
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.151270                       # Number of seconds simulated
sim_ticks                                3151270180000                       # Number of ticks simulated
final_tick                               3151270180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3212585                       # Simulator instruction rate (inst/s)
host_op_rate                                  3212584                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            49602231375                       # Simulator tick rate (ticks/s)
host_mem_usage                                 504300                       # Number of bytes of host memory used
host_seconds                                    63.53                       # Real time elapsed on the host
sim_insts                                   204098050                       # Number of instructions simulated
sim_ops                                     204098050                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst      39954688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data     156623616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst      20693824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       9716416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst      31524160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data      11616000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst       5037504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2497856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst       3040640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       3695744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst       2199872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2370368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst       1007168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       1080640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst       1233280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       1710848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst        908928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        998528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst        908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        980608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst        908032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        997568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst        906304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        999936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst        906048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       1012160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst        906752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       1004864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst        906304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       1010688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst        912384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       1024384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          309299264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst     39954688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst     20693824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst     31524160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst      5037504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst      3040640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst      2199872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst      1007168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst      1233280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst       908928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst       908288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst       908032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst       906304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst       906048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst       906752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst       906304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst       912384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     111954176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     34844608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37676992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst         624292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data        2447244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst         323341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data         151819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst         492565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data         181500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst          78711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          39029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst          47510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          57746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst          34373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          37037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst          15737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          16885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst          19270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          26732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst          14202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          15602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst          14192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          15322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst          14188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          15587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst          14161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          15624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst          14157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          15815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst          14168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          15701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst          14161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          15792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst          14256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          16006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4832801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        544447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             588703                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12678915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         49701742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          6566820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          3083333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         10003636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3686133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1598563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data           792651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           964893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          1172779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           698091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data           752194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           319607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data           342922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           391360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data           542907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           288432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data           316865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           288229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data           311179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           288148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data           316561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           287600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data           317312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           287518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data           321191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           287742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data           318876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           287600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data           320724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           289529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data           325070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98150665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12678915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      6566820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     10003636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1598563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       964893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       698091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       319607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       391360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       288432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       288229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       288148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       287600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       287518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       287742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       287600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       289529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35526683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11057322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         898807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11956129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11057322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12678915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        49701742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         900351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         6566820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         3083333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        10003636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3686133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1598563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data          792651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          964893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         1172779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          698091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data          752194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          319607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data          342922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          391360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data          542907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          288432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data          316865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          288229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data          311179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          288148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data          316561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          287600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data          317312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          287518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data          321191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          287742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data          318876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          287600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data          320724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          289529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data          325070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            110106794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3046039212500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    105227720000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        205825420320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        205825420320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         68169350070                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         68169350070                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1830962475750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1830962475750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2104957246140                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2104957246140                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             5158870                       # Transaction distribution
system.membus.trans_dist::ReadResp            5158870                       # Transaction distribution
system.membus.trans_dist::WriteReq              69863                       # Transaction distribution
system.membus.trans_dist::WriteResp             69863                       # Transaction distribution
system.membus.trans_dist::Writeback            544447                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           124276                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          82043                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          206319                       # Transaction distribution
system.membus.trans_dist::ReadExReq            416061                       # Transaction distribution
system.membus.trans_dist::ReadExResp           416061                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port      1248586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::total      1248586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave        35464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port      5453778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::total      5489242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port       646682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total       646682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave        12908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port       864225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total       877133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port       985202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total       985202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave        18222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port       863400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total       881622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port       157432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total       157432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave         7330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port       205025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total       212355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port        95032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total        95032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave         6958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port       196285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total       203243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port        68770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total        68770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave         6756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port       142957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total       149713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port        31474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total        31474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave         6720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port        93326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total       100046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port        38540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total        38540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave         6746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port       117966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total       124712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port        28404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total        28404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave         6712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port        87798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total        94510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port        28384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total        28384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave         6712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port        84769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total        91481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port        28376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total        28376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave         6714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port        83455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total        90169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port        28322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total        28322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave         6710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port        81791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total        88501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port        28314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total        28314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave         6710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port        80895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total        87605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port        28336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total        28336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave         6706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port        79470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total        86176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port        28322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total        28322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave         6706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port        78167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total        84873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port        28512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total        28512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave         6704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port        79482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total        86186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12335185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port     39954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::total     39954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave        74644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port    181762816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::total    181837460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port     20693824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total     20693824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave        51632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port     26217920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total     26269552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port     31526464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total     31526464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave        47096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port     28186560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total     28233656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port      5037824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total      5037824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave        28632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port      6360640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total      6389272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port      3041024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total      3041024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave        27368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port      6552384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total      6579752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port      2200640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total      2200640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave        27003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port      4592064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total      4619067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port      1007168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total      1007168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave        26880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port      2753280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total      2780160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port      1233280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total      1233280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave        26984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port      3748416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total      3775400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port       908928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total       908928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave        26848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port      2583360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total      2610208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port       908288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total       908288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave        26848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port      2470784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total      2497632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port       908032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total       908032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave        26856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port      2429120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total      2455976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port       906304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total       906304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave        26840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port      2376640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total      2403480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port       906048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total       906048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave        26840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port      2349952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total      2376792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port       906752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total       906752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave        26824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port      2286016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total      2312840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port       906304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total       906304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave        26824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port      2244928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total      2271752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port       912384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total       912384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave        26816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port      2272256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total      2299072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               394515847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           6362427                       # Request fanout histogram
system.membus.snoop_fanout::mean                   32                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                6362427    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              32                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total             6362427                       # Request fanout histogram
system.iocache.tags.replacements                44433                       # number of replacements
system.iocache.tags.tagsinuse                0.783811                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44433                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2988620180017                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.783811                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.048988                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.048988                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                   12463010                       # DTB read hits
system.cpu00.dtb.read_misses                       44                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                   1042                       # DTB read accesses
system.cpu00.dtb.write_hits                   5328730                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                   508                       # DTB write accesses
system.cpu00.dtb.data_hits                   17791740                       # DTB hits
system.cpu00.dtb.data_misses                       46                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                   1550                       # DTB accesses
system.cpu00.itb.fetch_hits                   1696306                       # ITB hits
system.cpu00.itb.fetch_misses                      24                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses               1696330                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                      315048544                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                  72870690                       # Number of instructions committed
system.cpu00.committedOps                    72870690                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses            70545600                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses               200687                       # Number of float alu accesses
system.cpu00.num_func_calls                   2305832                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts      9769829                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                   70545600                       # number of integer instructions
system.cpu00.num_fp_insts                      200687                       # number of float instructions
system.cpu00.num_int_register_reads          96645718                       # number of times the integer registers were read
system.cpu00.num_int_register_writes         54466467                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads              73136                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             75014                       # number of times the floating registers were written
system.cpu00.num_mem_refs                    17814062                       # number of memory refs
system.cpu00.num_load_insts                  12473371                       # Number of load instructions
system.cpu00.num_store_insts                  5340691                       # Number of store instructions
system.cpu00.num_idle_cycles             242202456.798503                       # Number of idle cycles
system.cpu00.num_busy_cycles             72846087.201497                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.231222                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.768778                       # Percentage of idle cycles
system.cpu00.Branches                        12582067                       # Number of branches fetched
system.cpu00.op_class::No_OpClass             1373640      1.89%      1.89% # Class of executed instruction
system.cpu00.op_class::IntAlu                52564268     72.13%     74.02% # Class of executed instruction
system.cpu00.op_class::IntMult                 146976      0.20%     74.22% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     74.22% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 58001      0.08%     74.30% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::FloatDiv                   112      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     74.30% # Class of executed instruction
system.cpu00.op_class::MemRead               12725912     17.46%     91.76% # Class of executed instruction
system.cpu00.op_class::MemWrite               5361130      7.36%     99.12% # Class of executed instruction
system.cpu00.op_class::IprAccess               640697      0.88%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                 72870736                       # Class of executed instruction
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   7487                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   156385                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                  54681     37.47%     37.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    14      0.01%     37.48% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  3106      2.13%     39.61% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   833      0.57%     40.18% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 87285     59.82%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             145919                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   54500     48.61%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     14      0.01%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   3106      2.77%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    833      0.74%     52.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  53667     47.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              112120                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           2870449870000     91.11%     91.11% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              21000000      0.00%     91.11% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22            3043880000      0.10%     91.21% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30            1886970000      0.06%     91.27% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31          275008730000      8.73%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       3150410450000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.996690                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.614848                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.768371                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::3                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::45                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::wripir                1859      1.22%      1.22% # number of callpals executed
system.cpu00.kern.callpal::wrmces                   1      0.00%      1.22% # number of callpals executed
system.cpu00.kern.callpal::wrfen                    1      0.00%      1.22% # number of callpals executed
system.cpu00.kern.callpal::wrvptptr                 1      0.00%      1.22% # number of callpals executed
system.cpu00.kern.callpal::swpctx                2053      1.35%      2.57% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      2.57% # number of callpals executed
system.cpu00.kern.callpal::wrent                    7      0.00%      2.58% # number of callpals executed
system.cpu00.kern.callpal::swpipl              137836     90.47%     93.04% # number of callpals executed
system.cpu00.kern.callpal::rdps                  6460      4.24%     97.28% # number of callpals executed
system.cpu00.kern.callpal::wrkgp                    1      0.00%     97.28% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.00%     97.28% # number of callpals executed
system.cpu00.kern.callpal::whami                    2      0.00%     97.29% # number of callpals executed
system.cpu00.kern.callpal::rti                   4129      2.71%    100.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               152360                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            6013                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 6                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 6                      
system.cpu00.kern.mode_good::user                   6                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.000998                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.001994                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     3048850230000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           51960000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   2054                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7735                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7735                       # Transaction distribution
system.iobus.trans_dist::WriteReq              114119                       # Transaction distribution
system.iobus.trans_dist::WriteResp              69863                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       116228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio        10894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       154778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  243708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       464912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10262                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        43556                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       524935                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3362575                       # Cumulative packet size per connected master and slave (bytes)
system.cpu00.icache.tags.replacements          623779                       # number of replacements
system.cpu00.icache.tags.tagsinuse         506.404150                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          72031856                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          623779                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          115.476565                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle    165340820000                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   506.404150                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.989071                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.989071                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       146365765                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      146365765                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst     72246443                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      72246443                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst     72246443                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       72246443                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst     72246443                       # number of overall hits
system.cpu00.icache.overall_hits::total      72246443                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst       624293                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       624293                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst       624293                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       624293                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst       624293                       # number of overall misses
system.cpu00.icache.overall_misses::total       624293                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::cpu00.inst     72870736                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     72870736                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst     72870736                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     72870736                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst     72870736                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     72870736                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.008567                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.008567                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.008567                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.008567                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.008567                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.008567                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.tags.replacements         2497568                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         997.392976                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          15038979                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         2497568                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            6.021449                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle       348570000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   997.392976                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.974017                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.974017                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          914                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        38124652                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       38124652                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      9970379                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9970379                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      4930380                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      4930380                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data       162913                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       162913                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data       148489                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       148489                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     14900759                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       14900759                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     14900759                       # number of overall hits
system.cpu00.dcache.overall_hits::total      14900759                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data      2318221                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      2318221                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       230761                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       230761                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data        16355                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        16355                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data        13179                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        13179                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      2548982                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      2548982                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      2548982                       # number of overall misses
system.cpu00.dcache.overall_misses::total      2548982                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::cpu00.data     12288600                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     12288600                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      5161141                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      5161141                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data       179268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       179268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data       161668                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       161668                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     17449741                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     17449741                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     17449741                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     17449741                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.188648                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.188648                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.044711                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.044711                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.091232                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.091232                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.081519                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.081519                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.146076                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.146076                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.146076                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.146076                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       296746                       # number of writebacks
system.cpu00.dcache.writebacks::total          296746                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    4927696                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                   2589294                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                    7516990                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                   1235627                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               1235627                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                      315050056                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                  24419949                       # Number of instructions committed
system.cpu01.committedOps                    24419949                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses            23734042                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses               263515                       # Number of float alu accesses
system.cpu01.num_func_calls                    850302                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts      2462721                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                   23734042                       # number of integer instructions
system.cpu01.num_fp_insts                      263515                       # number of float instructions
system.cpu01.num_int_register_reads          33053237                       # number of times the integer registers were read
system.cpu01.num_int_register_writes         18264862                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             127603                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes            131450                       # number of times the floating registers were written
system.cpu01.num_mem_refs                     7548189                       # number of memory refs
system.cpu01.num_load_insts                   4943300                       # Number of load instructions
system.cpu01.num_store_insts                  2604889                       # Number of store instructions
system.cpu01.num_idle_cycles             290640163.320414                       # Number of idle cycles
system.cpu01.num_busy_cycles             24409892.679586                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.077479                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.922521                       # Percentage of idle cycles
system.cpu01.Branches                         3645410                       # Number of branches fetched
system.cpu01.op_class::No_OpClass              108932      0.45%      0.45% # Class of executed instruction
system.cpu01.op_class::IntAlu                16126353     66.04%     66.48% # Class of executed instruction
system.cpu01.op_class::IntMult                  72417      0.30%     66.78% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     66.78% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 12232      0.05%     66.83% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     4      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     66.83% # Class of executed instruction
system.cpu01.op_class::MemRead                5023355     20.57%     87.40% # Class of executed instruction
system.cpu01.op_class::MemWrite               2661031     10.90%     98.30% # Class of executed instruction
system.cpu01.op_class::IprAccess               415625      1.70%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 24419949                       # Class of executed instruction
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   5336                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    96114                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                  30661     35.93%     35.93% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  3057      3.58%     39.52% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1636      1.92%     41.43% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 49971     58.57%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              85325                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   29864     47.56%     47.56% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   3057      4.87%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1636      2.61%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  28229     44.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               62786                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           2838550030000     90.10%     90.10% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22            2995190000      0.10%     90.19% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30            3751340000      0.12%     90.31% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31          305150520000      9.69%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.974006                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.564908                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.735845                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::wripir                1541      1.69%      1.69% # number of callpals executed
system.cpu01.kern.callpal::wrmces                   1      0.00%      1.69% # number of callpals executed
system.cpu01.kern.callpal::wrfen                    1      0.00%      1.69% # number of callpals executed
system.cpu01.kern.callpal::swpctx                3120      3.41%      5.10% # number of callpals executed
system.cpu01.kern.callpal::wrent                    7      0.01%      5.11% # number of callpals executed
system.cpu01.kern.callpal::swpipl               75143     82.20%     87.30% # number of callpals executed
system.cpu01.kern.callpal::rdps                  6112      6.69%     93.99% # number of callpals executed
system.cpu01.kern.callpal::wrkgp                    1      0.00%     93.99% # number of callpals executed
system.cpu01.kern.callpal::whami                    3      0.00%     93.99% # number of callpals executed
system.cpu01.kern.callpal::rti                   5489      6.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                91420                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            1685                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              6130                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              1558                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                1558                      
system.cpu01.kern.mode_switch_good::kernel     0.924629                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.254160                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.398720                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel     178454440000      5.75%      5.75% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      5.75% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2927187610000     94.25%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   3121                       # number of times the context was actually changed
system.cpu01.icache.tags.replacements          322843                       # number of replacements
system.cpu01.icache.tags.tagsinuse         467.946307                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          17325170                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          322843                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           53.664382                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   467.946307                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.913958                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.913958                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        49163239                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       49163239                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst     24096608                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      24096608                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst     24096608                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       24096608                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst     24096608                       # number of overall hits
system.cpu01.icache.overall_hits::total      24096608                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst       323341                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       323341                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst       323341                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       323341                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst       323341                       # number of overall misses
system.cpu01.icache.overall_misses::total       323341                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::cpu01.inst     24419949                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     24419949                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst     24419949                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     24419949                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst     24419949                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     24419949                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.013241                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.013241                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.013241                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.013241                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.013241                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.013241                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.tags.replacements          218376                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         696.344770                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           6606072                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          218376                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           30.250907                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   696.344770                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.680024                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.680024                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          775                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        15418672                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       15418672                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      4636645                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4636645                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2426158                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2426158                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data        37696                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        37696                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data        30468                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        30468                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      7062803                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        7062803                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      7062803                       # number of overall hits
system.cpu01.dcache.overall_hits::total       7062803                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       251853                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       251853                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       112266                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       112266                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data        17091                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        17091                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data        21617                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        21617                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       364119                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       364119                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       364119                       # number of overall misses
system.cpu01.dcache.overall_misses::total       364119                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::cpu01.data      4888498                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4888498                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      2538424                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2538424                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data        54787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        54787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data        52085                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        52085                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7426922                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7426922                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7426922                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7426922                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.051520                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.051520                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.044227                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.044227                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.311954                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.311954                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.415033                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.415033                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.049027                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.049027                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.049027                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.049027                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        58571                       # number of writebacks
system.cpu01.dcache.writebacks::total           58571                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    4969097                       # DTB read hits
system.cpu02.dtb.read_misses                     4564                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                 428102                       # DTB read accesses
system.cpu02.dtb.write_hits                   2912770                       # DTB write hits
system.cpu02.dtb.write_misses                     500                       # DTB write misses
system.cpu02.dtb.write_acv                         62                       # DTB write access violations
system.cpu02.dtb.write_accesses                147827                       # DTB write accesses
system.cpu02.dtb.data_hits                    7881867                       # DTB hits
system.cpu02.dtb.data_misses                     5064                       # DTB misses
system.cpu02.dtb.data_acv                          62                       # DTB access violations
system.cpu02.dtb.data_accesses                 575929                       # DTB accesses
system.cpu02.itb.fetch_hits                   2873501                       # ITB hits
system.cpu02.itb.fetch_misses                    2557                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               2876058                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                      315046052                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                  25670370                       # Number of instructions committed
system.cpu02.committedOps                    25670370                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses            24906909                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses               130949                       # Number of float alu accesses
system.cpu02.num_func_calls                    888775                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts      2564634                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                   24906909                       # number of integer instructions
system.cpu02.num_fp_insts                      130949                       # number of float instructions
system.cpu02.num_int_register_reads          34412463                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         19104197                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads              66755                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             67764                       # number of times the floating registers were written
system.cpu02.num_mem_refs                     7908701                       # number of memory refs
system.cpu02.num_load_insts                   4985022                       # Number of load instructions
system.cpu02.num_store_insts                  2923679                       # Number of store instructions
system.cpu02.num_idle_cycles             289378813.857053                       # Number of idle cycles
system.cpu02.num_busy_cycles             25667238.142947                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.081471                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.918529                       # Percentage of idle cycles
system.cpu02.Branches                         3777572                       # Number of branches fetched
system.cpu02.op_class::No_OpClass              153439      0.60%      0.60% # Class of executed instruction
system.cpu02.op_class::IntAlu                16827420     65.54%     66.14% # Class of executed instruction
system.cpu02.op_class::IntMult                  55099      0.21%     66.35% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     66.35% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 14721      0.06%     66.41% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::FloatDiv                  1536      0.01%     66.41% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     66.41% # Class of executed instruction
system.cpu02.op_class::MemRead                5126637     19.97%     86.38% # Class of executed instruction
system.cpu02.op_class::MemWrite               2929579     11.41%     97.79% # Class of executed instruction
system.cpu02.op_class::IprAccess               567065      2.21%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 25675496                       # Class of executed instruction
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   5473                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   127921                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  37846     34.28%     34.28% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   100      0.09%     34.37% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  3054      2.77%     37.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   782      0.71%     37.85% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 68613     62.15%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             110395                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   37162     47.96%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    100      0.13%     48.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   3054      3.94%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    782      1.01%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  36380     46.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               77478                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           2860088550000     90.78%     90.78% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             143000000      0.00%     90.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22            2992920000      0.10%     90.88% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30            1823660000      0.06%     90.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31          285357540000      9.06%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       3150405670000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.981927                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.530220                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.701825                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        6      3.77%      3.77% # number of syscalls executed
system.cpu02.kern.syscall::3                       15      9.43%     13.21% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      2.52%     15.72% # number of syscalls executed
system.cpu02.kern.syscall::6                       19     11.95%     27.67% # number of syscalls executed
system.cpu02.kern.syscall::12                       1      0.63%     28.30% # number of syscalls executed
system.cpu02.kern.syscall::17                       9      5.66%     33.96% # number of syscalls executed
system.cpu02.kern.syscall::19                       7      4.40%     38.36% # number of syscalls executed
system.cpu02.kern.syscall::20                       3      1.89%     40.25% # number of syscalls executed
system.cpu02.kern.syscall::23                       1      0.63%     40.88% # number of syscalls executed
system.cpu02.kern.syscall::24                       3      1.89%     42.77% # number of syscalls executed
system.cpu02.kern.syscall::33                       7      4.40%     47.17% # number of syscalls executed
system.cpu02.kern.syscall::45                      28     17.61%     64.78% # number of syscalls executed
system.cpu02.kern.syscall::47                       3      1.89%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::48                       3      1.89%     68.55% # number of syscalls executed
system.cpu02.kern.syscall::54                       6      3.77%     72.33% # number of syscalls executed
system.cpu02.kern.syscall::58                       1      0.63%     72.96% # number of syscalls executed
system.cpu02.kern.syscall::71                      22     13.84%     86.79% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      1.89%     88.68% # number of syscalls executed
system.cpu02.kern.syscall::74                       6      3.77%     92.45% # number of syscalls executed
system.cpu02.kern.syscall::87                       1      0.63%     93.08% # number of syscalls executed
system.cpu02.kern.syscall::90                       1      0.63%     93.71% # number of syscalls executed
system.cpu02.kern.syscall::92                       5      3.14%     96.86% # number of syscalls executed
system.cpu02.kern.syscall::97                       1      0.63%     97.48% # number of syscalls executed
system.cpu02.kern.syscall::98                       1      0.63%     98.11% # number of syscalls executed
system.cpu02.kern.syscall::132                      1      0.63%     98.74% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.63%     99.37% # number of syscalls executed
system.cpu02.kern.syscall::147                      1      0.63%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  159                       # number of syscalls executed
system.cpu02.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::wripir                 911      0.78%      0.78% # number of callpals executed
system.cpu02.kern.callpal::wrmces                   1      0.00%      0.79% # number of callpals executed
system.cpu02.kern.callpal::wrfen                    1      0.00%      0.79% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1866      1.60%      2.39% # number of callpals executed
system.cpu02.kern.callpal::tbi                     15      0.01%      2.40% # number of callpals executed
system.cpu02.kern.callpal::wrent                    7      0.01%      2.41% # number of callpals executed
system.cpu02.kern.callpal::swpipl              101163     86.98%     89.39% # number of callpals executed
system.cpu02.kern.callpal::rdps                  6661      5.73%     95.12% # number of callpals executed
system.cpu02.kern.callpal::wrkgp                    1      0.00%     95.12% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    3      0.00%     95.12% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    6      0.01%     95.13% # number of callpals executed
system.cpu02.kern.callpal::whami                    3      0.00%     95.13% # number of callpals executed
system.cpu02.kern.callpal::rti                   5295      4.55%     99.69% # number of callpals executed
system.cpu02.kern.callpal::callsys                248      0.21%     99.90% # number of callpals executed
system.cpu02.kern.callpal::imb                    117      0.10%    100.00% # number of callpals executed
system.cpu02.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               116300                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            6491                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               691                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               691                      
system.cpu02.kern.mode_good::user                 691                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.106455                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.192426                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     3107061930000     99.52%     99.52% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        14955650000      0.48%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1867                       # number of times the context was actually changed
system.cpu02.icache.tags.replacements          491977                       # number of replacements
system.cpu02.icache.tags.tagsinuse         474.145006                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          25101926                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          491977                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           51.022560                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle    2989004300000                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   474.145006                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.926064                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.926064                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        51843593                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       51843593                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst     25182895                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      25182895                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst     25182895                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       25182895                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst     25182895                       # number of overall hits
system.cpu02.icache.overall_hits::total      25182895                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst       492601                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       492601                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst       492601                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       492601                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst       492601                       # number of overall misses
system.cpu02.icache.overall_misses::total       492601                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::cpu02.inst     25675496                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     25675496                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst     25675496                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     25675496                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst     25675496                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     25675496                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.019186                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.019186                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.019186                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.019186                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.019186                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.019186                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.tags.replacements          256345                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         920.460494                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7534830                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          256345                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           29.393318                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle    2998958110000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   920.460494                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.898887                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.898887                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        16099279                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       16099279                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      4664090                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4664090                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2722579                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2722579                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data        67803                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        67803                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data        59760                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        59760                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      7386669                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7386669                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      7386669                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7386669                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       231015                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       231015                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       107405                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       107405                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data        15773                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        15773                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data        19257                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        19257                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       338420                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       338420                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       338420                       # number of overall misses
system.cpu02.dcache.overall_misses::total       338420                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::cpu02.data      4895105                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4895105                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2829984                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2829984                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data        83576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        83576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        79017                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        79017                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      7725089                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7725089                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      7725089                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7725089                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.047193                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.047193                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.037953                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.037953                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.188726                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.188726                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.243707                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.243707                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.043808                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.043808                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.043808                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.043808                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       116500                       # number of writebacks
system.cpu02.dcache.writebacks::total          116500                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1728199                       # DTB read hits
system.cpu03.dtb.read_misses                     2052                       # DTB read misses
system.cpu03.dtb.read_acv                          72                       # DTB read access violations
system.cpu03.dtb.read_accesses                  13239                       # DTB read accesses
system.cpu03.dtb.write_hits                    917703                       # DTB write hits
system.cpu03.dtb.write_misses                     208                       # DTB write misses
system.cpu03.dtb.write_acv                         47                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6175                       # DTB write accesses
system.cpu03.dtb.data_hits                    2645902                       # DTB hits
system.cpu03.dtb.data_misses                     2260                       # DTB misses
system.cpu03.dtb.data_acv                         119                       # DTB access violations
system.cpu03.dtb.data_accesses                  19414                       # DTB accesses
system.cpu03.itb.fetch_hits                    881042                       # ITB hits
system.cpu03.itb.fetch_misses                     795                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                881837                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                      315044780                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   8218942                       # Number of instructions committed
system.cpu03.committedOps                     8218942                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             7906479                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                17163                       # Number of float alu accesses
system.cpu03.num_func_calls                    317165                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       731883                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    7906479                       # number of integer instructions
system.cpu03.num_fp_insts                       17163                       # number of float instructions
system.cpu03.num_int_register_reads          10779247                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          6169719                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads               8381                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes              8586                       # number of times the floating registers were written
system.cpu03.num_mem_refs                     2657613                       # number of memory refs
system.cpu03.num_load_insts                   1734638                       # Number of load instructions
system.cpu03.num_store_insts                   922975                       # Number of store instructions
system.cpu03.num_idle_cycles             306827596.679906                       # Number of idle cycles
system.cpu03.num_busy_cycles             8217183.320094                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.026083                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.973917                       # Percentage of idle cycles
system.cpu03.Branches                         1199450                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               51623      0.63%      0.63% # Class of executed instruction
system.cpu03.op_class::IntAlu                 5149939     62.64%     63.27% # Class of executed instruction
system.cpu03.op_class::IntMult                  26554      0.32%     63.59% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu03.op_class::FloatAdd                  1064      0.01%     63.61% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::FloatDiv                    40      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.61% # Class of executed instruction
system.cpu03.op_class::MemRead                1775630     21.60%     85.20% # Class of executed instruction
system.cpu03.op_class::MemWrite                923556     11.23%     96.44% # Class of executed instruction
system.cpu03.op_class::IprAccess               292915      3.56%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  8221321                       # Class of executed instruction
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   4097                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    66842                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  16088     28.35%     28.35% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  3053      5.38%     33.72% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   191      0.34%     34.06% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 37425     65.94%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              56757                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   15992     45.64%     45.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   3053      8.71%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    191      0.55%     54.90% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  15801     45.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               35037                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           2933846380000     93.13%     93.13% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22            2991940000      0.09%     93.22% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             519560000      0.02%     93.24% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31          213048830000      6.76%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       3150406710000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.994033                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.422204                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.617316                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::2                        1      3.57%      3.57% # number of syscalls executed
system.cpu03.kern.syscall::6                        8     28.57%     32.14% # number of syscalls executed
system.cpu03.kern.syscall::41                       2      7.14%     39.29% # number of syscalls executed
system.cpu03.kern.syscall::45                       2      7.14%     46.43% # number of syscalls executed
system.cpu03.kern.syscall::48                       5     17.86%     64.29% # number of syscalls executed
system.cpu03.kern.syscall::54                       3     10.71%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       4     14.29%     89.29% # number of syscalls executed
system.cpu03.kern.syscall::90                       1      3.57%     92.86% # number of syscalls executed
system.cpu03.kern.syscall::92                       1      3.57%     96.43% # number of syscalls executed
system.cpu03.kern.syscall::147                      1      3.57%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   28                       # number of syscalls executed
system.cpu03.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::wripir                 100      0.17%      0.17% # number of callpals executed
system.cpu03.kern.callpal::wrmces                   1      0.00%      0.17% # number of callpals executed
system.cpu03.kern.callpal::wrfen                    1      0.00%      0.17% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 557      0.92%      1.09% # number of callpals executed
system.cpu03.kern.callpal::tbi                     27      0.04%      1.14% # number of callpals executed
system.cpu03.kern.callpal::wrent                    7      0.01%      1.15% # number of callpals executed
system.cpu03.kern.callpal::swpipl               49764     82.36%     83.51% # number of callpals executed
system.cpu03.kern.callpal::rdps                  6130     10.15%     93.65% # number of callpals executed
system.cpu03.kern.callpal::wrkgp                    1      0.00%     93.66% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.00%     93.66% # number of callpals executed
system.cpu03.kern.callpal::whami                    3      0.00%     93.66% # number of callpals executed
system.cpu03.kern.callpal::rti                   3748      6.20%     99.87% # number of callpals executed
system.cpu03.kern.callpal::callsys                 68      0.11%     99.98% # number of callpals executed
system.cpu03.kern.callpal::imb                     12      0.02%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                60422                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            4212                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               410                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               410                      
system.cpu03.kern.mode_good::user                 410                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.097341                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.177412                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     3121811820000     99.97%     99.97% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         1073480000      0.03%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    558                       # number of times the context was actually changed
system.cpu03.icache.tags.replacements           78199                       # number of replacements
system.cpu03.icache.tags.tagsinuse         467.780404                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           8052196                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           78199                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          102.970575                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle    3026148370000                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   467.780404                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.913634                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.913634                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        16521358                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       16521358                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      8142605                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8142605                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      8142605                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8142605                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      8142605                       # number of overall hits
system.cpu03.icache.overall_hits::total       8142605                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst        78716                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        78716                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst        78716                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        78716                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst        78716                       # number of overall misses
system.cpu03.icache.overall_misses::total        78716                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::cpu03.inst      8221321                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8221321                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      8221321                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8221321                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      8221321                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8221321                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.009575                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009575                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.009575                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009575                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.009575                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009575                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.tags.replacements           48261                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         841.293614                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           2479758                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           48261                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           51.382234                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle    3051559280000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   841.293614                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.821576                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.821576                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          628                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5372150                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5372150                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1638223                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1638223                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       871855                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       871855                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data        24829                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        24829                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data        16410                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        16410                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      2510078                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2510078                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      2510078                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2510078                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        66086                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        66086                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        19654                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        19654                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data         3331                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         3331                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data         4718                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         4718                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data        85740                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        85740                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data        85740                       # number of overall misses
system.cpu03.dcache.overall_misses::total        85740                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::cpu03.data      1704309                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1704309                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       891509                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       891509                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data        28160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        28160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data        21128                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        21128                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2595818                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2595818                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2595818                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2595818                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.038776                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038776                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.022046                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.022046                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.118288                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.118288                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.223306                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.223306                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.033030                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.033030                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.033030                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.033030                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        17447                       # number of writebacks
system.cpu03.dcache.writebacks::total           17447                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1741376                       # DTB read hits
system.cpu04.dtb.read_misses                     3189                       # DTB read misses
system.cpu04.dtb.read_acv                          14                       # DTB read access violations
system.cpu04.dtb.read_accesses                 211522                       # DTB read accesses
system.cpu04.dtb.write_hits                    914988                       # DTB write hits
system.cpu04.dtb.write_misses                     294                       # DTB write misses
system.cpu04.dtb.write_acv                         37                       # DTB write access violations
system.cpu04.dtb.write_accesses                 92185                       # DTB write accesses
system.cpu04.dtb.data_hits                    2656364                       # DTB hits
system.cpu04.dtb.data_misses                     3483                       # DTB misses
system.cpu04.dtb.data_acv                          51                       # DTB access violations
system.cpu04.dtb.data_accesses                 303707                       # DTB accesses
system.cpu04.itb.fetch_hits                   1664401                       # ITB hits
system.cpu04.itb.fetch_misses                    1343                       # ITB misses
system.cpu04.itb.fetch_acv                          1                       # ITB acv
system.cpu04.itb.fetch_accesses               1665744                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                      315044580                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   8109050                       # Number of instructions committed
system.cpu04.committedOps                     8109050                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             7796418                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                31350                       # Number of float alu accesses
system.cpu04.num_func_calls                    287445                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       743486                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    7796418                       # number of integer instructions
system.cpu04.num_fp_insts                       31350                       # number of float instructions
system.cpu04.num_int_register_reads          10670686                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          6053681                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads              20070                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             19869                       # number of times the floating registers were written
system.cpu04.num_mem_refs                     2667630                       # number of memory refs
system.cpu04.num_load_insts                   1747986                       # Number of load instructions
system.cpu04.num_store_insts                   919644                       # Number of store instructions
system.cpu04.num_idle_cycles             306935465.219397                       # Number of idle cycles
system.cpu04.num_busy_cycles             8109114.780603                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.025740                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.974260                       # Percentage of idle cycles
system.cpu04.Branches                         1168112                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               68604      0.85%      0.85% # Class of executed instruction
system.cpu04.op_class::IntAlu                 5024338     61.93%     62.78% # Class of executed instruction
system.cpu04.op_class::IntMult                  25275      0.31%     63.09% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     63.09% # Class of executed instruction
system.cpu04.op_class::FloatAdd                  9192      0.11%     63.20% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.20% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.20% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.20% # Class of executed instruction
system.cpu04.op_class::FloatDiv                  1771      0.02%     63.22% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.22% # Class of executed instruction
system.cpu04.op_class::MemRead                1781440     21.96%     85.18% # Class of executed instruction
system.cpu04.op_class::MemWrite                919958     11.34%     96.52% # Class of executed instruction
system.cpu04.op_class::IprAccess               282006      3.48%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  8112584                       # Class of executed instruction
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   4001                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    62504                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                  13772     27.08%     27.08% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  3052      6.00%     33.08% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    90      0.18%     33.25% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 33952     66.75%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              50866                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   13761     45.01%     45.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   3052      9.98%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     90      0.29%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  13671     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               30574                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           2941710380000     93.38%     93.38% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22            2990960000      0.09%     93.47% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30             288390000      0.01%     93.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31          205415940000      6.52%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       3150405670000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999201                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.402657                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.601069                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                       10      9.90%      9.90% # number of syscalls executed
system.cpu04.kern.syscall::6                       10      9.90%     19.80% # number of syscalls executed
system.cpu04.kern.syscall::15                       1      0.99%     20.79% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      4.95%     25.74% # number of syscalls executed
system.cpu04.kern.syscall::20                       1      0.99%     26.73% # number of syscalls executed
system.cpu04.kern.syscall::23                       3      2.97%     29.70% # number of syscalls executed
system.cpu04.kern.syscall::24                       3      2.97%     32.67% # number of syscalls executed
system.cpu04.kern.syscall::33                       3      2.97%     35.64% # number of syscalls executed
system.cpu04.kern.syscall::45                      18     17.82%     53.47% # number of syscalls executed
system.cpu04.kern.syscall::47                       3      2.97%     56.44% # number of syscalls executed
system.cpu04.kern.syscall::59                       2      1.98%     58.42% # number of syscalls executed
system.cpu04.kern.syscall::71                      27     26.73%     85.15% # number of syscalls executed
system.cpu04.kern.syscall::74                       9      8.91%     94.06% # number of syscalls executed
system.cpu04.kern.syscall::92                       1      0.99%     95.05% # number of syscalls executed
system.cpu04.kern.syscall::97                       1      0.99%     96.04% # number of syscalls executed
system.cpu04.kern.syscall::98                       1      0.99%     97.03% # number of syscalls executed
system.cpu04.kern.syscall::132                      3      2.97%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  101                       # number of syscalls executed
system.cpu04.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::wripir                  47      0.09%      0.09% # number of callpals executed
system.cpu04.kern.callpal::wrmces                   1      0.00%      0.09% # number of callpals executed
system.cpu04.kern.callpal::wrfen                    1      0.00%      0.09% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 378      0.69%      0.79% # number of callpals executed
system.cpu04.kern.callpal::tbi                     13      0.02%      0.81% # number of callpals executed
system.cpu04.kern.callpal::wrent                    7      0.01%      0.82% # number of callpals executed
system.cpu04.kern.callpal::swpipl               44106     80.96%     81.78% # number of callpals executed
system.cpu04.kern.callpal::rdps                  6127     11.25%     93.02% # number of callpals executed
system.cpu04.kern.callpal::wrkgp                    1      0.00%     93.03% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    3      0.01%     93.03% # number of callpals executed
system.cpu04.kern.callpal::whami                    3      0.01%     93.04% # number of callpals executed
system.cpu04.kern.callpal::rti                   3617      6.64%     99.68% # number of callpals executed
system.cpu04.kern.callpal::callsys                131      0.24%     99.92% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.08%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                54482                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            3996                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               473                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               473                      
system.cpu04.kern.mode_good::user                 473                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.118368                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.211680                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     3121050840000     99.69%     99.69% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         9579840000      0.31%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    379                       # number of times the context was actually changed
system.cpu04.icache.tags.replacements           46958                       # number of replacements
system.cpu04.icache.tags.tagsinuse         398.130851                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           8022790                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           46958                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          170.850334                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle    3054110040000                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   398.130851                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.777599                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.777599                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        16272684                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       16272684                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      8065068                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       8065068                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      8065068                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        8065068                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      8065068                       # number of overall hits
system.cpu04.icache.overall_hits::total       8065068                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst        47516                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        47516                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst        47516                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        47516                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst        47516                       # number of overall misses
system.cpu04.icache.overall_misses::total        47516                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::cpu04.inst      8112584                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      8112584                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      8112584                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      8112584                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      8112584                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      8112584                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.005857                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005857                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.005857                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005857                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.005857                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005857                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.tags.replacements           58314                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         520.133660                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           2526131                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58314                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           43.319460                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle    3053441160000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   520.133660                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.507943                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.507943                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          814                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5391824                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5391824                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1656410                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1656410                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       875548                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       875548                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data        19111                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        19111                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data        14483                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        14483                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      2531958                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2531958                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      2531958                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2531958                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        67742                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        67742                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        17327                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        17327                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data         1488                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1488                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data         2099                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         2099                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data        85069                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        85069                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data        85069                       # number of overall misses
system.cpu04.dcache.overall_misses::total        85069                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1724152                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1724152                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       892875                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       892875                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data        20599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        20599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        16582                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        16582                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2617027                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2617027                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2617027                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2617027                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.039290                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.039290                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.019406                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.019406                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.072237                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.072237                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.126583                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.126583                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.032506                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032506                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.032506                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.032506                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        18973                       # number of writebacks
system.cpu04.dcache.writebacks::total           18973                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1547843                       # DTB read hits
system.cpu05.dtb.read_misses                     2033                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                 158200                       # DTB read accesses
system.cpu05.dtb.write_hits                    794477                       # DTB write hits
system.cpu05.dtb.write_misses                     178                       # DTB write misses
system.cpu05.dtb.write_acv                         16                       # DTB write access violations
system.cpu05.dtb.write_accesses                 76626                       # DTB write accesses
system.cpu05.dtb.data_hits                    2342320                       # DTB hits
system.cpu05.dtb.data_misses                     2211                       # DTB misses
system.cpu05.dtb.data_acv                          16                       # DTB access violations
system.cpu05.dtb.data_accesses                 234826                       # DTB accesses
system.cpu05.itb.fetch_hits                   1437831                       # ITB hits
system.cpu05.itb.fetch_misses                    1245                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               1439076                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                      315044579                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   7184459                       # Number of instructions committed
system.cpu05.committedOps                     7184459                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6900090                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                12889                       # Number of float alu accesses
system.cpu05.num_func_calls                    270465                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       627836                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6900090                       # number of integer instructions
system.cpu05.num_fp_insts                       12889                       # number of float instructions
system.cpu05.num_int_register_reads           9420284                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5403125                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads               7888                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes              7695                       # number of times the floating registers were written
system.cpu05.num_mem_refs                     2350025                       # number of memory refs
system.cpu05.num_load_insts                   1551632                       # Number of load instructions
system.cpu05.num_store_insts                   798393                       # Number of store instructions
system.cpu05.num_idle_cycles             307861213.300605                       # Number of idle cycles
system.cpu05.num_busy_cycles             7183365.699395                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.022801                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.977199                       # Percentage of idle cycles
system.cpu05.Branches                         1030276                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               60978      0.85%      0.85% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4462601     62.10%     62.94% # Class of executed instruction
system.cpu05.op_class::IntMult                  23211      0.32%     63.27% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     63.27% # Class of executed instruction
system.cpu05.op_class::FloatAdd                  2953      0.04%     63.31% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.31% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.31% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.31% # Class of executed instruction
system.cpu05.op_class::FloatDiv                   560      0.01%     63.32% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.32% # Class of executed instruction
system.cpu05.op_class::MemRead                1579270     21.97%     85.29% # Class of executed instruction
system.cpu05.op_class::MemWrite                798811     11.12%     96.41% # Class of executed instruction
system.cpu05.op_class::IprAccess               258302      3.59%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  7186686                       # Class of executed instruction
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   4000                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    59208                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                  12997     26.38%     26.38% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  3050      6.19%     32.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    87      0.18%     32.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 33127     67.25%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              49261                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   12991     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   3050     10.51%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     87      0.30%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  12904     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               29032                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           2941526560000     93.37%     93.37% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22            2989000000      0.09%     93.46% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30             280530000      0.01%     93.47% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31          205609580000      6.53%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       3150405670000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999538                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.389531                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.589351                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::2                        1      1.59%      1.59% # number of syscalls executed
system.cpu05.kern.syscall::3                        6      9.52%     11.11% # number of syscalls executed
system.cpu05.kern.syscall::4                        3      4.76%     15.87% # number of syscalls executed
system.cpu05.kern.syscall::6                        6      9.52%     25.40% # number of syscalls executed
system.cpu05.kern.syscall::17                       3      4.76%     30.16% # number of syscalls executed
system.cpu05.kern.syscall::19                       4      6.35%     36.51% # number of syscalls executed
system.cpu05.kern.syscall::20                       2      3.17%     39.68% # number of syscalls executed
system.cpu05.kern.syscall::24                       2      3.17%     42.86% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      1.59%     44.44% # number of syscalls executed
system.cpu05.kern.syscall::45                      10     15.87%     60.32% # number of syscalls executed
system.cpu05.kern.syscall::47                       2      3.17%     63.49% # number of syscalls executed
system.cpu05.kern.syscall::48                       1      1.59%     65.08% # number of syscalls executed
system.cpu05.kern.syscall::54                       3      4.76%     69.84% # number of syscalls executed
system.cpu05.kern.syscall::58                       1      1.59%     71.43% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     14.29%     85.71% # number of syscalls executed
system.cpu05.kern.syscall::73                       2      3.17%     88.89% # number of syscalls executed
system.cpu05.kern.syscall::74                       2      3.17%     92.06% # number of syscalls executed
system.cpu05.kern.syscall::87                       1      1.59%     93.65% # number of syscalls executed
system.cpu05.kern.syscall::90                       1      1.59%     95.24% # number of syscalls executed
system.cpu05.kern.syscall::92                       2      3.17%     98.41% # number of syscalls executed
system.cpu05.kern.syscall::144                      1      1.59%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   63                       # number of syscalls executed
system.cpu05.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::wripir                  16      0.03%      0.03% # number of callpals executed
system.cpu05.kern.callpal::wrmces                   1      0.00%      0.03% # number of callpals executed
system.cpu05.kern.callpal::wrfen                    1      0.00%      0.04% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 189      0.36%      0.40% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.01%      0.40% # number of callpals executed
system.cpu05.kern.callpal::wrent                    7      0.01%      0.42% # number of callpals executed
system.cpu05.kern.callpal::swpipl               42727     81.23%     81.65% # number of callpals executed
system.cpu05.kern.callpal::rdps                  6101     11.60%     93.25% # number of callpals executed
system.cpu05.kern.callpal::wrkgp                    1      0.00%     93.25% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     93.25% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.00%     93.26% # number of callpals executed
system.cpu05.kern.callpal::whami                    3      0.01%     93.26% # number of callpals executed
system.cpu05.kern.callpal::rti                   3396      6.46%     99.72% # number of callpals executed
system.cpu05.kern.callpal::callsys                 89      0.17%     99.89% # number of callpals executed
system.cpu05.kern.callpal::imb                     58      0.11%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                52597                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            3587                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               260                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               260                      
system.cpu05.kern.mode_good::user                 260                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.072484                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.135170                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     3137802290000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         7632940000      0.24%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    190                       # number of times the context was actually changed
system.cpu05.icache.tags.replacements           33809                       # number of replacements
system.cpu05.icache.tags.tagsinuse         394.660772                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           7084537                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           33809                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          209.545890                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle    3132347890000                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   394.660772                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.770822                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.770822                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        14407757                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       14407757                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      7152301                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       7152301                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      7152301                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        7152301                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      7152301                       # number of overall hits
system.cpu05.icache.overall_hits::total       7152301                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst        34385                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        34385                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst        34385                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        34385                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst        34385                       # number of overall misses
system.cpu05.icache.overall_misses::total        34385                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::cpu05.inst      7186686                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      7186686                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      7186686                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      7186686                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      7186686                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      7186686                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.004785                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.004785                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.004785                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.004785                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.004785                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.004785                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.tags.replacements           37848                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         502.349721                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           2247244                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           37848                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           59.375502                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle    3131960610000                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   502.349721                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.490576                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.490576                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          796                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         4738374                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        4738374                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1477348                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1477348                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       765047                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       765047                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data        18142                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        18142                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data        11553                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        11553                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      2242395                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        2242395                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      2242395                       # number of overall hits
system.cpu05.dcache.overall_hits::total       2242395                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        52980                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        52980                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        10287                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10287                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data         1113                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1113                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data         1970                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1970                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data        63267                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        63267                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data        63267                       # number of overall misses
system.cpu05.dcache.overall_misses::total        63267                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::cpu05.data      1530328                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1530328                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       775334                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       775334                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data        19255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        19255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        13523                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        13523                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2305662                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2305662                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2305662                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2305662                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.034620                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.034620                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.013268                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.013268                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.057803                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.057803                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.145678                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.145678                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.027440                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.027440                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.027440                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.027440                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        10257                       # number of writebacks
system.cpu05.dcache.writebacks::total           10257                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1289517                       # DTB read hits
system.cpu06.dtb.read_misses                      324                       # DTB read misses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_accesses                   1846                       # DTB read accesses
system.cpu06.dtb.write_hits                    630963                       # DTB write hits
system.cpu06.dtb.write_misses                      39                       # DTB write misses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_accesses                   906                       # DTB write accesses
system.cpu06.dtb.data_hits                    1920480                       # DTB hits
system.cpu06.dtb.data_misses                      363                       # DTB misses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_accesses                   2752                       # DTB accesses
system.cpu06.itb.fetch_hits                    671340                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                671465                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                      315048738                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   5893310                       # Number of instructions committed
system.cpu06.committedOps                     5893310                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5657494                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                 1715                       # Number of float alu accesses
system.cpu06.num_func_calls                    236990                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       479062                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5657494                       # number of integer instructions
system.cpu06.num_fp_insts                        1715                       # number of float instructions
system.cpu06.num_int_register_reads           7709065                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4491446                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                871                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes               875                       # number of times the floating registers were written
system.cpu06.num_mem_refs                     1924904                       # number of memory refs
system.cpu06.num_load_insts                   1290513                       # Number of load instructions
system.cpu06.num_store_insts                   634391                       # Number of store instructions
system.cpu06.num_idle_cycles             309159081.799888                       # Number of idle cycles
system.cpu06.num_busy_cycles             5889656.200112                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.018694                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.981306                       # Percentage of idle cycles
system.cpu06.Branches                          839561                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               31406      0.53%      0.53% # Class of executed instruction
system.cpu06.op_class::IntAlu                 3666370     62.21%     62.74% # Class of executed instruction
system.cpu06.op_class::IntMult                  21992      0.37%     63.11% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     63.11% # Class of executed instruction
system.cpu06.op_class::FloatAdd                    85      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     7      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.12% # Class of executed instruction
system.cpu06.op_class::MemRead                1312890     22.28%     85.39% # Class of executed instruction
system.cpu06.op_class::MemWrite                634409     10.76%     96.16% # Class of executed instruction
system.cpu06.op_class::IprAccess               226535      3.84%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5893694                       # Class of executed instruction
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   4018                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    54828                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                  12431     25.84%     25.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  3049      6.34%     32.18% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    88      0.18%     32.36% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 32541     67.64%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              48109                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                   12431     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   3049     10.92%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     88      0.32%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                  12343     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               27911                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           2940739780000     93.34%     93.34% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22            2988020000      0.09%     93.44% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30             284900000      0.01%     93.45% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31          206434380000      6.55%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.379306                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.580162                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  80      0.16%      0.16% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.01%      0.17% # number of callpals executed
system.cpu06.kern.callpal::wrent                    7      0.01%      0.19% # number of callpals executed
system.cpu06.kern.callpal::swpipl               41767     81.61%     81.79% # number of callpals executed
system.cpu06.kern.callpal::rdps                  6099     11.92%     93.71% # number of callpals executed
system.cpu06.kern.callpal::wrkgp                    1      0.00%     93.71% # number of callpals executed
system.cpu06.kern.callpal::whami                    3      0.01%     93.72% # number of callpals executed
system.cpu06.kern.callpal::rti                   3204      6.26%     99.98% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      0.02%    100.00% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                51180                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            3286                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                67                      
system.cpu06.kern.mode_good::user                  67                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.020390                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.039964                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     3146167560000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user          166030000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     81                       # number of times the context was actually changed
system.cpu06.icache.tags.replacements           15220                       # number of replacements
system.cpu06.icache.tags.tagsinuse         394.188809                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           5720908                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs           15220                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          375.880946                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   394.188809                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.769900                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.769900                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        11803125                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       11803125                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      5877957                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       5877957                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      5877957                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        5877957                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      5877957                       # number of overall hits
system.cpu06.icache.overall_hits::total       5877957                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst        15737                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        15737                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst        15737                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        15737                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst        15737                       # number of overall misses
system.cpu06.icache.overall_misses::total        15737                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::cpu06.inst      5893694                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      5893694                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      5893694                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      5893694                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      5893694                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      5893694                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.002670                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002670                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.002670                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002670                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.002670                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002670                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.tags.replacements           17822                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         502.945012                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1517546                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           17822                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           85.150151                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   502.945012                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.491157                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.491157                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          889                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          777                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.868164                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         3871940                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        3871940                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1233309                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1233309                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       610716                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       610716                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data        17291                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        17291                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data         8773                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         8773                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1844025                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1844025                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1844025                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1844025                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        38722                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        38722                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         4055                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4055                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data          839                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          839                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data         1901                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1901                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data        42777                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        42777                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data        42777                       # number of overall misses
system.cpu06.dcache.overall_misses::total        42777                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1272031                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1272031                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       614771                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       614771                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data        18130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        18130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        10674                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        10674                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1886802                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1886802                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1886802                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1886802                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.030441                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.030441                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.006596                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.006596                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.046277                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.046277                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.178096                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.178096                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.022672                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.022672                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.022672                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.022672                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         2292                       # number of writebacks
system.cpu06.dcache.writebacks::total            2292                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1343205                       # DTB read hits
system.cpu07.dtb.read_misses                      371                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  34037                       # DTB read accesses
system.cpu07.dtb.write_hits                    706364                       # DTB write hits
system.cpu07.dtb.write_misses                     106                       # DTB write misses
system.cpu07.dtb.write_acv                          5                       # DTB write access violations
system.cpu07.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu07.dtb.data_hits                    2049569                       # DTB hits
system.cpu07.dtb.data_misses                      477                       # DTB misses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_accesses                  49552                       # DTB accesses
system.cpu07.itb.fetch_hits                    809888                       # ITB hits
system.cpu07.itb.fetch_misses                     152                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                810040                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                      315131039                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   6193490                       # Number of instructions committed
system.cpu07.committedOps                     6193490                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             5948919                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                 5036                       # Number of float alu accesses
system.cpu07.num_func_calls                    242830                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       503686                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    5948919                       # number of integer instructions
system.cpu07.num_fp_insts                        5036                       # number of float instructions
system.cpu07.num_int_register_reads           8149655                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          4679786                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads               3085                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes              3072                       # number of times the floating registers were written
system.cpu07.num_mem_refs                     2054010                       # number of memory refs
system.cpu07.num_load_insts                   1344158                       # Number of load instructions
system.cpu07.num_store_insts                   709852                       # Number of store instructions
system.cpu07.num_idle_cycles             308939537.497759                       # Number of idle cycles
system.cpu07.num_busy_cycles             6191501.502241                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.019647                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.980353                       # Percentage of idle cycles
system.cpu07.Branches                          868850                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               38388      0.62%      0.62% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3824700     61.75%     62.37% # Class of executed instruction
system.cpu07.op_class::IntMult                  22605      0.36%     62.73% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     62.73% # Class of executed instruction
system.cpu07.op_class::FloatAdd                  1232      0.02%     62.75% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.75% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.75% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.75% # Class of executed instruction
system.cpu07.op_class::FloatDiv                   231      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.76% # Class of executed instruction
system.cpu07.op_class::MemRead                1367764     22.08%     84.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                709941     11.46%     96.30% # Class of executed instruction
system.cpu07.op_class::IprAccess               229111      3.70%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  6193972                       # Class of executed instruction
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   4020                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    55249                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                  12582     26.00%     26.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  3048      6.30%     32.30% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    87      0.18%     32.48% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 32677     67.52%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              48394                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   12580     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   3048     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     87      0.31%     55.71% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                  12493     44.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               28208                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           2940186110000     93.30%     93.30% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22            2987040000      0.09%     93.40% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             280530000      0.01%     93.41% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31          207810980000      6.59%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       3151264660000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999841                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.382318                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.582882                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu07.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu07.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu07.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::wripir                  15      0.03%      0.03% # number of callpals executed
system.cpu07.kern.callpal::wrmces                   1      0.00%      0.03% # number of callpals executed
system.cpu07.kern.callpal::wrfen                    1      0.00%      0.03% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  75      0.15%      0.18% # number of callpals executed
system.cpu07.kern.callpal::wrent                    7      0.01%      0.19% # number of callpals executed
system.cpu07.kern.callpal::swpipl               42024     81.63%     81.83% # number of callpals executed
system.cpu07.kern.callpal::rdps                  6097     11.84%     93.67% # number of callpals executed
system.cpu07.kern.callpal::wrkgp                    1      0.00%     93.67% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.00%     93.68% # number of callpals executed
system.cpu07.kern.callpal::whami                    3      0.01%     93.68% # number of callpals executed
system.cpu07.kern.callpal::rti                   3234      6.28%     99.97% # number of callpals executed
system.cpu07.kern.callpal::callsys                 15      0.03%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                51478                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            3310                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                99                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                98                      
system.cpu07.kern.mode_good::user                  99                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.029607                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.057788                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     3149754540000     99.95%     99.95% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         1510100000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     76                       # number of times the context was actually changed
system.cpu07.icache.tags.replacements           18748                       # number of replacements
system.cpu07.icache.tags.tagsinuse         394.086880                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           6031927                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           18748                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          321.737092                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    3147726040000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   394.086880                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.769701                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.769701                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        12407214                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       12407214                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      6174702                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       6174702                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      6174702                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        6174702                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      6174702                       # number of overall hits
system.cpu07.icache.overall_hits::total       6174702                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst        19270                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        19270                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst        19270                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        19270                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst        19270                       # number of overall misses
system.cpu07.icache.overall_misses::total        19270                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::cpu07.inst      6193972                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      6193972                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      6193972                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      6193972                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      6193972                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      6193972                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.003111                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003111                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.003111                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003111                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.003111                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003111                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.tags.replacements           27519                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         509.910945                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1971574                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           27519                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           71.644100                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle    3148084590000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   509.910945                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.497960                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.497960                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          587                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         4139457                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        4139457                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1286344                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1286344                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       679326                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       679326                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data        14909                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        14909                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         9564                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         9564                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1965670                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1965670                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1965670                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1965670                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        41584                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        41584                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        10201                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        10201                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data          933                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          933                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data         1924                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1924                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data        51785                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        51785                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data        51785                       # number of overall misses
system.cpu07.dcache.overall_misses::total        51785                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1327928                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1327928                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       689527                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       689527                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data        15842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        15842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data        11488                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        11488                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2017455                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2017455                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2017455                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2017455                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.031315                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.031315                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.014794                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.014794                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.058894                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.058894                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.167479                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.167479                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.025668                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.025668                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.025668                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025668                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         8682                       # number of writebacks
system.cpu07.dcache.writebacks::total            8682                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1256428                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                    615465                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                    1871893                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                    647390                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                647390                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                      315048751                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   5728920                       # Number of instructions committed
system.cpu08.committedOps                     5728920                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5499986                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                 1418                       # Number of float alu accesses
system.cpu08.num_func_calls                    233971                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       453844                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5499986                       # number of integer instructions
system.cpu08.num_fp_insts                        1418                       # number of float instructions
system.cpu08.num_int_register_reads           7504686                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4375494                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                718                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes               720                       # number of times the floating registers were written
system.cpu08.num_mem_refs                     1875208                       # number of memory refs
system.cpu08.num_load_insts                   1256542                       # Number of load instructions
system.cpu08.num_store_insts                   618666                       # Number of store instructions
system.cpu08.num_idle_cycles             309323962.049123                       # Number of idle cycles
system.cpu08.num_busy_cycles             5724788.950877                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.018171                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.981829                       # Percentage of idle cycles
system.cpu08.Branches                          808815                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               28550      0.50%      0.50% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3562028     62.18%     62.67% # Class of executed instruction
system.cpu08.op_class::IntMult                  21804      0.38%     63.06% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::FloatAdd                    60      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     4      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.06% # Class of executed instruction
system.cpu08.op_class::MemRead                1277850     22.31%     85.36% # Class of executed instruction
system.cpu08.op_class::MemWrite                618675     10.80%     96.16% # Class of executed instruction
system.cpu08.op_class::IprAccess               219949      3.84%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5728920                       # Class of executed instruction
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   4031                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    53988                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  12320     25.74%     25.74% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  3046      6.36%     32.11% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 32405     67.71%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              47858                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   12320     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   3046     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     87      0.31%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                  12233     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               27686                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           2938242170000     93.26%     93.26% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22            2985080000      0.09%     93.36% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30             281580000      0.01%     93.37% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31          208938250000      6.63%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.377503                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.578503                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu08.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu08.kern.callpal::swpipl               41591     81.79%     81.85% # number of callpals executed
system.cpu08.kern.callpal::rdps                  6092     11.98%     93.83% # number of callpals executed
system.cpu08.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu08.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu08.kern.callpal::rti                   3133      6.16%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                50853                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            3157                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu08.icache.tags.replacements           13769                       # number of replacements
system.cpu08.icache.tags.tagsinuse         393.868219                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           2923007                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           13769                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          212.288982                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   393.868219                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.769274                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.769274                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        11472042                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       11472042                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      5714718                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       5714718                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      5714718                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        5714718                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      5714718                       # number of overall hits
system.cpu08.icache.overall_hits::total       5714718                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst        14202                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        14202                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst        14202                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        14202                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst        14202                       # number of overall misses
system.cpu08.icache.overall_misses::total        14202                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::cpu08.inst      5728920                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      5728920                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      5728920                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      5728920                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      5728920                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      5728920                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.002479                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.002479                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.002479                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.002479                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.002479                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.002479                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.tags.replacements           17422                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         485.498063                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            926111                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           17422                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           53.157559                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   485.498063                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.474119                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.474119                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          630                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          594                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         3771747                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        3771747                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1203576                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1203576                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       596646                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       596646                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data        15518                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        15518                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         8298                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         8298                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1800222                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1800222                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1800222                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1800222                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        36631                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        36631                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         3456                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         3456                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data          800                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          800                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data         1889                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1889                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data        40087                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        40087                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data        40087                       # number of overall misses
system.cpu08.dcache.overall_misses::total        40087                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1240207                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1240207                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       600102                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       600102                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data        16318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        16318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        10187                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        10187                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1840309                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1840309                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1840309                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1840309                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.029536                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.029536                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.005759                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.005759                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.049026                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.049026                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.185432                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.185432                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.021783                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.021783                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.021783                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.021783                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         2246                       # number of writebacks
system.cpu08.dcache.writebacks::total            2246                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1249497                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                    614827                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                    1864324                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                    647168                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                647168                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                      315048758                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   5705248                       # Number of instructions committed
system.cpu09.committedOps                     5705248                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5479548                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                 1418                       # Number of float alu accesses
system.cpu09.num_func_calls                    233775                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       447255                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5479548                       # number of integer instructions
system.cpu09.num_fp_insts                        1418                       # number of float instructions
system.cpu09.num_int_register_reads           7482003                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4362130                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                718                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes               720                       # number of times the floating registers were written
system.cpu09.num_mem_refs                     1867638                       # number of memory refs
system.cpu09.num_load_insts                   1249611                       # Number of load instructions
system.cpu09.num_store_insts                   618027                       # Number of store instructions
system.cpu09.num_idle_cycles             309347640.941654                       # Number of idle cycles
system.cpu09.num_busy_cycles             5701117.058346                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.018096                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.981904                       # Percentage of idle cycles
system.cpu09.Branches                          798826                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               28539      0.50%      0.50% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3546042     62.15%     62.65% # Class of executed instruction
system.cpu09.op_class::IntMult                  21783      0.38%     63.04% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::FloatAdd                    60      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     4      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.04% # Class of executed instruction
system.cpu09.op_class::MemRead                1270912     22.28%     85.31% # Class of executed instruction
system.cpu09.op_class::MemWrite                618036     10.83%     96.15% # Class of executed instruction
system.cpu09.op_class::IprAccess               219872      3.85%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5705248                       # Class of executed instruction
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   4038                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    53969                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                  12316     25.74%     25.74% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  3045      6.36%     32.11% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 32393     67.71%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              47841                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                   12316     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   3045     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     87      0.31%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                  12229     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               27677                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           2936797140000     93.22%     93.22% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22            2984100000      0.09%     93.31% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             281580000      0.01%     93.32% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31          210384260000      6.68%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.377520                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578521                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu09.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu09.kern.callpal::swpipl               41576     81.79%     81.85% # number of callpals executed
system.cpu09.kern.callpal::rdps                  6090     11.98%     93.83% # number of callpals executed
system.cpu09.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu09.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu09.kern.callpal::rti                   3132      6.16%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                50835                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            3156                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu09.icache.tags.replacements           13759                       # number of replacements
system.cpu09.icache.tags.tagsinuse         393.778407                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2838010                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           13759                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          206.265717                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   393.778407                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.769098                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.769098                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        11424688                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       11424688                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      5691056                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       5691056                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      5691056                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        5691056                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      5691056                       # number of overall hits
system.cpu09.icache.overall_hits::total       5691056                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst        14192                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        14192                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst        14192                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        14192                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst        14192                       # number of overall misses
system.cpu09.icache.overall_misses::total        14192                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::cpu09.inst      5705248                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      5705248                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      5705248                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      5705248                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      5705248                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      5705248                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.002488                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.002488                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.002488                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.002488                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.002488                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.002488                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.tags.replacements           16391                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         491.726390                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            649994                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           16391                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           39.655543                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   491.726390                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.480202                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.480202                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          643                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.627930                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         3755781                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        3755781                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1201012                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1201012                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       596265                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       596265                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data        12403                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        12403                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         8298                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         8298                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1797277                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1797277                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1797277                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1797277                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        35389                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        35389                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         3433                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         3433                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data          789                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data         1886                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1886                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data        38822                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        38822                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data        38822                       # number of overall misses
system.cpu09.dcache.overall_misses::total        38822                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::cpu09.data      1236401                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1236401                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       599698                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       599698                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data        13192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        13192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        10184                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        10184                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1836099                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1836099                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1836099                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1836099                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.028623                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.028623                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.005725                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005725                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.059809                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.059809                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.185192                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.185192                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.021144                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.021144                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.021144                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.021144                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1775                       # number of writebacks
system.cpu09.dcache.writebacks::total            1775                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1248364                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                    614499                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                    1862863                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                    646982                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                646982                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                      315048761                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   5705450                       # Number of instructions committed
system.cpu10.committedOps                     5705450                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5477974                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                 1478                       # Number of float alu accesses
system.cpu10.num_func_calls                    233733                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       445975                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5477974                       # number of integer instructions
system.cpu10.num_fp_insts                        1478                       # number of float instructions
system.cpu10.num_int_register_reads           7479815                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4361922                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                758                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes               760                       # number of times the floating registers were written
system.cpu10.num_mem_refs                     1866176                       # number of memory refs
system.cpu10.num_load_insts                   1248478                       # Number of load instructions
system.cpu10.num_store_insts                   617698                       # Number of store instructions
system.cpu10.num_idle_cycles             309347443.987020                       # Number of idle cycles
system.cpu10.num_busy_cycles             5701317.012980                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.018097                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.981903                       # Percentage of idle cycles
system.cpu10.Branches                          799267                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               28543      0.50%      0.50% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3547744     62.18%     62.68% # Class of executed instruction
system.cpu10.op_class::IntMult                  21781      0.38%     63.06% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     63.06% # Class of executed instruction
system.cpu10.op_class::FloatAdd                    80      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     8      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.07% # Class of executed instruction
system.cpu10.op_class::MemRead                1269775     22.26%     85.32% # Class of executed instruction
system.cpu10.op_class::MemWrite                617708     10.83%     96.15% # Class of executed instruction
system.cpu10.op_class::IprAccess               219811      3.85%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5705450                       # Class of executed instruction
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   4041                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    53954                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                  12312     25.74%     25.74% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  3044      6.36%     32.11% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 32385     67.71%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              47828                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                   12312     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   3044     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     87      0.31%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                  12225     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               27668                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           2935542940000     93.18%     93.18% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22            2983120000      0.09%     93.27% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             281580000      0.01%     93.28% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31          211639440000      6.72%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.377490                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578490                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu10.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu10.kern.callpal::swpipl               41565     81.79%     81.85% # number of callpals executed
system.cpu10.kern.callpal::rdps                  6088     11.98%     93.83% # number of callpals executed
system.cpu10.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu10.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu10.kern.callpal::rti                   3131      6.16%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                50821                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            3155                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu10.icache.tags.replacements           13755                       # number of replacements
system.cpu10.icache.tags.tagsinuse         393.709305                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2873566                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           13755                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          208.910651                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   393.709305                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.768963                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.768963                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        11425088                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       11425088                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      5691262                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       5691262                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      5691262                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        5691262                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      5691262                       # number of overall hits
system.cpu10.icache.overall_hits::total       5691262                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst        14188                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        14188                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst        14188                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        14188                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst        14188                       # number of overall misses
system.cpu10.icache.overall_misses::total        14188                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::cpu10.inst      5705450                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      5705450                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      5705450                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      5705450                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      5705450                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      5705450                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.002487                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002487                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.002487                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002487                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.002487                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002487                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.tags.replacements           16416                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         481.106748                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            338255                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           16416                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           20.605202                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   481.106748                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.469831                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.469831                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          628                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          594                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         3752652                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        3752652                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1198791                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1198791                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       596141                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       596141                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data        14182                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        14182                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         8296                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         8296                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1794932                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1794932                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1794932                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1794932                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        34694                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        34694                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         3461                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         3461                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data          793                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          793                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data         1885                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1885                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data        38155                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        38155                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data        38155                       # number of overall misses
system.cpu10.dcache.overall_misses::total        38155                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1233485                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1233485                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       599602                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       599602                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data        14975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        14975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data        10181                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        10181                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1833087                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1833087                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1833087                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1833087                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.028127                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.028127                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.005772                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005772                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.052955                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.052955                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.185149                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.185149                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.020815                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.020815                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.020815                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.020815                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1789                       # number of writebacks
system.cpu10.dcache.writebacks::total            1789                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1245976                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                    613667                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                    1859643                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                    646538                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                646538                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                      315048766                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   5699956                       # Number of instructions committed
system.cpu11.committedOps                     5699956                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5470839                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                 1478                       # Number of float alu accesses
system.cpu11.num_func_calls                    233475                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       444184                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5470839                       # number of integer instructions
system.cpu11.num_fp_insts                        1478                       # number of float instructions
system.cpu11.num_int_register_reads           7469930                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4357265                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                758                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes               760                       # number of times the floating registers were written
system.cpu11.num_mem_refs                     1862954                       # number of memory refs
system.cpu11.num_load_insts                   1246090                       # Number of load instructions
system.cpu11.num_store_insts                   616864                       # Number of store instructions
system.cpu11.num_idle_cycles             309352946.081143                       # Number of idle cycles
system.cpu11.num_busy_cycles             5695819.918857                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.018079                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.981921                       # Percentage of idle cycles
system.cpu11.Branches                          798928                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               28523      0.50%      0.50% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3545691     62.21%     62.71% # Class of executed instruction
system.cpu11.op_class::IntMult                  21752      0.38%     63.09% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::FloatAdd                    80      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     8      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.09% # Class of executed instruction
system.cpu11.op_class::MemRead                1267372     22.23%     85.32% # Class of executed instruction
system.cpu11.op_class::MemWrite                616873     10.82%     96.15% # Class of executed instruction
system.cpu11.op_class::IprAccess               219657      3.85%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5699956                       # Class of executed instruction
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   4046                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    53916                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                  12304     25.74%     25.74% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  3042      6.36%     32.11% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 32361     67.71%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              47794                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                   12304     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   3042     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     87      0.31%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                  12217     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               27650                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           2934304640000     93.14%     93.14% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22            2981160000      0.09%     93.23% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             281580000      0.01%     93.24% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31          212879700000      6.76%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.377522                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578525                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu11.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu11.kern.callpal::swpipl               41535     81.79%     81.85% # number of callpals executed
system.cpu11.kern.callpal::rdps                  6084     11.98%     93.83% # number of callpals executed
system.cpu11.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu11.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu11.kern.callpal::rti                   3129      6.16%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                50785                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            3153                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu11.icache.tags.replacements           13728                       # number of replacements
system.cpu11.icache.tags.tagsinuse         393.631725                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2879234                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           13728                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          209.734411                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   393.631725                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.768812                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.768812                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        11414073                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       11414073                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      5685795                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       5685795                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      5685795                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        5685795                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      5685795                       # number of overall hits
system.cpu11.icache.overall_hits::total       5685795                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst        14161                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        14161                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst        14161                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        14161                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst        14161                       # number of overall misses
system.cpu11.icache.overall_misses::total        14161                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::cpu11.inst      5699956                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      5699956                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      5699956                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      5699956                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      5699956                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      5699956                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.002484                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002484                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.002484                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002484                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.002484                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002484                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.tags.replacements           16370                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         491.576117                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            601276                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           16370                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           36.730360                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   491.576117                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.480055                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.480055                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          632                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          599                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         3745880                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        3745880                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1195352                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1195352                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       595605                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       595605                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data        15993                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        15993                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         8296                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         8296                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1790957                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1790957                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1790957                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1790957                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        33926                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        33926                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         3405                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         3405                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data          801                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          801                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data         1879                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1879                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data        37331                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        37331                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data        37331                       # number of overall misses
system.cpu11.dcache.overall_misses::total        37331                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::cpu11.data      1229278                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1229278                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       599010                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       599010                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data        16794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        16794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data        10175                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        10175                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1828288                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1828288                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1828288                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1828288                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.027598                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.027598                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.005684                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.005684                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.047696                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.047696                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.184668                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.184668                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.020419                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.020419                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.020419                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.020419                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1769                       # number of writebacks
system.cpu11.dcache.writebacks::total            1769                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1240034                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                    613296                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                    1853330                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                    646352                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                646352                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                      315048774                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   5681021                       # Number of instructions committed
system.cpu12.committedOps                     5681021                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5455022                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                 1478                       # Number of float alu accesses
system.cpu12.num_func_calls                    233425                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       438261                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5455022                       # number of integer instructions
system.cpu12.num_fp_insts                        1478                       # number of float instructions
system.cpu12.num_int_register_reads           7453632                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4347531                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                758                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes               760                       # number of times the floating registers were written
system.cpu12.num_mem_refs                     1856640                       # number of memory refs
system.cpu12.num_load_insts                   1240148                       # Number of load instructions
system.cpu12.num_store_insts                   616492                       # Number of store instructions
system.cpu12.num_idle_cycles             309371891.133358                       # Number of idle cycles
system.cpu12.num_busy_cycles             5676882.866641                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.018019                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.981981                       # Percentage of idle cycles
system.cpu12.Branches                          789856                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               28515      0.50%      0.50% # Class of executed instruction
system.cpu12.op_class::IntAlu                 3533148     62.19%     62.69% # Class of executed instruction
system.cpu12.op_class::IntMult                  21747      0.38%     63.08% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::FloatAdd                    80      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     8      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.08% # Class of executed instruction
system.cpu12.op_class::MemRead                1261426     22.20%     85.28% # Class of executed instruction
system.cpu12.op_class::MemWrite                616501     10.85%     96.13% # Class of executed instruction
system.cpu12.op_class::IprAccess               219596      3.87%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5681021                       # Class of executed instruction
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   4054                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    53901                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                  12301     25.74%     25.74% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  3041      6.36%     32.11% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 32352     67.71%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              47781                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                   12301     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   3041     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     87      0.31%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                  12214     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               27643                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           2932856620000     93.09%     93.09% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22            2980180000      0.09%     93.19% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30             281580000      0.01%     93.20% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31          214328700000      6.80%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.377535                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578535                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu12.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu12.kern.callpal::swpipl               41524     81.79%     81.85% # number of callpals executed
system.cpu12.kern.callpal::rdps                  6082     11.98%     93.83% # number of callpals executed
system.cpu12.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu12.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu12.kern.callpal::rti                   3128      6.16%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                50771                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            3152                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu12.icache.tags.replacements           13724                       # number of replacements
system.cpu12.icache.tags.tagsinuse         393.541860                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2834028                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           13724                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          206.501603                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   393.541860                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.768636                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.768636                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        11376199                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       11376199                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      5666864                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       5666864                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      5666864                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        5666864                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      5666864                       # number of overall hits
system.cpu12.icache.overall_hits::total       5666864                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst        14157                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        14157                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst        14157                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        14157                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst        14157                       # number of overall misses
system.cpu12.icache.overall_misses::total        14157                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::cpu12.inst      5681021                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      5681021                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      5681021                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      5681021                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      5681021                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      5681021                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.002492                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002492                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.002492                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002492                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.002492                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002492                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.tags.replacements           16552                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         480.296482                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            698115                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           16552                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           42.177078                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   480.296482                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.469040                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.469040                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          615                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          582                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.600586                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         3733171                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        3733171                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1193040                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1193040                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       595405                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       595405                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data        12925                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        12925                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data         8284                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         8284                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1788445                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1788445                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1788445                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1788445                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        33369                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        33369                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         3457                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         3457                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data          795                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          795                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data         1889                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1889                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data        36826                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        36826                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data        36826                       # number of overall misses
system.cpu12.dcache.overall_misses::total        36826                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1226409                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1226409                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       598862                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       598862                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data        13720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        13720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        10173                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        10173                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1825271                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1825271                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1825271                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1825271                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.027209                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.027209                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.005773                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.005773                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.057945                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.057945                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.185688                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.185688                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.020176                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.020176                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.020176                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.020176                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1875                       # number of writebacks
system.cpu12.dcache.writebacks::total            1875                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1238213                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                    612732                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                    1850945                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                    645908                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                645908                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                      315048777                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   5678651                       # Number of instructions committed
system.cpu13.committedOps                     5678651                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5451174                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                 1478                       # Number of float alu accesses
system.cpu13.num_func_calls                    233307                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       436625                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5451174                       # number of integer instructions
system.cpu13.num_fp_insts                        1478                       # number of float instructions
system.cpu13.num_int_register_reads           7448655                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4345662                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                758                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes               760                       # number of times the floating registers were written
system.cpu13.num_mem_refs                     1854253                       # number of memory refs
system.cpu13.num_load_insts                   1238327                       # Number of load instructions
system.cpu13.num_store_insts                   615926                       # Number of store instructions
system.cpu13.num_idle_cycles             309374265.540359                       # Number of idle cycles
system.cpu13.num_busy_cycles             5674511.459641                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.018012                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.981988                       # Percentage of idle cycles
system.cpu13.Branches                          789651                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               28495      0.50%      0.50% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3533365     62.22%     62.72% # Class of executed instruction
system.cpu13.op_class::IntMult                  21737      0.38%     63.11% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::FloatAdd                    80      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     8      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.11% # Class of executed instruction
system.cpu13.op_class::MemRead                1259589     22.18%     85.29% # Class of executed instruction
system.cpu13.op_class::MemWrite                615935     10.85%     96.14% # Class of executed instruction
system.cpu13.op_class::IprAccess               219442      3.86%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5678651                       # Class of executed instruction
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   4057                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    53863                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                  12291     25.74%     25.74% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  3039      6.36%     32.11% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 32330     67.71%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              47747                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                   12291     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   3039     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     87      0.31%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                  12204     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               27621                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           2931625460000     93.05%     93.05% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22            2978220000      0.09%     93.15% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30             281580000      0.01%     93.16% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31          215561820000      6.84%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.377482                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578487                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu13.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu13.kern.callpal::swpipl               41494     81.79%     81.85% # number of callpals executed
system.cpu13.kern.callpal::rdps                  6078     11.98%     93.83% # number of callpals executed
system.cpu13.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu13.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu13.kern.callpal::rti                   3126      6.16%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                50735                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            3150                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu13.icache.tags.replacements           13735                       # number of replacements
system.cpu13.icache.tags.tagsinuse         393.468313                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2914188                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           13735                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          212.172406                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   393.468313                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.768493                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.768493                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        11371470                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       11371470                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      5664483                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       5664483                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      5664483                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        5664483                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      5664483                       # number of overall hits
system.cpu13.icache.overall_hits::total       5664483                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst        14168                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        14168                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst        14168                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        14168                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst        14168                       # number of overall misses
system.cpu13.icache.overall_misses::total        14168                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::cpu13.inst      5678651                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      5678651                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      5678651                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      5678651                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      5678651                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      5678651                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.002495                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002495                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.002495                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002495                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.002495                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002495                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.tags.replacements           16301                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         488.939609                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            551677                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           16301                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           33.843138                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   488.939609                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.477480                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.477480                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          627                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.612305                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         3727981                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        3727981                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1190480                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1190480                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       594954                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       594954                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data        14533                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        14533                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         8201                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         8201                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1785434                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1785434                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1785434                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1785434                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        32501                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        32501                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         3590                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         3590                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data          794                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          794                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data         1964                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1964                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data        36091                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        36091                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data        36091                       # number of overall misses
system.cpu13.dcache.overall_misses::total        36091                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1222981                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1222981                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       598544                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       598544                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data        15327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        15327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        10165                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        10165                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1821525                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1821525                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1821525                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1821525                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.026575                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.026575                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.005998                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005998                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.051804                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.051804                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.193212                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.193212                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.019814                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.019814                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.019814                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.019814                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         1772                       # number of writebacks
system.cpu13.dcache.writebacks::total            1772                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1231049                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                    612324                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                    1843373                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                    645722                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                645722                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                      315048784                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                   5655468                       # Number of instructions committed
system.cpu14.committedOps                     5655468                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses             5431884                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                 1478                       # Number of float alu accesses
system.cpu14.num_func_calls                    233255                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts       429405                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                    5431884                       # number of integer instructions
system.cpu14.num_fp_insts                        1478                       # number of float instructions
system.cpu14.num_int_register_reads           7428707                       # number of times the integer registers were read
system.cpu14.num_int_register_writes          4333755                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                758                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes               760                       # number of times the floating registers were written
system.cpu14.num_mem_refs                     1846680                       # number of memory refs
system.cpu14.num_load_insts                   1231163                       # Number of load instructions
system.cpu14.num_store_insts                   615517                       # Number of store instructions
system.cpu14.num_idle_cycles             309397456.007249                       # Number of idle cycles
system.cpu14.num_busy_cycles             5651327.992751                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.017938                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.982062                       # Percentage of idle cycles
system.cpu14.Branches                          778505                       # Number of branches fetched
system.cpu14.op_class::No_OpClass               28486      0.50%      0.50% # Class of executed instruction
system.cpu14.op_class::IntAlu                 3517832     62.20%     62.71% # Class of executed instruction
system.cpu14.op_class::IntMult                  21732      0.38%     63.09% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::FloatAdd                    80      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     8      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.09% # Class of executed instruction
system.cpu14.op_class::MemRead                1252422     22.15%     85.24% # Class of executed instruction
system.cpu14.op_class::MemWrite                615527     10.88%     96.12% # Class of executed instruction
system.cpu14.op_class::IprAccess               219381      3.88%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                  5655468                       # Class of executed instruction
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   4064                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    53848                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                  12288     25.74%     25.74% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  3038      6.36%     32.11% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    87      0.18%     32.29% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 32321     67.71%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              47734                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                   12288     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   3038     11.00%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     87      0.32%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                  12201     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               27614                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           2930403630000     93.02%     93.02% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22            2977240000      0.09%     93.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             281580000      0.01%     93.12% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31          216784630000      6.88%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       3150447080000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.377495                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578498                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu14.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu14.kern.callpal::swpipl               41483     81.79%     81.85% # number of callpals executed
system.cpu14.kern.callpal::rdps                  6076     11.98%     93.83% # number of callpals executed
system.cpu14.kern.callpal::wrkgp                    1      0.00%     93.83% # number of callpals executed
system.cpu14.kern.callpal::whami                    3      0.01%     93.84% # number of callpals executed
system.cpu14.kern.callpal::rti                   3125      6.16%    100.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                50721                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            3149                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu14.icache.tags.replacements           13728                       # number of replacements
system.cpu14.icache.tags.tagsinuse         393.398941                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2860469                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           13728                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          208.367497                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   393.398941                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.768357                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.768357                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        11325097                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       11325097                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      5641307                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       5641307                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      5641307                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        5641307                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      5641307                       # number of overall hits
system.cpu14.icache.overall_hits::total       5641307                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst        14161                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        14161                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst        14161                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        14161                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst        14161                       # number of overall misses
system.cpu14.icache.overall_misses::total        14161                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::cpu14.inst      5655468                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      5655468                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      5655468                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      5655468                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      5655468                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      5655468                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.002504                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002504                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.002504                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002504                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.002504                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002504                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.tags.replacements           16409                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         483.391219                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            584365                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           16409                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           35.612469                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   483.391219                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.472062                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.472062                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          591                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.608398                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         3712672                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        3712672                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1187833                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1187833                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       594799                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       594799                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data        10692                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        10692                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         8195                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         8195                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1782632                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1782632                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1782632                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1782632                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        31833                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        31833                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         3595                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         3595                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data          785                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          785                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data         1968                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1968                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data        35428                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        35428                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data        35428                       # number of overall misses
system.cpu14.dcache.overall_misses::total        35428                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1219666                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1219666                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       598394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       598394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data        11477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        11477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        10163                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        10163                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1818060                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1818060                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1818060                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1818060                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.026100                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.026100                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.006008                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.006008                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.068398                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.068398                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.193644                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.193644                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.019487                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.019487                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.019487                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.019487                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1805                       # number of writebacks
system.cpu14.dcache.writebacks::total            1805                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1237121                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                    615503                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                    1852624                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                    649658                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                649658                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                      315048936                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                   5683076                       # Number of instructions committed
system.cpu15.committedOps                     5683076                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses             5457168                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                 1478                       # Number of float alu accesses
system.cpu15.num_func_calls                    233969                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts       432272                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                    5457168                       # number of integer instructions
system.cpu15.num_fp_insts                        1478                       # number of float instructions
system.cpu15.num_int_register_reads           7461705                       # number of times the integer registers were read
system.cpu15.num_int_register_writes          4353106                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                758                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes               760                       # number of times the floating registers were written
system.cpu15.num_mem_refs                     1855930                       # number of memory refs
system.cpu15.num_load_insts                   1237235                       # Number of load instructions
system.cpu15.num_store_insts                   618695                       # Number of store instructions
system.cpu15.num_idle_cycles             309370009.220113                       # Number of idle cycles
system.cpu15.num_busy_cycles             5678926.779887                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.018026                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.981974                       # Percentage of idle cycles
system.cpu15.Branches                          783799                       # Number of branches fetched
system.cpu15.op_class::No_OpClass               28271      0.50%      0.50% # Class of executed instruction
system.cpu15.op_class::IntAlu                 3534212     62.19%     62.69% # Class of executed instruction
system.cpu15.op_class::IntMult                  21777      0.38%     63.07% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::FloatAdd                    80      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     8      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     63.07% # Class of executed instruction
system.cpu15.op_class::MemRead                1258768     22.15%     85.22% # Class of executed instruction
system.cpu15.op_class::MemWrite                618808     10.89%     96.11% # Class of executed instruction
system.cpu15.op_class::IprAccess               221152      3.89%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                  5683076                       # Class of executed instruction
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   4070                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    54291                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                  12427     25.79%     25.79% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  3037      6.30%     32.10% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   169      0.35%     32.45% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 32546     67.55%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              48179                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                   12427     44.30%     44.30% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   3037     10.83%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    169      0.60%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                  12422     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               28055                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           2928842100000     92.97%     92.97% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22            2976260000      0.09%     93.06% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30             331600000      0.01%     93.07% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31          218298580000      6.93%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       3150448540000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.381675                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.582308                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  22      0.04%      0.05% # number of callpals executed
system.cpu15.kern.callpal::wrent                    7      0.01%      0.06% # number of callpals executed
system.cpu15.kern.callpal::swpipl               41930     81.95%     82.01% # number of callpals executed
system.cpu15.kern.callpal::rdps                  6074     11.87%     93.88% # number of callpals executed
system.cpu15.kern.callpal::wrkgp                    1      0.00%     93.89% # number of callpals executed
system.cpu15.kern.callpal::whami                    3      0.01%     93.89% # number of callpals executed
system.cpu15.kern.callpal::rti                   3124      6.11%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                51165                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            3148                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     23                       # number of times the context was actually changed
system.cpu15.icache.tags.replacements           13817                       # number of replacements
system.cpu15.icache.tags.tagsinuse         399.810113                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2876143                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs           13817                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          208.159731                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   399.810113                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.780879                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.780879                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        11380408                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       11380408                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      5668820                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       5668820                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      5668820                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        5668820                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      5668820                       # number of overall hits
system.cpu15.icache.overall_hits::total       5668820                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst        14256                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total        14256                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst        14256                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total        14256                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst        14256                       # number of overall misses
system.cpu15.icache.overall_misses::total        14256                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::cpu15.inst      5683076                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      5683076                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      5683076                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      5683076                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      5683076                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      5683076                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.002509                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002509                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.002509                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002509                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.002509                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002509                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.tags.replacements           16582                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         603.164226                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            556546                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           16582                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           33.563261                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   603.164226                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.589028                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.589028                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          689                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         3731458                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        3731458                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1192643                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1192643                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       597482                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       597482                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data        11807                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        11807                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         8252                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         8252                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1790125                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1790125                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1790125                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1790125                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        31877                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        31877                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         3984                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         3984                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data          888                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data         2018                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         2018                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data        35861                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        35861                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data        35861                       # number of overall misses
system.cpu15.dcache.overall_misses::total        35861                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1224520                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1224520                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       601466                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       601466                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data        12695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        12695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        10270                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        10270                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1825986                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1825986                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1825986                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1825986                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.026032                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.026032                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.006624                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.006624                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.069949                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.069949                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.196495                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.196495                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.019639                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.019639                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.019639                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.019639                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1948                       # number of writebacks
system.cpu15.dcache.writebacks::total            1948                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.800464                       # Number of seconds simulated
sim_ticks                                800464210000                       # Number of ticks simulated
final_tick                               3951734390000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4875045                       # Simulator instruction rate (inst/s)
host_op_rate                                  4875044                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7716559964                       # Simulator tick rate (ticks/s)
host_mem_usage                                 516588                       # Number of bytes of host memory used
host_seconds                                   103.73                       # Real time elapsed on the host
sim_insts                                   505704339                       # Number of instructions simulated
sim_ops                                     505704339                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        739840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        291264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst       5663552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2502272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst      22660864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data      11390848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst      22271104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data      12125376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst      21586944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data      12696704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst      18636928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       7503360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst      14073088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       4226688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst        637312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        386688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst      11661248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       3889344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst      10819968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       3978176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst        418624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        152320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst        409024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        180480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst       8795328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       3106752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst      20379072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       8991168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst      15321920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data      10195520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst      11958912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       4323392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          271974400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       739840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst      5663552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst     22660864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst     22271104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst     21586944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst     18636928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst     14073088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst       637312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst     11661248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst     10819968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst       418624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst       409024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst      8795328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst     20379072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst     15321920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst     11958912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     186033728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42351616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43199488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst          11560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           4551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst          88493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          39098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst         354076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data         177982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst         347986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data         189459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst         337296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data         198386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst         291202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data         117240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst         219892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          66042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst           9958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           6042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst         182207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          60771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst         169062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          62159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst           6541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           2380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst           6391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           2820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst         137427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          48543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst         318423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data         140487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst         239405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data         159305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst         186858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          67553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4249600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        661744                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             674992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst           924264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data           363869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          7075334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          3126026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         28309653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         14230303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         27822736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         15147930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         26968031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         15861676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         23282650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          9373761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         17581158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5280296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           796178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data           483080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         14568107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4858861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         13517117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4969836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           522977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data           190290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           510983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data           225469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         10987784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3881188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         25459067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         11232442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         19141293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         12737009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         14939971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5401106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             339770844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst       924264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      7075334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     28309653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     27822736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     26968031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     23282650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     17581158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       796178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     14568107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     13517117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       522977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       510983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     10987784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     25459067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     19141293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     14939971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        232407303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52908819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1059225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53968044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52908819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst          924264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data          363869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1059625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         7075334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         3126026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        28309653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        14230303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        27822736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        15147930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        26968031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        15861676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        23282650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         9373761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        17581158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5280296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          796178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data          483080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        14568107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4858861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        13517117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4969836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          522977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data          190290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          510983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data          225469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        10987784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3881188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        25459067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        11232442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        19141293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        12737009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        14939971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5401106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            393738888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   773736131250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     26729300000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        258107931120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        258107931120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         85485310245                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         85485310245                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2296052295750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2296052295750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2639645537115                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2639645537115                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             6479371                       # Transaction distribution
system.membus.trans_dist::ReadResp            6479371                       # Transaction distribution
system.membus.trans_dist::WriteReq              73248                       # Transaction distribution
system.membus.trans_dist::WriteResp             73248                       # Transaction distribution
system.membus.trans_dist::Writeback            661744                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           801736                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         407506                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1209242                       # Transaction distribution
system.membus.trans_dist::ReadExReq            391818                       # Transaction distribution
system.membus.trans_dist::ReadExResp           391818                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port        23120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::total        23120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave        19194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port        44752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::total        63946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port       176988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total       176988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave         4736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port       313042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total       317778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port       708152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total       708152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave        16884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port      1368545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total      1385429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port       695972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total       695972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave        17996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port      1452661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total      1470657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port       674592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total       674592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave        17624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port      1482626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total      1500250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port       582404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total       582404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave        13206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port      1057325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total      1070531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port       439784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total       439784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave         9078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port       699776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total       708854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port        19916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total        19916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave         1746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port        38063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total        39809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port       364414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total       364414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave         7730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port       585644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total       593374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port       338124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total       338124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave         7280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port       564445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total       571725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port        13082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total        13082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave         1742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port        31453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total        33195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port        12782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total        12782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave         1742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port        30928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total        32670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port       274854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total       274854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave         6206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port       452681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total       458887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port       636846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total       636846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave        16066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port      1250394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total      1266460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port       478810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total       478810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave        10750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port      1020445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total      1031195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port       373716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total       373716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave         7700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port       603026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total       610726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16995598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       849792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port       739840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::total       739840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave        15876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port      1052416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::total      1068292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port      5663616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total      5663616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave        18944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port      8321152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total      8340096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port     22660864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total     22660864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave        64893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port     37370816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total     37435709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port     22271104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total     22271104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave        71752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port     39778624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total     39850376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port     21586944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total     21586944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave        70496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port     40962048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total     41032544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port     18636928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total     18636928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave        52824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port     27613440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total     27666264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port     14073088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total     14073088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave        36312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port     17822784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total     17859096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port       637312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total       637312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave         6977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port      1146944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total      1153921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port     11661248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total     11661248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave        30804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port     15117952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total     15148756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port     10819968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total     10819968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave        29120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port     14862272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total     14891392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port       418624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total       418624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave         6968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port       843968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total       850936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port       409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total       409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave         6968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port       828992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total       835960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port      8795328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total      8795328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave        24824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port     11877056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total     11901880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port     20379072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total     20379072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave        64264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port     32752384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total     32816648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port     15321920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total     15321920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave        43000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port     29643072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total     29686072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port     11958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total     11958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave        30786                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port     15656192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total     15686978                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               483108504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           8748831                       # Request fanout histogram
system.membus.snoop_fanout::mean                   32                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                8748831    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              32                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total             8748831                       # Request fanout histogram
system.iocache.tags.replacements                13278                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13278                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119502                       # Number of tag accesses
system.iocache.tags.data_accesses              119502                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           30                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               30                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           30                       # number of demand (read+write) misses
system.iocache.demand_misses::total                30                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           30                       # number of overall misses
system.iocache.overall_misses::total               30                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           30                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             30                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           30                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              30                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           30                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             30                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     702352                       # DTB read hits
system.cpu00.dtb.read_misses                      324                       # DTB read misses
system.cpu00.dtb.read_acv                          12                       # DTB read access violations
system.cpu00.dtb.read_accesses                   1820                       # DTB read accesses
system.cpu00.dtb.write_hits                    341616                       # DTB write hits
system.cpu00.dtb.write_misses                      38                       # DTB write misses
system.cpu00.dtb.write_acv                          9                       # DTB write access violations
system.cpu00.dtb.write_accesses                   875                       # DTB write accesses
system.cpu00.dtb.data_hits                    1043968                       # DTB hits
system.cpu00.dtb.data_misses                      362                       # DTB misses
system.cpu00.dtb.data_acv                          21                       # DTB access violations
system.cpu00.dtb.data_accesses                   2695                       # DTB accesses
system.cpu00.itb.fetch_hits                    253579                       # ITB hits
system.cpu00.itb.fetch_misses                     125                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                253704                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                       80083404                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3430625                       # Number of instructions committed
system.cpu00.committedOps                     3430625                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             3311142                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                  430                       # Number of float alu accesses
system.cpu00.num_func_calls                    217599                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       276767                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    3311142                       # number of integer instructions
system.cpu00.num_fp_insts                         430                       # number of float instructions
system.cpu00.num_int_register_reads           4422284                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          2611202                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                219                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes               223                       # number of times the floating registers were written
system.cpu00.num_mem_refs                     1045984                       # number of memory refs
system.cpu00.num_load_insts                    703268                       # Number of load instructions
system.cpu00.num_store_insts                   342716                       # Number of store instructions
system.cpu00.num_idle_cycles             76651468.861614                       # Number of idle cycles
system.cpu00.num_busy_cycles             3431935.138386                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.042855                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.957145                       # Percentage of idle cycles
system.cpu00.Branches                          545970                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               17358      0.51%      0.51% # Class of executed instruction
system.cpu00.op_class::IntAlu                 2240271     65.29%     65.80% # Class of executed instruction
system.cpu00.op_class::IntMult                   9315      0.27%     66.07% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::FloatAdd                    28      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     3      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     66.07% # Class of executed instruction
system.cpu00.op_class::MemRead                 729905     21.27%     87.35% # Class of executed instruction
system.cpu00.op_class::MemWrite                344368     10.04%     97.38% # Class of executed instruction
system.cpu00.op_class::IprAccess                89760      2.62%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  3431008                       # Class of executed instruction
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   1086                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    21306                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   5529     29.01%     29.01% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    12      0.06%     29.07% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   820      4.30%     33.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    52      0.27%     33.64% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 12648     66.36%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              19061                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    5529     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     12      0.10%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    820      6.90%     53.50% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     52      0.44%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   5477     46.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               11890                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           778612280000     97.23%     97.23% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              18000000      0.00%     97.23% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             803600000      0.10%     97.33% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             171310000      0.02%     97.35% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           21217990000      2.65%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       800823180000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.433033                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.623787                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  60      0.30%      0.31% # number of callpals executed
system.cpu00.kern.callpal::tbi                      4      0.02%      0.33% # number of callpals executed
system.cpu00.kern.callpal::swpipl               17226     86.50%     86.83% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1662      8.35%     95.17% # number of callpals executed
system.cpu00.kern.callpal::rti                    951      4.78%     99.95% # number of callpals executed
system.cpu00.kern.callpal::callsys                  9      0.05%     99.99% # number of callpals executed
system.cpu00.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                19914                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1011                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                68                      
system.cpu00.kern.mode_good::user                  68                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.067260                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.126043                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     897796330000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user          163510000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     60                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 6622                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6622                       # Transaction distribution
system.iobus.trans_dist::WriteReq               86496                       # Transaction distribution
system.iobus.trans_dist::WriteResp              73248                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       141352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        17340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       159680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  186236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       565408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         8670                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       574808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1422920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu00.icache.tags.replacements           11560                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           3250751                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           11560                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          281.206834                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         6873576                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        6873576                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst      3419448                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       3419448                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst      3419448                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        3419448                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst      3419448                       # number of overall hits
system.cpu00.icache.overall_hits::total       3419448                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        11560                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        11560                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        11560                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        11560                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        11560                       # number of overall misses
system.cpu00.icache.overall_misses::total        11560                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::cpu00.inst      3431008                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      3431008                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst      3431008                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      3431008                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst      3431008                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      3431008                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.003369                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003369                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.003369                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003369                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.003369                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003369                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.tags.replacements            8554                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         888.700908                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1069862                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            8554                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          125.071545                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   888.700908                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.867872                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.867872                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          946                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          765                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2084838                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2084838                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       674320                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        674320                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       324825                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       324825                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         8496                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         8496                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         5878                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         5878                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       999145                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         999145                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       999145                       # number of overall hits
system.cpu00.dcache.overall_hits::total        999145                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        13363                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        13363                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         5831                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         5831                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          348                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          348                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data         1985                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         1985                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        19194                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        19194                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        19194                       # number of overall misses
system.cpu00.dcache.overall_misses::total        19194                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::cpu00.data       687683                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       687683                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       330656                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       330656                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         8844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         8844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         7863                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         7863                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1018339                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1018339                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1018339                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1018339                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.019432                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.019432                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.017635                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.017635                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.039349                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.039349                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.252448                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.252448                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.018848                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018848                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.018848                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018848                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         1698                       # number of writebacks
system.cpu00.dcache.writebacks::total            1698                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1952291                       # DTB read hits
system.cpu01.dtb.read_misses                      618                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                 142669                       # DTB read accesses
system.cpu01.dtb.write_hits                    932466                       # DTB write hits
system.cpu01.dtb.write_misses                     346                       # DTB write misses
system.cpu01.dtb.write_acv                          5                       # DTB write access violations
system.cpu01.dtb.write_accesses                 42146                       # DTB write accesses
system.cpu01.dtb.data_hits                    2884757                       # DTB hits
system.cpu01.dtb.data_misses                      964                       # DTB misses
system.cpu01.dtb.data_acv                           5                       # DTB access violations
system.cpu01.dtb.data_accesses                 184815                       # DTB accesses
system.cpu01.itb.fetch_hits                   1108272                       # ITB hits
system.cpu01.itb.fetch_misses                     164                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               1108436                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       80130289                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   9263386                       # Number of instructions committed
system.cpu01.committedOps                     9263386                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             8922954                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses               302619                       # Number of float alu accesses
system.cpu01.num_func_calls                    322550                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       950621                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    8922954                       # number of integer instructions
system.cpu01.num_fp_insts                      302619                       # number of float instructions
system.cpu01.num_int_register_reads          12725313                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          6802717                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             287081                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes            231277                       # number of times the floating registers were written
system.cpu01.num_mem_refs                     2901513                       # number of memory refs
system.cpu01.num_load_insts                   1961435                       # Number of load instructions
system.cpu01.num_store_insts                   940078                       # Number of store instructions
system.cpu01.num_idle_cycles             70857358.779965                       # Number of idle cycles
system.cpu01.num_busy_cycles             9272930.220035                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.115723                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.884277                       # Percentage of idle cycles
system.cpu01.Branches                         1392708                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               41800      0.45%      0.45% # Class of executed instruction
system.cpu01.op_class::IntAlu                 5990627     64.66%     65.11% # Class of executed instruction
system.cpu01.op_class::IntMult                  26060      0.28%     65.40% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     65.40% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 80222      0.87%     66.26% # Class of executed instruction
system.cpu01.op_class::FloatCmp                  5028      0.05%     66.32% # Class of executed instruction
system.cpu01.op_class::FloatCvt                  1045      0.01%     66.33% # Class of executed instruction
system.cpu01.op_class::FloatMult                21855      0.24%     66.56% # Class of executed instruction
system.cpu01.op_class::FloatDiv                  4215      0.05%     66.61% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     66.61% # Class of executed instruction
system.cpu01.op_class::MemRead                1995202     21.54%     88.14% # Class of executed instruction
system.cpu01.op_class::MemWrite                942305     10.17%     98.32% # Class of executed instruction
system.cpu01.op_class::IprAccess               155996      1.68%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  9264355                       # Class of executed instruction
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1569                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    31453                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   8692     34.82%     34.82% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   821      3.29%     38.11% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   837      3.35%     41.46% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 14615     58.54%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              24965                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    8690     47.74%     47.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    821      4.51%     52.25% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    837      4.60%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   7854     43.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               18202                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           735685650000     91.81%     91.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             803910000      0.10%     91.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30            1929360000      0.24%     92.15% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           62862870000      7.85%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       801281790000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.999770                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.537393                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.729101                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu01.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu01.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu01.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu01.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu01.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu01.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu01.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                   13                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 711      2.48%      2.48% # number of callpals executed
system.cpu01.kern.callpal::swpctx                1631      5.69%      8.17% # number of callpals executed
system.cpu01.kern.callpal::swpipl               20335     70.95%     79.12% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1680      5.86%     84.98% # number of callpals executed
system.cpu01.kern.callpal::wrusp                    1      0.00%     84.98% # number of callpals executed
system.cpu01.kern.callpal::rti                   2973     10.37%     95.35% # number of callpals executed
system.cpu01.kern.callpal::callsys               1232      4.30%     99.65% # number of callpals executed
system.cpu01.kern.callpal::imb                      2      0.01%     99.66% # number of callpals executed
system.cpu01.kern.callpal::rdunique                98      0.34%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                28663                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            2191                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              1323                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              2412                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              2111                      
system.cpu01.kern.mode_good::user                1323                      
system.cpu01.kern.mode_good::idle                 788                      
system.cpu01.kern.mode_switch_good::kernel     0.963487                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.326700                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.712454                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      63396700000      7.49%      7.49% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         6733880000      0.80%      8.29% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       775956220000     91.71%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   1631                       # number of times the context was actually changed
system.cpu01.icache.tags.replacements           88474                       # number of replacements
system.cpu01.icache.tags.tagsinuse         501.981660                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          15803999                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           88474                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          178.628738                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    3947446580000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   501.981660                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.980433                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.980433                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        18617204                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       18617204                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      9175861                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       9175861                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      9175861                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        9175861                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      9175861                       # number of overall hits
system.cpu01.icache.overall_hits::total       9175861                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst        88494                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        88494                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst        88494                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        88494                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst        88494                       # number of overall misses
system.cpu01.icache.overall_misses::total        88494                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::cpu01.inst      9264355                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      9264355                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      9264355                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      9264355                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      9264355                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      9264355                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.009552                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.009552                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.009552                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.009552                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.009552                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.009552                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.tags.replacements           58446                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         784.394368                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           3323247                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           58446                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           56.860127                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    3947816360000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   784.394368                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.766010                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.766010                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          607                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5905046                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5905046                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1845582                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1845582                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       877909                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       877909                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data        13405                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        13405                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         9217                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         9217                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      2723491                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        2723491                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      2723491                       # number of overall hits
system.cpu01.dcache.overall_hits::total       2723491                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        93554                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        93554                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        35758                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        35758                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data         8276                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         8276                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data        11373                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        11373                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       129312                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       129312                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       129312                       # number of overall misses
system.cpu01.dcache.overall_misses::total       129312                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1939136                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1939136                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       913667                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       913667                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data        21681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        21681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data        20590                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        20590                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2852803                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2852803                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2852803                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2852803                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.048245                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.048245                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.039137                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.039137                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.381717                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.381717                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.552356                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.552356                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.045328                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.045328                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.045328                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.045328                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        15120                       # number of writebacks
system.cpu01.dcache.writebacks::total           15120                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    7607009                       # DTB read hits
system.cpu02.dtb.read_misses                     1779                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                 466040                       # DTB read accesses
system.cpu02.dtb.write_hits                   3518414                       # DTB write hits
system.cpu02.dtb.write_misses                    1255                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                132745                       # DTB write accesses
system.cpu02.dtb.data_hits                   11125423                       # DTB hits
system.cpu02.dtb.data_misses                     3034                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                 598785                       # DTB accesses
system.cpu02.itb.fetch_hits                   3736349                       # ITB hits
system.cpu02.itb.fetch_misses                     360                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               3736709                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       80081894                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                  35250911                       # Number of instructions committed
system.cpu02.committedOps                    35250911                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses            33966434                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses              1280608                       # Number of float alu accesses
system.cpu02.num_func_calls                   1230003                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts      3921854                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                   33966434                       # number of integer instructions
system.cpu02.num_fp_insts                     1280608                       # number of float instructions
system.cpu02.num_int_register_reads          48294373                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         25559829                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads            1206119                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes            961366                       # number of times the floating registers were written
system.cpu02.num_mem_refs                    11196218                       # number of memory refs
system.cpu02.num_load_insts                   7646673                       # Number of load instructions
system.cpu02.num_store_insts                  3549545                       # Number of store instructions
system.cpu02.num_idle_cycles             44815517.894550                       # Number of idle cycles
system.cpu02.num_busy_cycles             35266376.105450                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.440379                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.559621                       # Percentage of idle cycles
system.cpu02.Branches                         5583293                       # Number of branches fetched
system.cpu02.op_class::No_OpClass              149334      0.42%      0.42% # Class of executed instruction
system.cpu02.op_class::IntAlu                22700645     64.39%     64.82% # Class of executed instruction
system.cpu02.op_class::IntMult                  90440      0.26%     65.07% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     65.07% # Class of executed instruction
system.cpu02.op_class::FloatAdd                325374      0.92%     65.99% # Class of executed instruction
system.cpu02.op_class::FloatCmp                 24094      0.07%     66.06% # Class of executed instruction
system.cpu02.op_class::FloatCvt                  6770      0.02%     66.08% # Class of executed instruction
system.cpu02.op_class::FloatMult                89753      0.25%     66.34% # Class of executed instruction
system.cpu02.op_class::FloatDiv                 18376      0.05%     66.39% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    1      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     66.39% # Class of executed instruction
system.cpu02.op_class::MemRead                7785709     22.08%     88.47% # Class of executed instruction
system.cpu02.op_class::MemWrite               3561843     10.10%     98.58% # Class of executed instruction
system.cpu02.op_class::IprAccess               501606      1.42%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 35253945                       # Class of executed instruction
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   3735                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    95461                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  28910     40.02%     40.02% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    18      0.02%     40.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   822      1.14%     41.18% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                  3320      4.60%     45.77% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 39176     54.23%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              72246                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   28909     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     18      0.03%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    822      1.40%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                   3320      5.66%     56.36% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  25604     43.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               58673                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           534545490000     66.75%     66.75% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              25740000      0.00%     66.76% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             804220000      0.10%     66.86% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30            7489180000      0.94%     67.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31          257916960000     32.21%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       800781590000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999965                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.653563                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.812128                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        2      3.28%      3.28% # number of syscalls executed
system.cpu02.kern.syscall::4                        8     13.11%     16.39% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      6.56%     22.95% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.64%     24.59% # number of syscalls executed
system.cpu02.kern.syscall::71                      28     45.90%     70.49% # number of syscalls executed
system.cpu02.kern.syscall::74                      15     24.59%     95.08% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      1.64%     96.72% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      1.64%     98.36% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      1.64%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   61                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                3853      4.38%      4.38% # number of callpals executed
system.cpu02.kern.callpal::swpctx                7295      8.30%     12.68% # number of callpals executed
system.cpu02.kern.callpal::tbi                     20      0.02%     12.70% # number of callpals executed
system.cpu02.kern.callpal::swpipl               57602     65.52%     78.23% # number of callpals executed
system.cpu02.kern.callpal::rdps                  1820      2.07%     80.30% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     80.30% # number of callpals executed
system.cpu02.kern.callpal::rti                  10489     11.93%     92.23% # number of callpals executed
system.cpu02.kern.callpal::callsys               6166      7.01%     99.24% # number of callpals executed
system.cpu02.kern.callpal::rdunique               665      0.76%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                87912                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           17783                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              6363                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              6363                      
system.cpu02.kern.mode_good::user                6363                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.357814                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.527044                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     789665990000     97.10%     97.10% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        23569400000      2.90%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   7295                       # number of times the context was actually changed
system.cpu02.icache.tags.replacements          354076                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          32212501                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          354076                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           90.976234                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        70861966                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       70861966                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst     34899869                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      34899869                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst     34899869                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       34899869                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst     34899869                       # number of overall hits
system.cpu02.icache.overall_hits::total      34899869                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst       354076                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       354076                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst       354076                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       354076                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst       354076                       # number of overall misses
system.cpu02.icache.overall_misses::total       354076                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::cpu02.inst     35253945                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     35253945                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst     35253945                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     35253945                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst     35253945                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     35253945                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.010044                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.010044                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.010044                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.010044                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.010044                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.010044                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.tags.replacements          286197                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         927.449353                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           9107603                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          286197                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           31.822846                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   927.449353                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.905712                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.905712                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          754                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          730                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        22835728                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       22835728                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      7161738                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       7161738                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      3284488                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      3284488                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data        54254                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        54254                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data        37331                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        37331                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data     10446226                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       10446226                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data     10446226                       # number of overall hits
system.cpu02.dcache.overall_hits::total      10446226                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       390838                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       390838                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       157782                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       157782                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data        37889                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        37889                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data        49674                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        49674                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       548620                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       548620                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       548620                       # number of overall misses
system.cpu02.dcache.overall_misses::total       548620                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::cpu02.data      7552576                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      7552576                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      3442270                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      3442270                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data        92143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        92143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        87005                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        87005                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data     10994846                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     10994846                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data     10994846                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     10994846                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.051749                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.051749                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.045837                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.045837                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.411198                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.411198                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.570933                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.570933                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.049898                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.049898                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.049898                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.049898                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        96179                       # number of writebacks
system.cpu02.dcache.writebacks::total           96179                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    8391863                       # DTB read hits
system.cpu03.dtb.read_misses                      707                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                 457560                       # DTB read accesses
system.cpu03.dtb.write_hits                   3628245                       # DTB write hits
system.cpu03.dtb.write_misses                     574                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                122984                       # DTB write accesses
system.cpu03.dtb.data_hits                   12020108                       # DTB hits
system.cpu03.dtb.data_misses                     1281                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                 580544                       # DTB accesses
system.cpu03.itb.fetch_hits                   3729263                       # ITB hits
system.cpu03.itb.fetch_misses                     103                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               3729366                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       80081576                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                  37672153                       # Number of instructions committed
system.cpu03.committedOps                    37672153                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses            36329150                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses              1302498                       # Number of float alu accesses
system.cpu03.num_func_calls                   1300641                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts      4523901                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                   36329150                       # number of integer instructions
system.cpu03.num_fp_insts                     1302498                       # number of float instructions
system.cpu03.num_int_register_reads          51302789                       # number of times the integer registers were read
system.cpu03.num_int_register_writes         27177471                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads            1234138                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes            984683                       # number of times the floating registers were written
system.cpu03.num_mem_refs                    12089943                       # number of memory refs
system.cpu03.num_load_insts                   8430134                       # Number of load instructions
system.cpu03.num_store_insts                  3659809                       # Number of store instructions
system.cpu03.num_idle_cycles             42395011.730398                       # Number of idle cycles
system.cpu03.num_busy_cycles             37686564.269602                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.470602                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.529398                       # Percentage of idle cycles
system.cpu03.Branches                         6280035                       # Number of branches fetched
system.cpu03.op_class::No_OpClass              144822      0.38%      0.38% # Class of executed instruction
system.cpu03.op_class::IntAlu                24191214     64.21%     64.60% # Class of executed instruction
system.cpu03.op_class::IntMult                  95414      0.25%     64.85% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     64.85% # Class of executed instruction
system.cpu03.op_class::FloatAdd                335903      0.89%     65.74% # Class of executed instruction
system.cpu03.op_class::FloatCmp                 25508      0.07%     65.81% # Class of executed instruction
system.cpu03.op_class::FloatCvt                  6922      0.02%     65.83% # Class of executed instruction
system.cpu03.op_class::FloatMult                90453      0.24%     66.07% # Class of executed instruction
system.cpu03.op_class::FloatDiv                 19559      0.05%     66.12% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     66.12% # Class of executed instruction
system.cpu03.op_class::MemRead                8585430     22.79%     88.91% # Class of executed instruction
system.cpu03.op_class::MemWrite               3675651      9.76%     98.67% # Class of executed instruction
system.cpu03.op_class::IprAccess               502558      1.33%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                 37673434                       # Class of executed instruction
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   3674                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    98923                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  30003     39.05%     39.05% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   821      1.07%     40.12% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                  3368      4.38%     44.50% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 42646     55.50%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              76838                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   30003     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    821      1.35%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                   3368      5.54%     56.20% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  26648     43.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               60840                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           506844110000     63.29%     63.29% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             803910000      0.10%     63.39% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30            7608410000      0.95%     64.34% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31          285522590000     35.66%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       800779020000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.624865                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.791796                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    2                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                4781      5.12%      5.12% # number of callpals executed
system.cpu03.kern.callpal::swpctx                7342      7.86%     12.99% # number of callpals executed
system.cpu03.kern.callpal::tbi                     20      0.02%     13.01% # number of callpals executed
system.cpu03.kern.callpal::swpipl               62080     66.50%     79.51% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1703      1.82%     81.33% # number of callpals executed
system.cpu03.kern.callpal::rti                  10575     11.33%     92.66% # number of callpals executed
system.cpu03.kern.callpal::callsys               6299      6.75%     99.40% # number of callpals executed
system.cpu03.kern.callpal::rdunique               556      0.60%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                93356                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel           17918                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              6419                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              6419                      
system.cpu03.kern.mode_good::user                6419                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.358243                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.527510                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     789069830000     97.18%     97.18% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        22922790000      2.82%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                   7342                       # number of times the context was actually changed
system.cpu03.icache.tags.replacements          347986                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          33111602                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          347986                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           95.152110                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        75694854                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       75694854                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst     37325448                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      37325448                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst     37325448                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       37325448                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst     37325448                       # number of overall hits
system.cpu03.icache.overall_hits::total      37325448                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst       347986                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       347986                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst       347986                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       347986                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst       347986                       # number of overall misses
system.cpu03.icache.overall_misses::total       347986                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::cpu03.inst     37673434                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     37673434                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst     37673434                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     37673434                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst     37673434                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     37673434                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.009237                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.009237                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009237                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.009237                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009237                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.tags.replacements          293554                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         916.230197                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          10320919                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          293554                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           35.158502                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   916.230197                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.894756                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.894756                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          749                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        24651992                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       24651992                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      7910550                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       7910550                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      3388956                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      3388956                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data        57490                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        57490                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data        39096                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        39096                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data     11299506                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       11299506                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data     11299506                       # number of overall hits
system.cpu03.dcache.overall_hits::total      11299506                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       422053                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       422053                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       159085                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       159085                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data        39326                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        39326                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data        52268                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        52268                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       581138                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       581138                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       581138                       # number of overall misses
system.cpu03.dcache.overall_misses::total       581138                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::cpu03.data      8332603                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      8332603                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      3548041                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      3548041                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data        96816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        96816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data        91364                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        91364                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data     11880644                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     11880644                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data     11880644                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     11880644                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.050651                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.050651                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.044837                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.044837                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.406193                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.406193                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.572085                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.572085                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.048915                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.048915                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.048915                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.048915                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       107197                       # number of writebacks
system.cpu03.dcache.writebacks::total          107197                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    8401183                       # DTB read hits
system.cpu04.dtb.read_misses                     1112                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                 461471                       # DTB read accesses
system.cpu04.dtb.write_hits                   3583036                       # DTB write hits
system.cpu04.dtb.write_misses                     821                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                122603                       # DTB write accesses
system.cpu04.dtb.data_hits                   11984219                       # DTB hits
system.cpu04.dtb.data_misses                     1933                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                 584074                       # DTB accesses
system.cpu04.itb.fetch_hits                   3741439                       # ITB hits
system.cpu04.itb.fetch_misses                      75                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses               3741514                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       80081932                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                  37504795                       # Number of instructions committed
system.cpu04.committedOps                    37504795                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses            36175316                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses              1317863                       # Number of float alu accesses
system.cpu04.num_func_calls                   1289246                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts      4551409                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                   36175316                       # number of integer instructions
system.cpu04.num_fp_insts                     1317863                       # number of float instructions
system.cpu04.num_int_register_reads          51044527                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         27038195                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads            1249176                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes            996843                       # number of times the floating registers were written
system.cpu04.num_mem_refs                    12055411                       # number of memory refs
system.cpu04.num_load_insts                   8440419                       # Number of load instructions
system.cpu04.num_store_insts                  3614992                       # Number of store instructions
system.cpu04.num_idle_cycles             42562067.940746                       # Number of idle cycles
system.cpu04.num_busy_cycles             37519864.059254                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.468518                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.531482                       # Percentage of idle cycles
system.cpu04.Branches                         6293052                       # Number of branches fetched
system.cpu04.op_class::No_OpClass              139277      0.37%      0.37% # Class of executed instruction
system.cpu04.op_class::IntAlu                24064618     64.16%     64.53% # Class of executed instruction
system.cpu04.op_class::IntMult                  94489      0.25%     64.78% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     64.78% # Class of executed instruction
system.cpu04.op_class::FloatAdd                340525      0.91%     65.69% # Class of executed instruction
system.cpu04.op_class::FloatCmp                 25853      0.07%     65.76% # Class of executed instruction
system.cpu04.op_class::FloatCvt                  7067      0.02%     65.78% # Class of executed instruction
system.cpu04.op_class::FloatMult                91537      0.24%     66.02% # Class of executed instruction
system.cpu04.op_class::FloatDiv                 19751      0.05%     66.08% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     66.08% # Class of executed instruction
system.cpu04.op_class::MemRead                8586268     22.89%     88.97% # Class of executed instruction
system.cpu04.op_class::MemWrite               3630031      9.68%     98.65% # Class of executed instruction
system.cpu04.op_class::IprAccess               507312      1.35%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 37506728                       # Class of executed instruction
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   3743                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    98581                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                  29820     39.28%     39.28% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   825      1.09%     40.36% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                  3409      4.49%     44.85% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 41870     55.15%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              75924                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   29820     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    825      1.36%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                   3409      5.64%     56.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  26428     43.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               60482                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           509554250000     63.63%     63.63% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             805150000      0.10%     63.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30            7709190000      0.96%     64.70% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31          282713300000     35.30%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       800781890000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.631192                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.796612                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                4586      4.97%      4.97% # number of callpals executed
system.cpu04.kern.callpal::swpctx                7441      8.06%     13.02% # number of callpals executed
system.cpu04.kern.callpal::tbi                     20      0.02%     13.05% # number of callpals executed
system.cpu04.kern.callpal::swpipl               61026     66.08%     79.13% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1678      1.82%     80.95% # number of callpals executed
system.cpu04.kern.callpal::rti                  10672     11.56%     92.50% # number of callpals executed
system.cpu04.kern.callpal::callsys               6369      6.90%     99.40% # number of callpals executed
system.cpu04.kern.callpal::rdunique               555      0.60%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                92347                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel           18113                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              6481                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              6481                      
system.cpu04.kern.mode_good::user                6481                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.357809                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.527039                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     781198090000     97.13%     97.13% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        23082900000      2.87%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                   7441                       # number of times the context was actually changed
system.cpu04.icache.tags.replacements          337296                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          33449254                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          337296                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           99.168843                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        75350752                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       75350752                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst     37169432                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      37169432                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst     37169432                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       37169432                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst     37169432                       # number of overall hits
system.cpu04.icache.overall_hits::total      37169432                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst       337296                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       337296                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst       337296                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       337296                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst       337296                       # number of overall misses
system.cpu04.icache.overall_misses::total       337296                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::cpu04.inst     37506728                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     37506728                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst     37506728                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     37506728                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst     37506728                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     37506728                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.008993                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.008993                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.008993                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.008993                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.008993                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.008993                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.tags.replacements          310227                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         912.674462                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          10181331                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          310227                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           32.818971                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   912.674462                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.891284                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.891284                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          775                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          748                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        24593466                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       24593466                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      7910387                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       7910387                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      3346609                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      3346609                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data        55506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        55506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data        37102                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        37102                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data     11256996                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       11256996                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data     11256996                       # number of overall hits
system.cpu04.dcache.overall_hits::total      11256996                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       433553                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       433553                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       157936                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       157936                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data        39861                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        39861                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data        52863                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        52863                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       591489                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       591489                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       591489                       # number of overall misses
system.cpu04.dcache.overall_misses::total       591489                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::cpu04.data      8343940                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      8343940                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      3504545                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      3504545                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data        95367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        95367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        89965                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        89965                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data     11848485                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     11848485                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data     11848485                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     11848485                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.051960                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.051960                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.045066                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.045066                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.417975                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.417975                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.587595                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.587595                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.049921                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.049921                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.049921                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.049921                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       114200                       # number of writebacks
system.cpu04.dcache.writebacks::total          114200                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    6437530                       # DTB read hits
system.cpu05.dtb.read_misses                      847                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                 349656                       # DTB read accesses
system.cpu05.dtb.write_hits                   2896315                       # DTB write hits
system.cpu05.dtb.write_misses                     739                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                 96604                       # DTB write accesses
system.cpu05.dtb.data_hits                    9333845                       # DTB hits
system.cpu05.dtb.data_misses                     1586                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                 446260                       # DTB accesses
system.cpu05.itb.fetch_hits                   2961018                       # ITB hits
system.cpu05.itb.fetch_misses                      67                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               2961085                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       80081550                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                  29550666                       # Number of instructions committed
system.cpu05.committedOps                    29550666                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses            28509538                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses              1037926                       # Number of float alu accesses
system.cpu05.num_func_calls                   1028548                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts      3356591                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                   28509538                       # number of integer instructions
system.cpu05.num_fp_insts                     1037926                       # number of float instructions
system.cpu05.num_int_register_reads          40478504                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         21459499                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             963801                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes            771500                       # number of times the floating registers were written
system.cpu05.num_mem_refs                     9393108                       # number of memory refs
system.cpu05.num_load_insts                   6470569                       # Number of load instructions
system.cpu05.num_store_insts                  2922539                       # Number of store instructions
system.cpu05.num_idle_cycles             50519387.854260                       # Number of idle cycles
system.cpu05.num_busy_cycles             29562162.145740                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.369151                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.630849                       # Percentage of idle cycles
system.cpu05.Branches                         4748092                       # Number of branches fetched
system.cpu05.op_class::No_OpClass              111423      0.38%      0.38% # Class of executed instruction
system.cpu05.op_class::IntAlu                19062265     64.50%     64.88% # Class of executed instruction
system.cpu05.op_class::IntMult                  77300      0.26%     65.14% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     65.14% # Class of executed instruction
system.cpu05.op_class::FloatAdd                255985      0.87%     66.01% # Class of executed instruction
system.cpu05.op_class::FloatCmp                 20242      0.07%     66.08% # Class of executed instruction
system.cpu05.op_class::FloatCvt                  5867      0.02%     66.10% # Class of executed instruction
system.cpu05.op_class::FloatMult                68978      0.23%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatDiv                 15376      0.05%     66.38% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     66.38% # Class of executed instruction
system.cpu05.op_class::MemRead                6587556     22.29%     88.67% # Class of executed instruction
system.cpu05.op_class::MemWrite               2931746      9.92%     98.59% # Class of executed instruction
system.cpu05.op_class::IprAccess               415514      1.41%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 29552252                       # Class of executed instruction
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   3331                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    79165                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                  24384     40.02%     40.02% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   822      1.35%     41.36% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                  2919      4.79%     46.15% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 32811     53.85%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              60936                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   24384     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    822      1.66%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                   2919      5.88%     56.70% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  21477     43.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               49602                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           572364810000     71.48%     71.48% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             804220000      0.10%     71.58% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30            6601190000      0.82%     72.40% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31          221011970000     27.60%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       800782190000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.654567                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.814002                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                2866      3.88%      3.88% # number of callpals executed
system.cpu05.kern.callpal::swpctx                6294      8.53%     12.42% # number of callpals executed
system.cpu05.kern.callpal::tbi                     20      0.03%     12.44% # number of callpals executed
system.cpu05.kern.callpal::swpipl               48134     65.24%     77.69% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1706      2.31%     80.00% # number of callpals executed
system.cpu05.kern.callpal::rti                   9065     12.29%     92.29% # number of callpals executed
system.cpu05.kern.callpal::callsys               5244      7.11%     99.40% # number of callpals executed
system.cpu05.kern.callpal::rdunique               446      0.60%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                73775                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel           15359                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              5352                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              5352                      
system.cpu05.kern.mode_good::user                5352                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.348460                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.516827                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     771667130000     97.74%     97.74% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        17835010000      2.26%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                   6294                       # number of times the context was actually changed
system.cpu05.icache.tags.replacements          291201                       # number of replacements
system.cpu05.icache.tags.tagsinuse         511.976168                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          26431736                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          291201                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           90.768012                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   511.976168                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.999953                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        59395706                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       59395706                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst     29261050                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total      29261050                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst     29261050                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total       29261050                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst     29261050                       # number of overall hits
system.cpu05.icache.overall_hits::total      29261050                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst       291202                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       291202                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst       291202                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       291202                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst       291202                       # number of overall misses
system.cpu05.icache.overall_misses::total       291202                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::cpu05.inst     29552252                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total     29552252                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst     29552252                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total     29552252                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst     29552252                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total     29552252                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.009854                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.009854                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009854                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.009854                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009854                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.tags.replacements          199100                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         891.028821                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           6407577                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          199100                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           32.182707                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   891.028821                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.870145                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.870145                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          712                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        19130073                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       19130073                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      6079568                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       6079568                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2720099                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2720099                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data        44150                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        44150                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data        29524                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        29524                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      8799667                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        8799667                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      8799667                       # number of overall hits
system.cpu05.dcache.overall_hits::total       8799667                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       314422                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       314422                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       114560                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       114560                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data        31582                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        31582                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data        41750                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        41750                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       428982                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       428982                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       428982                       # number of overall misses
system.cpu05.dcache.overall_misses::total       428982                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::cpu05.data      6393990                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      6393990                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2834659                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2834659                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data        75732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        75732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        71274                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        71274                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      9228649                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      9228649                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      9228649                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      9228649                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.049175                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.049175                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.040414                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.040414                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.417023                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.417023                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.585768                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.585768                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.046484                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.046484                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.046484                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.046484                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        52697                       # number of writebacks
system.cpu05.dcache.writebacks::total           52697                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    4309273                       # DTB read hits
system.cpu06.dtb.read_misses                      459                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                 228754                       # DTB read accesses
system.cpu06.dtb.write_hits                   1988612                       # DTB write hits
system.cpu06.dtb.write_misses                     444                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 61881                       # DTB write accesses
system.cpu06.dtb.data_hits                    6297885                       # DTB hits
system.cpu06.dtb.data_misses                      903                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                 290635                       # DTB accesses
system.cpu06.itb.fetch_hits                   1991587                       # ITB hits
system.cpu06.itb.fetch_misses                      51                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses               1991638                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       80076901                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                  20351077                       # Number of instructions committed
system.cpu06.committedOps                    20351077                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses            19648769                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses               698609                       # Number of float alu accesses
system.cpu06.num_func_calls                    715463                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts      2170484                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                   19648769                       # number of integer instructions
system.cpu06.num_fp_insts                      698609                       # number of float instructions
system.cpu06.num_int_register_reads          28065992                       # number of times the integer registers were read
system.cpu06.num_int_register_writes         14939810                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             641581                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes            516690                       # number of times the floating registers were written
system.cpu06.num_mem_refs                     6338625                       # number of memory refs
system.cpu06.num_load_insts                   4331953                       # Number of load instructions
system.cpu06.num_store_insts                  2006672                       # Number of store instructions
system.cpu06.num_idle_cycles             59719670.843829                       # Number of idle cycles
system.cpu06.num_busy_cycles             20357230.156171                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.254221                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.745779                       # Percentage of idle cycles
system.cpu06.Branches                         3140709                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               74795      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                13272940     65.22%     65.58% # Class of executed instruction
system.cpu06.op_class::IntMult                  56312      0.28%     65.86% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     65.86% # Class of executed instruction
system.cpu06.op_class::FloatAdd                169463      0.83%     66.69% # Class of executed instruction
system.cpu06.op_class::FloatCmp                 12845      0.06%     66.76% # Class of executed instruction
system.cpu06.op_class::FloatCvt                  3570      0.02%     66.77% # Class of executed instruction
system.cpu06.op_class::FloatMult                45793      0.23%     67.00% # Class of executed instruction
system.cpu06.op_class::FloatDiv                  9814      0.05%     67.05% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     67.05% # Class of executed instruction
system.cpu06.op_class::MemRead                4405568     21.65%     88.69% # Class of executed instruction
system.cpu06.op_class::MemWrite               2011352      9.88%     98.58% # Class of executed instruction
system.cpu06.op_class::IprAccess               289528      1.42%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                 20351980                       # Class of executed instruction
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   2793                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    55232                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                  16976     39.46%     39.46% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   822      1.91%     41.37% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                  2208      5.13%     46.50% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 23017     53.50%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              43023                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                   16976     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    822      2.36%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                   2208      6.35%     57.51% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                  14781     42.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               34787                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           642515940000     80.24%     80.24% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             804220000      0.10%     80.34% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30            5017180000      0.63%     80.97% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31          152403740000     19.03%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       800741080000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.642178                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.808568                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                1515      2.96%      2.96% # number of callpals executed
system.cpu06.kern.callpal::swpctx                4359      8.50%     11.46% # number of callpals executed
system.cpu06.kern.callpal::tbi                     18      0.04%     11.50% # number of callpals executed
system.cpu06.kern.callpal::swpipl               33602     65.56%     77.06% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1771      3.46%     80.51% # number of callpals executed
system.cpu06.kern.callpal::rti                   6397     12.48%     92.99% # number of callpals executed
system.cpu06.kern.callpal::callsys               3318      6.47%     99.47% # number of callpals executed
system.cpu06.kern.callpal::rdunique               274      0.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                51254                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel           10756                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              3388                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              3388                      
system.cpu06.kern.mode_good::user                3388                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.314987                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.479072                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     777021320000     98.54%     98.54% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        11523940000      1.46%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                   4359                       # number of times the context was actually changed
system.cpu06.icache.tags.replacements          219890                       # number of replacements
system.cpu06.icache.tags.tagsinuse         510.944781                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          17691658                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          219890                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           80.456856                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   510.944781                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.997939                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.997939                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        40923852                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       40923852                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst     20132088                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      20132088                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst     20132088                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       20132088                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst     20132088                       # number of overall hits
system.cpu06.icache.overall_hits::total      20132088                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst       219892                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       219892                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst       219892                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       219892                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst       219892                       # number of overall misses
system.cpu06.icache.overall_misses::total       219892                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::cpu06.inst     20351980                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     20351980                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst     20351980                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     20351980                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst     20351980                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     20351980                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.010804                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.010804                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.010804                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.010804                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.010804                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.010804                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.tags.replacements          114987                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         911.087328                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           3448748                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          114987                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           29.992504                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   911.087328                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.889734                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.889734                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          712                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        12907923                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       12907923                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      4067829                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       4067829                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      1873116                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      1873116                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data        28639                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        28639                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data        18991                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        18991                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      5940945                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        5940945                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      5940945                       # number of overall hits
system.cpu06.dcache.overall_hits::total       5940945                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       214020                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       214020                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        75104                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        75104                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data        21006                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        21006                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data        27887                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        27887                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       289124                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       289124                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       289124                       # number of overall misses
system.cpu06.dcache.overall_misses::total       289124                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::cpu06.data      4281849                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      4281849                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      1948220                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      1948220                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data        49645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        49645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        46878                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        46878                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      6230069                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      6230069                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      6230069                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      6230069                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.049983                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.049983                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.038550                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.038550                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.423124                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.423124                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.594885                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.594885                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.046408                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.046408                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.046408                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.046408                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        23742                       # number of writebacks
system.cpu06.dcache.writebacks::total           23742                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                     490340                       # DTB read hits
system.cpu07.dtb.read_misses                      151                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                 117006                       # DTB read accesses
system.cpu07.dtb.write_hits                    270989                       # DTB write hits
system.cpu07.dtb.write_misses                      23                       # DTB write misses
system.cpu07.dtb.write_acv                         12                       # DTB write access violations
system.cpu07.dtb.write_accesses                 74347                       # DTB write accesses
system.cpu07.dtb.data_hits                     761329                       # DTB hits
system.cpu07.dtb.data_misses                      174                       # DTB misses
system.cpu07.dtb.data_acv                          12                       # DTB access violations
system.cpu07.dtb.data_accesses                 191353                       # DTB accesses
system.cpu07.itb.fetch_hits                    667451                       # ITB hits
system.cpu07.itb.fetch_misses                     169                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                667620                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       79992704                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2248085                       # Number of instructions committed
system.cpu07.committedOps                     2248085                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             2169858                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                  622                       # Number of float alu accesses
system.cpu07.num_func_calls                     82843                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       196619                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    2169858                       # number of integer instructions
system.cpu07.num_fp_insts                         622                       # number of float instructions
system.cpu07.num_int_register_reads           2989849                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          1677753                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                390                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes               223                       # number of times the floating registers were written
system.cpu07.num_mem_refs                      762589                       # number of memory refs
system.cpu07.num_load_insts                    490642                       # Number of load instructions
system.cpu07.num_store_insts                   271947                       # Number of store instructions
system.cpu07.num_idle_cycles             77746331.492477                       # Number of idle cycles
system.cpu07.num_busy_cycles             2246372.507523                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.028082                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.971918                       # Percentage of idle cycles
system.cpu07.Branches                          314832                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               19770      0.88%      0.88% # Class of executed instruction
system.cpu07.op_class::IntAlu                 1387935     61.73%     62.61% # Class of executed instruction
system.cpu07.op_class::IntMult                   6463      0.29%     62.90% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::FloatAdd                    49      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     3      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.90% # Class of executed instruction
system.cpu07.op_class::MemRead                 497532     22.13%     85.03% # Class of executed instruction
system.cpu07.op_class::MemWrite                272231     12.11%     97.14% # Class of executed instruction
system.cpu07.op_class::IprAccess                64288      2.86%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  2248271                       # Class of executed instruction
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    865                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    15371                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   3591     26.98%     26.98% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   820      6.16%     33.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    51      0.38%     33.52% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  8849     66.48%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              13311                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    3591     44.88%     44.88% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    820     10.25%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     51      0.64%     55.76% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   3540     44.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                8002                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           789948130000     98.75%     98.75% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             803600000      0.10%     98.85% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             168100000      0.02%     98.87% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            9003970000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       799923800000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.400045                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.601157                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::2                        1     25.00%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::3                        1     25.00%     50.00% # number of syscalls executed
system.cpu07.kern.syscall::4                        1     25.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::19                       1     25.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    4                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  17      0.12%      0.13% # number of callpals executed
system.cpu07.kern.callpal::tbi                      3      0.02%      0.15% # number of callpals executed
system.cpu07.kern.callpal::swpipl               11533     81.53%     81.68% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1659     11.73%     93.41% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.01%     93.42% # number of callpals executed
system.cpu07.kern.callpal::rti                    907      6.41%     99.83% # number of callpals executed
system.cpu07.kern.callpal::callsys                 23      0.16%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                14145                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             925                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                41                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                42                      
system.cpu07.kern.mode_good::user                  41                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.045405                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.085921                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       1622000000     24.99%     24.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         4869760000     75.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     17                       # number of times the context was actually changed
system.cpu07.icache.tags.replacements            9957                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.999959                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1227425                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            9957                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          123.272572                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   511.999959                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         4506500                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        4506500                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      2238313                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2238313                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      2238313                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2238313                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      2238313                       # number of overall hits
system.cpu07.icache.overall_hits::total       2238313                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         9958                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         9958                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         9958                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         9958                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         9958                       # number of overall misses
system.cpu07.icache.overall_misses::total         9958                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::cpu07.inst      2248271                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2248271                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      2248271                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2248271                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      2248271                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2248271                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.004429                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.004429                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.004429                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.004429                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.004429                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.004429                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.tags.replacements            9007                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         741.766799                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            305157                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            9007                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           33.879982                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   741.766799                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.724382                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.724382                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          593                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          578                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.579102                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1535428                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1535428                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       475415                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        475415                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       262196                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       262196                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data         3274                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         3274                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         2466                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         2466                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data       737611                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         737611                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       737611                       # number of overall hits
system.cpu07.dcache.overall_hits::total        737611                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        11538                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        11538                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         4407                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4407                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data          264                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          264                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data         1008                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1008                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data        15945                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        15945                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data        15945                       # number of overall misses
system.cpu07.dcache.overall_misses::total        15945                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::cpu07.data       486953                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       486953                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       266603                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       266603                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data         3538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         3538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data         3474                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         3474                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       753556                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       753556                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       753556                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       753556                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.023694                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.023694                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.016530                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.016530                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074618                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074618                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.290155                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.290155                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.021160                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.021160                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.021160                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.021160                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         3629                       # number of writebacks
system.cpu07.dcache.writebacks::total            3629                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    3923219                       # DTB read hits
system.cpu08.dtb.read_misses                      705                       # DTB read misses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_accesses                 203589                       # DTB read accesses
system.cpu08.dtb.write_hits                   1649201                       # DTB write hits
system.cpu08.dtb.write_misses                     463                       # DTB write misses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_accesses                 53728                       # DTB write accesses
system.cpu08.dtb.data_hits                    5572420                       # DTB hits
system.cpu08.dtb.data_misses                     1168                       # DTB misses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_accesses                 257317                       # DTB accesses
system.cpu08.itb.fetch_hits                   1737324                       # ITB hits
system.cpu08.itb.fetch_misses                     153                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses               1737477                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       80076606                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                  17587299                       # Number of instructions committed
system.cpu08.committedOps                    17587299                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses            16990568                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses               595076                       # Number of float alu accesses
system.cpu08.num_func_calls                    589881                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts      2142143                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                   16990568                       # number of integer instructions
system.cpu08.num_fp_insts                      595076                       # number of float instructions
system.cpu08.num_int_register_reads          23959291                       # number of times the integer registers were read
system.cpu08.num_int_register_writes         12740072                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             551499                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes            444155                       # number of times the floating registers were written
system.cpu08.num_mem_refs                     5606820                       # number of memory refs
system.cpu08.num_load_insts                   3942511                       # Number of load instructions
system.cpu08.num_store_insts                  1664309                       # Number of store instructions
system.cpu08.num_idle_cycles             62483522.009907                       # Number of idle cycles
system.cpu08.num_busy_cycles             17593083.990093                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.219703                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.780297                       # Percentage of idle cycles
system.cpu08.Branches                         2943775                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               64523      0.37%      0.37% # Class of executed instruction
system.cpu08.op_class::IntAlu                11344067     64.50%     64.86% # Class of executed instruction
system.cpu08.op_class::IntMult                  46501      0.26%     65.13% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::FloatAdd                147640      0.84%     65.97% # Class of executed instruction
system.cpu08.op_class::FloatCmp                 10276      0.06%     66.03% # Class of executed instruction
system.cpu08.op_class::FloatCvt                  2823      0.02%     66.04% # Class of executed instruction
system.cpu08.op_class::FloatMult                41161      0.23%     66.28% # Class of executed instruction
system.cpu08.op_class::FloatDiv                  7855      0.04%     66.32% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     66.32% # Class of executed instruction
system.cpu08.op_class::MemRead                4003587     22.76%     89.08% # Class of executed instruction
system.cpu08.op_class::MemWrite               1667961      9.48%     98.57% # Class of executed instruction
system.cpu08.op_class::IprAccess               252094      1.43%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                 17588488                       # Class of executed instruction
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   2438                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    48074                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  14479     38.86%     38.86% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   824      2.21%     41.07% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                  1813      4.87%     45.93% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 20147     54.07%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              37263                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   14479     48.61%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    824      2.77%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                   1813      6.09%     57.46% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                  12670     42.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               29786                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           663626070000     82.88%     82.88% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             804840000      0.10%     82.98% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30            4120660000      0.51%     83.49% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31          132190110000     16.51%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       800741680000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.628878                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.799345                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu08.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    4                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                1215      2.76%      2.76% # number of callpals executed
system.cpu08.kern.callpal::swpctx                3596      8.15%     10.91% # number of callpals executed
system.cpu08.kern.callpal::tbi                     22      0.05%     10.96% # number of callpals executed
system.cpu08.kern.callpal::swpipl               29198     66.21%     77.17% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1715      3.89%     81.06% # number of callpals executed
system.cpu08.kern.callpal::rti                   5432     12.32%     93.38% # number of callpals executed
system.cpu08.kern.callpal::callsys               2701      6.12%     99.50% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.00%     99.50% # number of callpals executed
system.cpu08.kern.callpal::rdunique               219      0.50%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                44099                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            9028                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              2804                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              2804                      
system.cpu08.kern.mode_good::user                2804                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.310589                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.473969                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     3924670230000     99.74%     99.74% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        10185700000      0.26%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                   3596                       # number of times the context was actually changed
system.cpu08.icache.tags.replacements          182120                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.135721                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          17554443                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          182120                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           96.389430                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle    3285256260000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   511.135721                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998312                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998312                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        35359183                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       35359183                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst     17406281                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      17406281                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst     17406281                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       17406281                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst     17406281                       # number of overall hits
system.cpu08.icache.overall_hits::total      17406281                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst       182207                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       182207                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst       182207                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       182207                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst       182207                       # number of overall misses
system.cpu08.icache.overall_misses::total       182207                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::cpu08.inst     17588488                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     17588488                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst     17588488                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     17588488                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst     17588488                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     17588488                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.010359                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.010359                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.010359                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.010359                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.010359                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.010359                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.tags.replacements           97460                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         890.308015                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           4129032                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           97460                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           42.366427                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle    3158859530000                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   890.308015                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.869441                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.869441                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          755                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          732                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.737305                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        11406810                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       11406810                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      3719941                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       3719941                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      1554339                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      1554339                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data        23989                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        23989                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data        15847                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        15847                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      5274280                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        5274280                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      5274280                       # number of overall hits
system.cpu08.dcache.overall_hits::total       5274280                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       180617                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       180617                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        61188                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        61188                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data        17243                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        17243                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data        22953                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        22953                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       241805                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       241805                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       241805                       # number of overall misses
system.cpu08.dcache.overall_misses::total       241805                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::cpu08.data      3900558                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      3900558                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      1615527                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      1615527                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data        41232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        41232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        38800                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        38800                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      5516085                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      5516085                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      5516085                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      5516085                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.046305                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.046305                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.037875                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.037875                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.418195                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.418195                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.591572                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.591572                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.043836                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.043836                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.043836                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.043836                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        21642                       # number of writebacks
system.cpu08.dcache.writebacks::total           21642                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    3248943                       # DTB read hits
system.cpu09.dtb.read_misses                      377                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                 188066                       # DTB read accesses
system.cpu09.dtb.write_hits                   1536960                       # DTB write hits
system.cpu09.dtb.write_misses                     415                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 48332                       # DTB write accesses
system.cpu09.dtb.data_hits                    4785903                       # DTB hits
system.cpu09.dtb.data_misses                      792                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                 236398                       # DTB accesses
system.cpu09.itb.fetch_hits                   1603754                       # ITB hits
system.cpu09.itb.fetch_misses                      27                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses               1603781                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       80076551                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                  15600324                       # Number of instructions committed
system.cpu09.committedOps                    15600324                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses            15041655                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses               557996                       # Number of float alu accesses
system.cpu09.num_func_calls                    554378                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts      1575504                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                   15041655                       # number of integer instructions
system.cpu09.num_fp_insts                      557996                       # number of float instructions
system.cpu09.num_int_register_reads          21575851                       # number of times the integer registers were read
system.cpu09.num_int_register_writes         11498436                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             518484                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes            418106                       # number of times the floating registers were written
system.cpu09.num_mem_refs                     4817129                       # number of memory refs
system.cpu09.num_load_insts                   3266187                       # Number of load instructions
system.cpu09.num_store_insts                  1550942                       # Number of store instructions
system.cpu09.num_idle_cycles             64471630.915439                       # Number of idle cycles
system.cpu09.num_busy_cycles             15604920.084561                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.194875                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.805125                       # Percentage of idle cycles
system.cpu09.Branches                         2328854                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               58207      0.37%      0.37% # Class of executed instruction
system.cpu09.op_class::IntAlu                10190282     65.32%     65.69% # Class of executed instruction
system.cpu09.op_class::IntMult                  43890      0.28%     65.97% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     65.97% # Class of executed instruction
system.cpu09.op_class::FloatAdd                139860      0.90%     66.87% # Class of executed instruction
system.cpu09.op_class::FloatCmp                  9549      0.06%     66.93% # Class of executed instruction
system.cpu09.op_class::FloatCvt                  2572      0.02%     66.95% # Class of executed instruction
system.cpu09.op_class::FloatMult                38696      0.25%     67.19% # Class of executed instruction
system.cpu09.op_class::FloatDiv                  7313      0.05%     67.24% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     67.24% # Class of executed instruction
system.cpu09.op_class::MemRead                3322637     21.30%     88.54% # Class of executed instruction
system.cpu09.op_class::MemWrite               1554303      9.96%     98.50% # Class of executed instruction
system.cpu09.op_class::IprAccess               233807      1.50%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                 15601116                       # Class of executed instruction
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   2353                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    45144                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                  13629     38.48%     38.48% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   820      2.32%     40.79% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                  1698      4.79%     45.59% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 19273     54.41%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              35420                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                   13629     48.54%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    820      2.92%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                   1698      6.05%     57.50% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                  11933     42.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               28080                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           680082290000     84.93%     84.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             803600000      0.10%     85.03% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30            3860470000      0.48%     85.51% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31          115995620000     14.49%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       800741980000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.619156                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.792772                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                1123      2.69%      2.69% # number of callpals executed
system.cpu09.kern.callpal::swpctx                3309      7.91%     10.60% # number of callpals executed
system.cpu09.kern.callpal::tbi                     18      0.04%     10.64% # number of callpals executed
system.cpu09.kern.callpal::swpipl               27827     66.56%     77.20% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1729      4.14%     81.34% # number of callpals executed
system.cpu09.kern.callpal::rti                   5076     12.14%     93.48% # number of callpals executed
system.cpu09.kern.callpal::callsys               2522      6.03%     99.51% # number of callpals executed
system.cpu09.kern.callpal::rdunique               204      0.49%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                41808                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            8385                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              2567                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              2567                      
system.cpu09.kern.mode_good::user                2567                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.306142                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.468773                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     3925542780000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         9272300000      0.24%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                   3309                       # number of times the context was actually changed
system.cpu09.icache.tags.replacements          168984                       # number of replacements
system.cpu09.icache.tags.tagsinuse         486.684249                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          15428850                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs          168984                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           91.303615                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   486.684249                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.950555                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.950555                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        31371294                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       31371294                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst     15432054                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total      15432054                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst     15432054                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total       15432054                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst     15432054                       # number of overall hits
system.cpu09.icache.overall_hits::total      15432054                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst       169062                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total       169062                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst       169062                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total       169062                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst       169062                       # number of overall misses
system.cpu09.icache.overall_misses::total       169062                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::cpu09.inst     15601116                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total     15601116                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst     15601116                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total     15601116                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst     15601116                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total     15601116                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.010837                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.010837                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.010837                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.010837                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.010837                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.010837                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.tags.replacements           96997                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         834.172729                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           3772339                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           96997                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           38.891296                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   834.172729                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.814622                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.814622                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          772                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          749                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         9820774                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        9820774                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      3057235                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       3057235                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      1444353                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      1444353                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data        22023                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        22023                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data        14563                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        14563                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      4501588                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        4501588                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      4501588                       # number of overall hits
system.cpu09.dcache.overall_hits::total       4501588                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       170457                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       170457                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        61208                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        61208                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data        16095                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        16095                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data        21402                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        21402                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       231665                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       231665                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       231665                       # number of overall misses
system.cpu09.dcache.overall_misses::total       231665                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::cpu09.data      3227692                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      3227692                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      1505561                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      1505561                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data        38118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        38118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        35965                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        35965                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      4733253                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      4733253                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      4733253                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      4733253                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.052811                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.052811                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.040655                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.040655                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.422241                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.422241                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.595079                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.595079                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.048944                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.048944                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.048944                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.048944                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        26121                       # number of writebacks
system.cpu09.dcache.writebacks::total           26121                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                     389042                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                    183558                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                     572600                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                    176285                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                176285                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       80075099                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   1834617                       # Number of instructions committed
system.cpu10.committedOps                     1834617                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             1771840                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                  134                       # Number of float alu accesses
system.cpu10.num_func_calls                     71086                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       160425                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    1771840                       # number of integer instructions
system.cpu10.num_fp_insts                         134                       # number of float instructions
system.cpu10.num_int_register_reads           2453374                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          1408790                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                 66                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                68                       # number of times the floating registers were written
system.cpu10.num_mem_refs                      573487                       # number of memory refs
system.cpu10.num_load_insts                    389052                       # Number of load instructions
system.cpu10.num_store_insts                   184435                       # Number of store instructions
system.cpu10.num_idle_cycles             78240388.418953                       # Number of idle cycles
system.cpu10.num_busy_cycles             1834710.581047                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.022912                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.977088                       # Percentage of idle cycles
system.cpu10.Branches                          264696                       # Number of branches fetched
system.cpu10.op_class::No_OpClass                8287      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 1180252     64.33%     64.78% # Class of executed instruction
system.cpu10.op_class::IntMult                   7162      0.39%     65.17% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     4      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     65.17% # Class of executed instruction
system.cpu10.op_class::MemRead                 394872     21.52%     86.70% # Class of executed instruction
system.cpu10.op_class::MemWrite                184437     10.05%     96.75% # Class of executed instruction
system.cpu10.op_class::IprAccess                59603      3.25%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  1834617                       # Class of executed instruction
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    871                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    14608                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   3365     26.01%     26.01% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   820      6.34%     32.35% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    51      0.39%     32.75% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  8700     67.25%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              12936                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    3365     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    820     10.86%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     51      0.68%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   3314     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                7550                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           790882780000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             803600000      0.10%     98.87% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             167990000      0.02%     98.89% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            8887910000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       800742280000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.380920                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.583643                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpipl               11194     81.49%     81.50% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1670     12.16%     93.66% # number of callpals executed
system.cpu10.kern.callpal::rti                    871      6.34%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                13737                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             873                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.icache.tags.replacements            6519                       # number of replacements
system.cpu10.icache.tags.tagsinuse         444.774943                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           1180928                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            6519                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          181.151710                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   444.774943                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.868701                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.868701                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         3675775                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        3675775                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      1828076                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1828076                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      1828076                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1828076                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      1828076                       # number of overall hits
system.cpu10.icache.overall_hits::total       1828076                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         6541                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6541                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         6541                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6541                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         6541                       # number of overall misses
system.cpu10.icache.overall_misses::total         6541                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::cpu10.inst      1834617                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1834617                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      1834617                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1834617                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      1834617                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1834617                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.003565                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003565                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.003565                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003565                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.003565                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003565                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.tags.replacements            5293                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         581.080995                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             60699                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            5293                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           11.467788                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   581.080995                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.567462                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.567462                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          554                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1155748                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1155748                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       374267                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        374267                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       177442                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       177442                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data         2729                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         2729                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         1771                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1771                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data       551709                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         551709                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       551709                       # number of overall hits
system.cpu10.dcache.overall_hits::total        551709                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        11861                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        11861                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         2340                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2340                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data          195                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data         1003                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1003                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data        14201                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        14201                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data        14201                       # number of overall misses
system.cpu10.dcache.overall_misses::total        14201                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::cpu10.data       386128                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       386128                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       179782                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       179782                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data         2924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         2924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data         2774                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         2774                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       565910                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       565910                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       565910                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       565910                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.030718                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.030718                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.013016                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.013016                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.066689                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.066689                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.361572                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.361572                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.025094                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025094                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025094                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025094                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          655                       # number of writebacks
system.cpu10.dcache.writebacks::total             655                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                     385691                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                    182527                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                     568218                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                    176090                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                176090                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       80075129                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   1818526                       # Number of instructions committed
system.cpu11.committedOps                     1818526                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             1755999                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                  134                       # Number of float alu accesses
system.cpu11.num_func_calls                     70494                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       158423                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    1755999                       # number of integer instructions
system.cpu11.num_fp_insts                         134                       # number of float instructions
system.cpu11.num_int_register_reads           2431421                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          1396257                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                 66                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                68                       # number of times the floating registers were written
system.cpu11.num_mem_refs                      569105                       # number of memory refs
system.cpu11.num_load_insts                    385701                       # Number of load instructions
system.cpu11.num_store_insts                   183404                       # Number of store instructions
system.cpu11.num_idle_cycles             78256514.502489                       # Number of idle cycles
system.cpu11.num_busy_cycles             1818614.497511                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.022711                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.977289                       # Percentage of idle cycles
system.cpu11.Branches                          261926                       # Number of branches fetched
system.cpu11.op_class::No_OpClass                8263      0.45%      0.45% # Class of executed instruction
system.cpu11.op_class::IntAlu                 1168728     64.27%     64.72% # Class of executed instruction
system.cpu11.op_class::IntMult                   7106      0.39%     65.11% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     4      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     65.11% # Class of executed instruction
system.cpu11.op_class::MemRead                 391496     21.53%     86.64% # Class of executed instruction
system.cpu11.op_class::MemWrite                183406     10.09%     96.73% # Class of executed instruction
system.cpu11.op_class::IprAccess                59523      3.27%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  1818526                       # Class of executed instruction
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    871                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    14583                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   3361     26.02%     26.02% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   820      6.35%     32.37% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    51      0.39%     32.77% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  8684     67.23%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              12916                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    3361     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    820     10.87%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     51      0.68%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   3310     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                7542                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           790915410000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             803600000      0.10%     98.87% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             167990000      0.02%     98.89% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            8855580000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       800742580000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.381161                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.583927                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpipl               11174     81.49%     81.51% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1665     12.14%     93.65% # number of callpals executed
system.cpu11.kern.callpal::rti                    871      6.35%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                13712                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             873                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.icache.tags.replacements            6374                       # number of replacements
system.cpu11.icache.tags.tagsinuse         440.765475                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           1163674                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            6374                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          182.565736                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   440.765475                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.860870                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.860870                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         3643443                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        3643443                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      1812135                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1812135                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      1812135                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1812135                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      1812135                       # number of overall hits
system.cpu11.icache.overall_hits::total       1812135                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         6391                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6391                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         6391                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6391                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         6391                       # number of overall misses
system.cpu11.icache.overall_misses::total         6391                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::cpu11.inst      1818526                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1818526                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      1818526                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1818526                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      1818526                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1818526                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.003514                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003514                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.003514                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003514                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.003514                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003514                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.tags.replacements            5020                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         583.933170                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             57523                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            5020                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           11.458765                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   583.933170                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.570247                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.570247                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          558                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1146737                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1146737                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       371125                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        371125                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       176435                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       176435                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data         2730                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         2730                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         1778                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1778                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data       547560                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         547560                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       547560                       # number of overall hits
system.cpu11.dcache.overall_hits::total        547560                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        11651                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        11651                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         2312                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2312                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data          195                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data          986                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          986                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data        13963                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        13963                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data        13963                       # number of overall misses
system.cpu11.dcache.overall_misses::total        13963                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::cpu11.data       382776                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       382776                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       178747                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       178747                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data         2925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         2925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data         2764                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         2764                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       561523                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       561523                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       561523                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       561523                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.030438                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.030438                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.012934                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012934                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.356729                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.356729                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.024866                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.024866                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.024866                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.024866                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          640                       # number of writebacks
system.cpu11.dcache.writebacks::total             640                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    2758539                       # DTB read hits
system.cpu12.dtb.read_misses                      313                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                 163831                       # DTB read accesses
system.cpu12.dtb.write_hits                   1254052                       # DTB write hits
system.cpu12.dtb.write_misses                     300                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 41570                       # DTB write accesses
system.cpu12.dtb.data_hits                    4012591                       # DTB hits
system.cpu12.dtb.data_misses                      613                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                 205401                       # DTB accesses
system.cpu12.itb.fetch_hits                   1373709                       # ITB hits
system.cpu12.itb.fetch_misses                      13                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses               1373722                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       80076357                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                  13059594                       # Number of instructions committed
system.cpu12.committedOps                    13059594                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses            12594279                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses               462817                       # Number of float alu accesses
system.cpu12.num_func_calls                    463313                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts      1342016                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                   12594279                       # number of integer instructions
system.cpu12.num_fp_insts                      462817                       # number of float instructions
system.cpu12.num_int_register_reads          18006316                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          9640797                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             430945                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes            347300                       # number of times the floating registers were written
system.cpu12.num_mem_refs                     4037935                       # number of memory refs
system.cpu12.num_load_insts                   2772464                       # Number of load instructions
system.cpu12.num_store_insts                  1265471                       # Number of store instructions
system.cpu12.num_idle_cycles             67013059.125188                       # Number of idle cycles
system.cpu12.num_busy_cycles             13063297.874812                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.163136                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.836864                       # Percentage of idle cycles
system.cpu12.Branches                         1973255                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               45219      0.35%      0.35% # Class of executed instruction
system.cpu12.op_class::IntAlu                 8526471     65.29%     65.63% # Class of executed instruction
system.cpu12.op_class::IntMult                  36915      0.28%     65.91% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     65.91% # Class of executed instruction
system.cpu12.op_class::FloatAdd                116103      0.89%     66.80% # Class of executed instruction
system.cpu12.op_class::FloatCmp                  7878      0.06%     66.86% # Class of executed instruction
system.cpu12.op_class::FloatCvt                  1986      0.02%     66.88% # Class of executed instruction
system.cpu12.op_class::FloatMult                32423      0.25%     67.13% # Class of executed instruction
system.cpu12.op_class::FloatDiv                  6096      0.05%     67.17% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     67.17% # Class of executed instruction
system.cpu12.op_class::MemRead                2819016     21.58%     88.76% # Class of executed instruction
system.cpu12.op_class::MemWrite               1268224      9.71%     98.47% # Class of executed instruction
system.cpu12.op_class::IprAccess               199876      1.53%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 13060207                       # Class of executed instruction
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   2069                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    39233                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                  11623     37.35%     37.35% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   821      2.64%     39.99% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                  1384      4.45%     44.44% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 17287     55.56%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              31115                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                   11623     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    821      3.41%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                   1384      5.75%     57.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                  10240     42.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               24068                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           700106390000     87.43%     87.43% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             803910000      0.10%     87.53% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30            3155690000      0.39%     87.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           96676890000     12.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       800742880000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.592353                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.773518                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                 899      2.47%      2.47% # number of callpals executed
system.cpu12.kern.callpal::swpctx                2672      7.34%      9.81% # number of callpals executed
system.cpu12.kern.callpal::swpipl               24664     67.75%     77.56% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1714      4.71%     82.27% # number of callpals executed
system.cpu12.kern.callpal::rti                   4247     11.67%     93.94% # number of callpals executed
system.cpu12.kern.callpal::callsys               2043      5.61%     99.55% # number of callpals executed
system.cpu12.kern.callpal::rdunique               164      0.45%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                36403                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            6919                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              2050                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              2050                      
system.cpu12.kern.mode_good::user                2050                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.296286                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.457130                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     3926952360000     99.80%     99.80% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         7942340000      0.20%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                   2672                       # number of times the context was actually changed
system.cpu12.icache.tags.replacements          137353                       # number of replacements
system.cpu12.icache.tags.tagsinuse         473.952017                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          12402387                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          137353                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           90.295713                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   473.952017                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.925688                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.925688                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        26257841                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       26257841                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst     12922780                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      12922780                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst     12922780                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       12922780                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst     12922780                       # number of overall hits
system.cpu12.icache.overall_hits::total      12922780                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst       137427                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       137427                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst       137427                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       137427                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst       137427                       # number of overall misses
system.cpu12.icache.overall_misses::total       137427                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::cpu12.inst     13060207                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     13060207                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst     13060207                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     13060207                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst     13060207                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     13060207                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.010523                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.010523                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.010523                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.010523                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.010523                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.010523                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.tags.replacements           82720                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         665.014616                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           3011917                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           82720                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           36.410989                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   665.014616                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.649428                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.649428                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          581                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         8224800                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        8224800                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      2602711                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       2602711                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      1180356                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      1180356                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data        18458                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        18458                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data        11844                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        11844                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      3783067                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        3783067                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      3783067                       # number of overall hits
system.cpu12.dcache.overall_hits::total       3783067                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       138041                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       138041                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        47620                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        47620                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data        12941                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        12941                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data        17689                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        17689                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       185661                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       185661                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       185661                       # number of overall misses
system.cpu12.dcache.overall_misses::total       185661                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2740752                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2740752                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      1227976                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      1227976                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data        31399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        31399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        29533                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        29533                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      3968728                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      3968728                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      3968728                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      3968728                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.050366                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.050366                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.038779                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.038779                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.412147                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.412147                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.598957                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.598957                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.046781                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.046781                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.046781                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.046781                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        20099                       # number of writebacks
system.cpu12.dcache.writebacks::total           20099                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    7648248                       # DTB read hits
system.cpu13.dtb.read_misses                      908                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                 430796                       # DTB read accesses
system.cpu13.dtb.write_hits                   3312333                       # DTB write hits
system.cpu13.dtb.write_misses                     736                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                116553                       # DTB write accesses
system.cpu13.dtb.data_hits                   10960581                       # DTB hits
system.cpu13.dtb.data_misses                     1644                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                 547349                       # DTB accesses
system.cpu13.itb.fetch_hits                   3492582                       # ITB hits
system.cpu13.itb.fetch_misses                      40                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses               3492622                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       80077541                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                  34822172                       # Number of instructions committed
system.cpu13.committedOps                    34822172                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses            33600995                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses              1234407                       # Number of float alu accesses
system.cpu13.num_func_calls                   1205046                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts      4053882                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                   33600995                       # number of integer instructions
system.cpu13.num_fp_insts                     1234407                       # number of float instructions
system.cpu13.num_int_register_reads          47636081                       # number of times the integer registers were read
system.cpu13.num_int_register_writes         25290839                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads            1159244                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes            926868                       # number of times the floating registers were written
system.cpu13.num_mem_refs                    11027502                       # number of memory refs
system.cpu13.num_load_insts                   7685223                       # Number of load instructions
system.cpu13.num_store_insts                  3342279                       # Number of store instructions
system.cpu13.num_idle_cycles             45243746.024923                       # Number of idle cycles
system.cpu13.num_busy_cycles             34833794.975077                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.435001                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.564999                       # Percentage of idle cycles
system.cpu13.Branches                         5682971                       # Number of branches fetched
system.cpu13.op_class::No_OpClass              124040      0.36%      0.36% # Class of executed instruction
system.cpu13.op_class::IntAlu                22526193     64.69%     65.04% # Class of executed instruction
system.cpu13.op_class::IntMult                  90147      0.26%     65.30% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     65.30% # Class of executed instruction
system.cpu13.op_class::FloatAdd                311306      0.89%     66.20% # Class of executed instruction
system.cpu13.op_class::FloatCmp                 23061      0.07%     66.26% # Class of executed instruction
system.cpu13.op_class::FloatCvt                  6343      0.02%     66.28% # Class of executed instruction
system.cpu13.op_class::FloatMult                86845      0.25%     66.53% # Class of executed instruction
system.cpu13.op_class::FloatDiv                 17650      0.05%     66.58% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     66.58% # Class of executed instruction
system.cpu13.op_class::MemRead                7816071     22.44%     89.02% # Class of executed instruction
system.cpu13.op_class::MemWrite               3354564      9.63%     98.66% # Class of executed instruction
system.cpu13.op_class::IprAccess               467596      1.34%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                 34823816                       # Class of executed instruction
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   3780                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    89982                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                  27500     39.64%     39.64% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   826      1.19%     40.83% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                  3384      4.88%     45.71% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 37667     54.29%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              69377                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                   27500     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    826      1.48%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                   3384      6.06%     56.79% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                  24128     43.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               55838                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           529079890000     66.07%     66.07% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             805460000      0.10%     66.17% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30            7640320000      0.95%     67.13% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31          263211940000     32.87%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       800737610000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.640561                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.804849                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    2                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                3830      4.55%      4.55% # number of callpals executed
system.cpu13.kern.callpal::swpctx                7059      8.39%     12.95% # number of callpals executed
system.cpu13.kern.callpal::tbi                     18      0.02%     12.97% # number of callpals executed
system.cpu13.kern.callpal::swpipl               55110     65.53%     78.50% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1705      2.03%     80.53% # number of callpals executed
system.cpu13.kern.callpal::rti                  10064     11.97%     92.50% # number of callpals executed
system.cpu13.kern.callpal::callsys               5815      6.91%     99.41% # number of callpals executed
system.cpu13.kern.callpal::rdunique               494      0.59%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                84095                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel           17123                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              5896                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              5896                      
system.cpu13.kern.mode_good::user                5896                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.344332                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.512272                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     3913388640000     99.45%     99.45% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        21570640000      0.55%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                   7059                       # number of times the context was actually changed
system.cpu13.icache.tags.replacements          318339                       # number of replacements
system.cpu13.icache.tags.tagsinuse         495.732601                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          33795328                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          318339                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          106.161444                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   495.732601                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.968228                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.968228                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        69966055                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       69966055                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst     34505393                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      34505393                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst     34505393                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       34505393                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst     34505393                       # number of overall hits
system.cpu13.icache.overall_hits::total      34505393                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst       318423                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       318423                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst       318423                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       318423                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst       318423                       # number of overall misses
system.cpu13.icache.overall_misses::total       318423                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::cpu13.inst     34823816                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     34823816                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst     34823816                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     34823816                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst     34823816                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     34823816                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.009144                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.009144                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.009144                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.009144                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.009144                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.009144                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.tags.replacements          250325                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         873.976761                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8524102                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          250325                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           34.052140                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   873.976761                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.853493                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.853493                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          803                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.784180                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        22461326                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       22461326                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      7224211                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       7224211                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      3107634                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      3107634                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data        50101                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        50101                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data        33018                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        33018                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data     10331845                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       10331845                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data     10331845                       # number of overall hits
system.cpu13.dcache.overall_hits::total      10331845                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       373181                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       373181                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       133518                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       133518                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data        36822                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        36822                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        48988                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        48988                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       506699                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       506699                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       506699                       # number of overall misses
system.cpu13.dcache.overall_misses::total       506699                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::cpu13.data      7597392                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      7597392                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      3241152                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      3241152                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data        86923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        86923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        82006                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        82006                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data     10838544                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     10838544                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data     10838544                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     10838544                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.049120                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.049120                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.041195                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.041195                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.423616                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.423616                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.597371                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.597371                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.046750                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.046750                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.046750                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.046750                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        65376                       # number of writebacks
system.cpu13.dcache.writebacks::total           65376                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5187952                       # DTB read hits
system.cpu14.dtb.read_misses                      595                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                 274866                       # DTB read accesses
system.cpu14.dtb.write_hits                   2276731                       # DTB write hits
system.cpu14.dtb.write_misses                     529                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 74535                       # DTB write accesses
system.cpu14.dtb.data_hits                    7464683                       # DTB hits
system.cpu14.dtb.data_misses                     1124                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                 349401                       # DTB accesses
system.cpu14.itb.fetch_hits                   2332287                       # ITB hits
system.cpu14.itb.fetch_misses                      48                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               2332335                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       80077289                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                  23804979                       # Number of instructions committed
system.cpu14.committedOps                    23804979                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses            22985258                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses               815921                       # Number of float alu accesses
system.cpu14.num_func_calls                    823559                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts      2730231                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                   22985258                       # number of integer instructions
system.cpu14.num_fp_insts                      815921                       # number of float instructions
system.cpu14.num_int_register_reads          32627479                       # number of times the integer registers were read
system.cpu14.num_int_register_writes         17344482                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads             758351                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes            606562                       # number of times the floating registers were written
system.cpu14.num_mem_refs                     7511039                       # number of memory refs
system.cpu14.num_load_insts                   5213650                       # Number of load instructions
system.cpu14.num_store_insts                  2297389                       # Number of store instructions
system.cpu14.num_idle_cycles             56264706.033048                       # Number of idle cycles
system.cpu14.num_busy_cycles             23812582.966952                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.297370                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.702630                       # Percentage of idle cycles
system.cpu14.Branches                         3846153                       # Number of branches fetched
system.cpu14.op_class::No_OpClass               85385      0.36%      0.36% # Class of executed instruction
system.cpu14.op_class::IntAlu                15434050     64.83%     65.19% # Class of executed instruction
system.cpu14.op_class::IntMult                  63390      0.27%     65.46% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     65.46% # Class of executed instruction
system.cpu14.op_class::FloatAdd                201620      0.85%     66.30% # Class of executed instruction
system.cpu14.op_class::FloatCmp                 15219      0.06%     66.37% # Class of executed instruction
system.cpu14.op_class::FloatCvt                  4381      0.02%     66.39% # Class of executed instruction
system.cpu14.op_class::FloatMult                55706      0.23%     66.62% # Class of executed instruction
system.cpu14.op_class::FloatDiv                 11378      0.05%     66.67% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     66.67% # Class of executed instruction
system.cpu14.op_class::MemRead                5300447     22.27%     88.93% # Class of executed instruction
system.cpu14.op_class::MemWrite               2304107      9.68%     98.61% # Class of executed instruction
system.cpu14.op_class::IprAccess               330420      1.39%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                 23806103                       # Class of executed instruction
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   2971                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    63373                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                  19366     39.35%     39.35% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   823      1.67%     41.02% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                  2441      4.96%     45.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 26584     54.02%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              49214                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                   19366     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    823      2.08%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                   2441      6.17%     57.19% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                  16943     42.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               39573                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           614067610000     76.69%     76.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             804530000      0.10%     76.79% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30            5520410000      0.69%     77.48% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31          180350630000     22.52%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       800743180000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.637338                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.804100                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                2119      3.59%      3.59% # number of callpals executed
system.cpu14.kern.callpal::swpctx                4918      8.34%     11.94% # number of callpals executed
system.cpu14.kern.callpal::tbi                     18      0.03%     11.97% # number of callpals executed
system.cpu14.kern.callpal::swpipl               38769     65.77%     77.74% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1719      2.92%     80.66% # number of callpals executed
system.cpu14.kern.callpal::rti                   7189     12.20%     92.85% # number of callpals executed
system.cpu14.kern.callpal::callsys               3888      6.60%     99.45% # number of callpals executed
system.cpu14.kern.callpal::rdunique               325      0.55%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                58945                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel           12107                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              3954                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              3954                      
system.cpu14.kern.mode_good::user                3954                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.326588                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.492373                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     3921088670000     99.65%     99.65% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        13821330000      0.35%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                   4918                       # number of times the context was actually changed
system.cpu14.icache.tags.replacements          239318                       # number of replacements
system.cpu14.icache.tags.tagsinuse         503.839260                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          23431501                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          239318                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           97.909480                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    3368778920000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   503.839260                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.984061                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.984061                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        47851611                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       47851611                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst     23566698                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      23566698                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst     23566698                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       23566698                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst     23566698                       # number of overall hits
system.cpu14.icache.overall_hits::total      23566698                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst       239405                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       239405                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst       239405                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       239405                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst       239405                       # number of overall misses
system.cpu14.icache.overall_misses::total       239405                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::cpu14.inst     23806103                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     23806103                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst     23806103                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     23806103                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst     23806103                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     23806103                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.010056                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.010056                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.010056                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.010056                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.010056                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.010056                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.tags.replacements          234429                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         824.135012                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           6757524                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          234429                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           28.825461                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   824.135012                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.804819                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.804819                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          674                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        15368264                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       15368264                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      4854918                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       4854918                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      2120618                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      2120618                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data        33603                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        33603                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data        22291                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        22291                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      6975536                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        6975536                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      6975536                       # number of overall hits
system.cpu14.dcache.overall_hits::total       6975536                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       299871                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       299871                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       108496                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       108496                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data        24663                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        24663                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        32639                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        32639                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       408367                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       408367                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       408367                       # number of overall misses
system.cpu14.dcache.overall_misses::total       408367                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::cpu14.data      5154789                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      5154789                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      2229114                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      2229114                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data        58266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        58266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        54930                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        54930                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      7383903                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      7383903                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      7383903                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      7383903                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.058173                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.058173                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.048672                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.048672                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.423283                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.423283                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.594193                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.594193                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.055305                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.055305                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.055305                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.055305                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        89107                       # number of writebacks
system.cpu14.dcache.writebacks::total           89107                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    3744785                       # DTB read hits
system.cpu15.dtb.read_misses                      661                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                 259173                       # DTB read accesses
system.cpu15.dtb.write_hits                   1717235                       # DTB write hits
system.cpu15.dtb.write_misses                     478                       # DTB write misses
system.cpu15.dtb.write_acv                          7                       # DTB write access violations
system.cpu15.dtb.write_accesses                 83995                       # DTB write accesses
system.cpu15.dtb.data_hits                    5462020                       # DTB hits
system.cpu15.dtb.data_misses                     1139                       # DTB misses
system.cpu15.dtb.data_acv                           7                       # DTB access violations
system.cpu15.dtb.data_accesses                 343168                       # DTB accesses
system.cpu15.itb.fetch_hits                   2086792                       # ITB hits
system.cpu15.itb.fetch_misses                     216                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses               2087008                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       80076020                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                  17807080                       # Number of instructions committed
system.cpu15.committedOps                    17807080                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses            17186924                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses               590856                       # Number of float alu accesses
system.cpu15.num_func_calls                    610956                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts      1941352                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                   17186924                       # number of integer instructions
system.cpu15.num_fp_insts                      590856                       # number of float instructions
system.cpu15.num_int_register_reads          24492350                       # number of times the integer registers were read
system.cpu15.num_int_register_writes         13064661                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads             549264                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes            441580                       # number of times the floating registers were written
system.cpu15.num_mem_refs                     5495955                       # number of memory refs
system.cpu15.num_load_insts                   3763896                       # Number of load instructions
system.cpu15.num_store_insts                  1732059                       # Number of store instructions
system.cpu15.num_idle_cycles             62263146.966376                       # Number of idle cycles
system.cpu15.num_busy_cycles             17812873.033624                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.222450                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.777550                       # Percentage of idle cycles
system.cpu15.Branches                         2771948                       # Number of branches fetched
system.cpu15.op_class::No_OpClass               74819      0.42%      0.42% # Class of executed instruction
system.cpu15.op_class::IntAlu                11652457     65.43%     65.85% # Class of executed instruction
system.cpu15.op_class::IntMult                  48568      0.27%     66.13% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     66.13% # Class of executed instruction
system.cpu15.op_class::FloatAdd                147248      0.83%     66.95% # Class of executed instruction
system.cpu15.op_class::FloatCmp                 10346      0.06%     67.01% # Class of executed instruction
system.cpu15.op_class::FloatCvt                  2908      0.02%     67.03% # Class of executed instruction
system.cpu15.op_class::FloatMult                41068      0.23%     67.26% # Class of executed instruction
system.cpu15.op_class::FloatDiv                  7842      0.04%     67.30% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     67.30% # Class of executed instruction
system.cpu15.op_class::MemRead                3828037     21.50%     88.80% # Class of executed instruction
system.cpu15.op_class::MemWrite               1736201      9.75%     98.55% # Class of executed instruction
system.cpu15.op_class::IprAccess               258732      1.45%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                 17808226                       # Class of executed instruction
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   2404                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    50432                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                  15262     38.89%     38.89% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   824      2.10%     40.99% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                  1810      4.61%     45.60% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 21348     54.40%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              39244                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                   15262     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    824      2.62%     51.22% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                   1810      5.76%     56.98% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                  13510     43.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               31406                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           669245010000     83.58%     83.58% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             804840000      0.10%     83.68% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30            4070210000      0.51%     84.19% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31          126616100000     15.81%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       800736160000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.632846                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.800275                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::2                        1      2.22%      2.22% # number of syscalls executed
system.cpu15.kern.syscall::3                        1      2.22%      4.44% # number of syscalls executed
system.cpu15.kern.syscall::4                       32     71.11%     75.56% # number of syscalls executed
system.cpu15.kern.syscall::19                       1      2.22%     77.78% # number of syscalls executed
system.cpu15.kern.syscall::73                      10     22.22%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   45                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                1245      2.68%      2.68% # number of callpals executed
system.cpu15.kern.callpal::swpctx                3497      7.53%     10.21% # number of callpals executed
system.cpu15.kern.callpal::tbi                     19      0.04%     10.25% # number of callpals executed
system.cpu15.kern.callpal::swpipl               31288     67.33%     77.58% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1709      3.68%     81.26% # number of callpals executed
system.cpu15.kern.callpal::rdusp                    1      0.00%     81.26% # number of callpals executed
system.cpu15.kern.callpal::rti                   5353     11.52%     92.78% # number of callpals executed
system.cpu15.kern.callpal::callsys               2704      5.82%     98.60% # number of callpals executed
system.cpu15.kern.callpal::rdunique               651      1.40%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                46467                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            8850                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              2758                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              2758                      
system.cpu15.kern.mode_good::user                2758                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.311638                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.475190                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     3932285060000     99.66%     99.66% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        13577970000      0.34%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                   3497                       # number of times the context was actually changed
system.cpu15.icache.tags.replacements          186777                       # number of replacements
system.cpu15.icache.tags.tagsinuse         489.704262                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          20366799                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          186777                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          109.043399                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    3936954740000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   489.704262                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.956454                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.956454                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        35803310                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       35803310                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst     17621368                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      17621368                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst     17621368                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       17621368                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst     17621368                       # number of overall hits
system.cpu15.icache.overall_hits::total      17621368                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst       186858                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       186858                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst       186858                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       186858                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst       186858                       # number of overall misses
system.cpu15.icache.overall_misses::total       186858                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::cpu15.inst     17808226                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     17808226                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst     17808226                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     17808226                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst     17808226                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     17808226                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.010493                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.010493                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.010493                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.010493                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.010493                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.010493                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.tags.replacements          108196                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         866.300970                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           6508762                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          108196                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           60.157141                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    3936264170000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   866.300970                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.845997                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.845997                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          981                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.958008                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        11191668                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       11191668                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      3537611                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       3537611                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      1615331                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      1615331                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data        25379                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25379                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data        17328                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        17328                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      5152942                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        5152942                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      5152942                       # number of overall hits
system.cpu15.dcache.overall_hits::total       5152942                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       182725                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       182725                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        66409                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        66409                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data        17520                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        17520                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        23038                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        23038                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       249134                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       249134                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       249134                       # number of overall misses
system.cpu15.dcache.overall_misses::total       249134                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::cpu15.data      3720336                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      3720336                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      1681740                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      1681740                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data        42899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        42899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        40366                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        40366                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      5402076                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      5402076                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      5402076                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      5402076                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.049115                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.049115                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.039488                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.039488                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.408401                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.408401                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.570728                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.570728                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.046118                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.046118                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.046118                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.046118                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        23642                       # number of writebacks
system.cpu15.dcache.writebacks::total           23642                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043550                       # Number of seconds simulated
sim_ticks                                 43550400000                       # Number of ticks simulated
final_tick                               3995284790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              203679113                       # Simulator instruction rate (inst/s)
host_op_rate                                203677949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            17281770300                       # Simulator tick rate (ticks/s)
host_mem_usage                                 516588                       # Number of bytes of host memory used
host_seconds                                     2.52                       # Real time elapsed on the host
sim_insts                                   513269713                       # Number of instructions simulated
sim_ops                                     513269713                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         19200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst        465856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        366272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst       2175936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       1543360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst        766656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        700736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst        329088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        741184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst        332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        265344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         19328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         21888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7980864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       142848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst       465856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst      2175936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst       766656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst       329088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst       332928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        19328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4314880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2265216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3002496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst           7279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           5723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst          33999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          24115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst          11979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          10949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst           5142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          11581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst           5202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           4146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              124701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         35394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          3280062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data           440869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            7348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         10696940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          8410302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         49963628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         35438480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         17603880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         16090231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          7556486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         17018994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           132261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data             7348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           132261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data            17635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          7644660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          6092803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           132261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data            11756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           443808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data           105808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           464381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data           167530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           502590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data           210147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           132261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data            20574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           133730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data            23513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           132261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data            44087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           126382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data            70539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183255814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      3280062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     10696940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     49963628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     17603880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      7556486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       132261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       132261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      7644660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       132261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       443808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       464381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       502590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       132261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       133730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       132261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       126382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         99077850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52013667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       16929351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68943018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52013667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         3280062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data          440869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       16936699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        10696940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         8410302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        49963628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        35438480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        17603880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        16090231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         7556486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        17018994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          132261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data            7348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          132261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data           17635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         7644660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         6092803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          132261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data           11756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          443808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data          105808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          464381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data          167530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          502590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data          210147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          132261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data           20574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          133730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data           23513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          132261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data           44087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          126382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data           70539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            252198832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    42094316250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1454180000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        260952307200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        260952307200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         86427367200                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         86427367200                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2321355027750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2321355027750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2668734702150                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2668734702150                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              124765                       # Transaction distribution
system.membus.trans_dist::ReadResp             124765                       # Transaction distribution
system.membus.trans_dist::WriteReq               3793                       # Transaction distribution
system.membus.trans_dist::WriteResp              3793                       # Transaction distribution
system.membus.trans_dist::Writeback             35394                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5852                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4170                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           10022                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27168                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27168                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         4464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::total         4464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave        15438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port         5500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::total        20938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port        14558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total        14558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave          170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port        22214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total        22384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port        67998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total        67998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave         1546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port        76653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total        78199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port        23958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total        23958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port        42901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total        43261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port        10286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total        10286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave          156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port        31536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total        31692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total          824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total          873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port        10404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total        10404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port        21502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total        21718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total          921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total         1836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port         2002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total         2128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port         2193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total         2319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total         1073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total         1232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total         1261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total         1327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 389930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port       142848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::total       142848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave         8328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port       101248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::total       109576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port       465856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total       465856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave          673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port       777536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total       778209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port      2175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total      2175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave         3576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port      2788736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total      2792312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port       766656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total       766656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave         1208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port      1455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total      1457016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port       329152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total       329152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave          624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port      1214656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total      1215280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port        12736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total        13240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port        14464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total        14968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port       332928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total       332928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave          864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port       669312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total       670176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total        16184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port        19328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total        19328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port        45824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total        46328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port        20224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total        20224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port        55616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total        56120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total        21888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port        62336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total        62840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total        21304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port        22592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total        23096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port        25024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total        25528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         5504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         5504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port        19712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total        20216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12376601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            203089                       # Request fanout histogram
system.membus.snoop_fanout::mean                   32                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                 203089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              32                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total              203089                       # Request fanout histogram
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     195771                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                     90230                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                     286001                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                     46344                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                 46344                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                        4390807                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   1042661                       # Number of instructions committed
system.cpu00.committedOps                     1042661                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             1005851                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                    110018                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts        77405                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    1005851                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads           1261165                       # number of times the integer registers were read
system.cpu00.num_int_register_writes           790248                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                      286088                       # number of memory refs
system.cpu00.num_load_insts                    195795                       # Number of load instructions
system.cpu00.num_store_insts                    90293                       # Number of store instructions
system.cpu00.num_idle_cycles             3339852.043937                       # Number of idle cycles
system.cpu00.num_busy_cycles             1050954.956063                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.239353                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.760647                       # Percentage of idle cycles
system.cpu00.Branches                          199595                       # Number of branches fetched
system.cpu00.op_class::No_OpClass                5915      0.57%      0.57% # Class of executed instruction
system.cpu00.op_class::IntAlu                  717425     68.81%     69.37% # Class of executed instruction
system.cpu00.op_class::IntMult                    702      0.07%     69.44% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.44% # Class of executed instruction
system.cpu00.op_class::MemRead                 209258     20.07%     89.51% # Class of executed instruction
system.cpu00.op_class::MemWrite                 90386      8.67%     98.18% # Class of executed instruction
system.cpu00.op_class::IprAccess                18975      1.82%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  1042661                       # Class of executed instruction
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    281                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     4663                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2006     43.85%     43.85% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    12      0.26%     44.11% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    45      0.98%     45.09% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    18      0.39%     45.49% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  2494     54.51%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               4575                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2006     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     12      0.29%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     45      1.11%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     18      0.44%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   1988     48.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                4069                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            35621920000     81.13%     81.13% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              18000000      0.04%     81.17% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              44100000      0.10%     81.28% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              59220000      0.13%     81.41% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            8162020000     18.59%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        43905260000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.797113                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.889399                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                4425     96.45%     96.45% # number of callpals executed
system.cpu00.kern.callpal::rdps                    88      1.92%     98.37% # number of callpals executed
system.cpu00.kern.callpal::rti                     75      1.63%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 4588                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              75                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 5811                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5811                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15313                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3793                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        15204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        19146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12024                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         7602                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        20313                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   757841                       # Cumulative packet size per connected master and slave (bytes)
system.cpu00.icache.tags.replacements            2232                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            435449                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            2232                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          195.093638                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         2087554                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        2087554                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst      1040429                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1040429                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst      1040429                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1040429                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst      1040429                       # number of overall hits
system.cpu00.icache.overall_hits::total       1040429                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         2232                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         2232                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         2232                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         2232                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         2232                       # number of overall misses
system.cpu00.icache.overall_misses::total         2232                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::cpu00.inst      1042661                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1042661                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst      1042661                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1042661                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst      1042661                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1042661                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.002141                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002141                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.002141                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002141                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.002141                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002141                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.tags.replacements             610                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         905.080144                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             32271                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             610                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           52.903279                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   905.080144                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.883867                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.883867                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          832                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          558018                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         558018                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       186034                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        186034                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84961                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84961                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         2775                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2775                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1848                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1848                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       270995                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         270995                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       270995                       # number of overall hits
system.cpu00.dcache.overall_hits::total        270995                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         1224                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         1224                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data          888                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          888                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          158                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data          405                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          405                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2112                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2112                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2112                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2112                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::cpu00.data       187258                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       187258                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        85849                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        85849                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         2933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         2933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         2253                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         2253                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       273107                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       273107                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       273107                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       273107                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.006536                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.006536                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.010344                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.010344                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.053870                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.053870                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.179760                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.179760                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.007733                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.007733                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.007733                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.007733                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          150                       # number of writebacks
system.cpu00.dcache.writebacks::total             150                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                     227524                       # DTB read hits
system.cpu01.dtb.read_misses                      137                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                 137598                       # DTB read accesses
system.cpu01.dtb.write_hits                    141363                       # DTB write hits
system.cpu01.dtb.write_misses                      22                       # DTB write misses
system.cpu01.dtb.write_acv                          9                       # DTB write access violations
system.cpu01.dtb.write_accesses                 89504                       # DTB write accesses
system.cpu01.dtb.data_hits                     368887                       # DTB hits
system.cpu01.dtb.data_misses                      159                       # DTB misses
system.cpu01.dtb.data_acv                           9                       # DTB access violations
system.cpu01.dtb.data_accesses                 227102                       # DTB accesses
system.cpu01.itb.fetch_hits                    601087                       # ITB hits
system.cpu01.itb.fetch_misses                     150                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                601237                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        4339862                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                    986468                       # Number of instructions committed
system.cpu01.committedOps                      986468                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses              954192                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                11745                       # Number of float alu accesses
system.cpu01.num_func_calls                     30069                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       107537                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                     954192                       # number of integer instructions
system.cpu01.num_fp_insts                       11745                       # number of float instructions
system.cpu01.num_int_register_reads           1319590                       # number of times the integer registers were read
system.cpu01.num_int_register_writes           688880                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads              11031                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes              8012                       # number of times the floating registers were written
system.cpu01.num_mem_refs                      369603                       # number of memory refs
system.cpu01.num_load_insts                    227978                       # Number of load instructions
system.cpu01.num_store_insts                   141625                       # Number of store instructions
system.cpu01.num_idle_cycles             3356567.421608                       # Number of idle cycles
system.cpu01.num_busy_cycles             983294.578392                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.226573                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.773427                       # Percentage of idle cycles
system.cpu01.Branches                          146643                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               14656      1.49%      1.49% # Class of executed instruction
system.cpu01.op_class::IntAlu                  583605     59.15%     60.64% # Class of executed instruction
system.cpu01.op_class::IntMult                   1066      0.11%     60.74% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     60.74% # Class of executed instruction
system.cpu01.op_class::FloatAdd                  2317      0.23%     60.98% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     60.98% # Class of executed instruction
system.cpu01.op_class::FloatCvt                   109      0.01%     60.99% # Class of executed instruction
system.cpu01.op_class::FloatMult                 1600      0.16%     61.15% # Class of executed instruction
system.cpu01.op_class::FloatDiv                    35      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.16% # Class of executed instruction
system.cpu01.op_class::MemRead                 230387     23.35%     84.51% # Class of executed instruction
system.cpu01.op_class::MemWrite                141944     14.39%     98.89% # Class of executed instruction
system.cpu01.op_class::IprAccess                10917      1.11%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                   986636                       # Class of executed instruction
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     67                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     2177                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    604     37.24%     37.24% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    45      2.77%     40.01% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    29      1.79%     41.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   944     58.20%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1622                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     604     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     45      3.59%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     29      2.31%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    575     45.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1253                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            41071220000     94.63%     94.63% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              44100000      0.10%     94.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              85640000      0.20%     94.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2202400000      5.07%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        43403360000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.609110                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.772503                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        4     50.00%     50.00% # number of syscalls executed
system.cpu01.kern.syscall::2                        1     12.50%     62.50% # number of syscalls executed
system.cpu01.kern.syscall::3                        1     12.50%     75.00% # number of syscalls executed
system.cpu01.kern.syscall::4                        1     12.50%     87.50% # number of syscalls executed
system.cpu01.kern.syscall::19                       1     12.50%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    8                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  10      0.56%      0.56% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  49      2.75%      3.31% # number of callpals executed
system.cpu01.kern.callpal::tbi                      2      0.11%      3.42% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1394     78.10%     81.51% # number of callpals executed
system.cpu01.kern.callpal::rdps                    97      5.43%     86.95% # number of callpals executed
system.cpu01.kern.callpal::rdusp                    1      0.06%     87.00% # number of callpals executed
system.cpu01.kern.callpal::rti                    154      8.63%     95.63% # number of callpals executed
system.cpu01.kern.callpal::callsys                 70      3.92%     99.55% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 8      0.45%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 1785                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             123                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                85                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                81                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                98                      
system.cpu01.kern.mode_good::user                  85                      
system.cpu01.kern.mode_good::idle                  13                      
system.cpu01.kern.mode_switch_good::kernel     0.796748                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.160494                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.678201                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       3245820000     10.72%     10.72% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         5784500000     19.11%     29.84% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        21234250000     70.16%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     49                       # number of times the context was actually changed
system.cpu01.icache.tags.replacements            7279                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           1032317                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            7279                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          141.821267                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1980551                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1980551                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       979357                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        979357                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       979357                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         979357                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       979357                       # number of overall hits
system.cpu01.icache.overall_hits::total        979357                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         7279                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         7279                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         7279                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         7279                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         7279                       # number of overall misses
system.cpu01.icache.overall_misses::total         7279                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::cpu01.inst       986636                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       986636                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       986636                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       986636                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       986636                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       986636                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.007378                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.007378                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.007378                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.007378                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.007378                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.007378                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.tags.replacements            7247                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         948.402523                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            353320                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            7247                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           48.753967                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   948.402523                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.926174                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.926174                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          790                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          750                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          746669                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         746669                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       220859                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        220859                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       136935                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       136935                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data         1128                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1128                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         1065                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1065                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       357794                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         357794                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       357794                       # number of overall hits
system.cpu01.dcache.overall_hits::total        357794                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         5518                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         5518                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         2989                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2989                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data          336                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          336                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data          347                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          347                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         8507                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         8507                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         8507                       # number of overall misses
system.cpu01.dcache.overall_misses::total         8507                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::cpu01.data       226377                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       226377                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       139924                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       139924                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data         1464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data         1412                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1412                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       366301                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       366301                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       366301                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       366301                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.024375                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.024375                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.021362                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.021362                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.229508                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.229508                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.245751                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.245751                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.023224                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.023224                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.023224                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.023224                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         3834                       # number of writebacks
system.cpu01.dcache.writebacks::total            3834                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                     464180                       # DTB read hits
system.cpu02.dtb.read_misses                     1025                       # DTB read misses
system.cpu02.dtb.read_acv                          12                       # DTB read access violations
system.cpu02.dtb.read_accesses                 123178                       # DTB read accesses
system.cpu02.dtb.write_hits                    280527                       # DTB write hits
system.cpu02.dtb.write_misses                     268                       # DTB write misses
system.cpu02.dtb.write_acv                         16                       # DTB write access violations
system.cpu02.dtb.write_accesses                 64484                       # DTB write accesses
system.cpu02.dtb.data_hits                     744707                       # DTB hits
system.cpu02.dtb.data_misses                     1293                       # DTB misses
system.cpu02.dtb.data_acv                          28                       # DTB access violations
system.cpu02.dtb.data_accesses                 187662                       # DTB accesses
system.cpu02.itb.fetch_hits                    772429                       # ITB hits
system.cpu02.itb.fetch_misses                     658                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                773087                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        4396579                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2423919                       # Number of instructions committed
system.cpu02.committedOps                     2423919                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             2221285                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses               176592                       # Number of float alu accesses
system.cpu02.num_func_calls                     73142                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       302711                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    2221285                       # number of integer instructions
system.cpu02.num_fp_insts                      176592                       # number of float instructions
system.cpu02.num_int_register_reads           3175453                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          1567840                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             224058                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes            147419                       # number of times the floating registers were written
system.cpu02.num_mem_refs                      749006                       # number of memory refs
system.cpu02.num_load_insts                    467362                       # Number of load instructions
system.cpu02.num_store_insts                   281644                       # Number of store instructions
system.cpu02.num_idle_cycles             1947619.870664                       # Number of idle cycles
system.cpu02.num_busy_cycles             2448959.129336                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.557015                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.442985                       # Percentage of idle cycles
system.cpu02.Branches                          398799                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               55708      2.30%      2.30% # Class of executed instruction
system.cpu02.op_class::IntAlu                 1445940     59.62%     61.92% # Class of executed instruction
system.cpu02.op_class::IntMult                   5491      0.23%     62.14% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     62.14% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 65556      2.70%     64.85% # Class of executed instruction
system.cpu02.op_class::FloatCmp                  5993      0.25%     65.09% # Class of executed instruction
system.cpu02.op_class::FloatCvt                  8775      0.36%     65.46% # Class of executed instruction
system.cpu02.op_class::FloatMult                31375      1.29%     66.75% # Class of executed instruction
system.cpu02.op_class::FloatDiv                  2189      0.09%     66.84% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     66.84% # Class of executed instruction
system.cpu02.op_class::MemRead                 478799     19.74%     86.58% # Class of executed instruction
system.cpu02.op_class::MemWrite                282590     11.65%     98.23% # Class of executed instruction
system.cpu02.op_class::IprAccess                42824      1.77%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  2425240                       # Class of executed instruction
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     8388                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   2063     40.45%     40.45% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    17      0.33%     40.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    45      0.88%     41.67% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    18      0.35%     42.02% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2957     57.98%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               5100                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    2062     49.26%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     17      0.41%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     45      1.08%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     18      0.43%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   2044     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                4186                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            37729380000     85.82%     85.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              24310000      0.06%     85.87% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              44100000      0.10%     85.97% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              43500000      0.10%     86.07% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            6123640000     13.93%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        43964930000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999515                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.691241                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.820784                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      1.02%      1.02% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      1.02%      2.04% # number of syscalls executed
system.cpu02.kern.syscall::4                       41     41.84%     43.88% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      1.02%     44.90% # number of syscalls executed
system.cpu02.kern.syscall::17                       6      6.12%     51.02% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      1.02%     52.04% # number of syscalls executed
system.cpu02.kern.syscall::48                       1      1.02%     53.06% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.02%     54.08% # number of syscalls executed
system.cpu02.kern.syscall::59                       1      1.02%     55.10% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     16.33%     71.43% # number of syscalls executed
system.cpu02.kern.syscall::73                      10     10.20%     81.63% # number of syscalls executed
system.cpu02.kern.syscall::74                      15     15.31%     96.94% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      1.02%     97.96% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      1.02%     98.98% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      1.02%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   98                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 268      4.23%      4.23% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 167      2.64%      6.87% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.09%      6.97% # number of callpals executed
system.cpu02.kern.callpal::swpipl                4626     73.09%     80.06% # number of callpals executed
system.cpu02.kern.callpal::rdps                   186      2.94%     83.00% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.02%     83.01% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.02%     83.03% # number of callpals executed
system.cpu02.kern.callpal::rti                    394      6.23%     89.26% # number of callpals executed
system.cpu02.kern.callpal::callsys                161      2.54%     91.80% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.03%     91.83% # number of callpals executed
system.cpu02.kern.callpal::rdunique               516      8.15%     99.98% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 6329                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             560                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               321                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               321                      
system.cpu02.kern.mode_good::user                 321                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.573214                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.728717                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      47318670000     87.08%     87.08% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         7020400000     12.92%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    167                       # number of times the context was actually changed
system.cpu02.icache.tags.replacements           33999                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           5109003                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           33999                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          150.269214                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         4884479                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        4884479                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      2391241                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2391241                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      2391241                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2391241                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      2391241                       # number of overall hits
system.cpu02.icache.overall_hits::total       2391241                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst        33999                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        33999                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst        33999                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        33999                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst        33999                       # number of overall misses
system.cpu02.icache.overall_misses::total        33999                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::cpu02.inst      2425240                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2425240                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      2425240                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2425240                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      2425240                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2425240                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.014019                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.014019                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.014019                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.014019                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.014019                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.014019                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.tags.replacements           25626                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         947.302175                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           2180404                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           25626                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           85.085616                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   947.302175                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.925100                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.925100                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          988                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          929                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         1522119                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        1522119                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       444297                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        444297                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       260780                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       260780                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data         5218                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         5218                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         5112                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         5112                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data       705077                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         705077                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       705077                       # number of overall hits
system.cpu02.dcache.overall_hits::total        705077                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        15499                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        15499                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        13484                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        13484                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data         1143                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1143                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data          970                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          970                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data        28983                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        28983                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data        28983                       # number of overall misses
system.cpu02.dcache.overall_misses::total        28983                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::cpu02.data       459796                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       459796                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       274264                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       274264                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data         6361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         6361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data         6082                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         6082                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       734060                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       734060                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       734060                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       734060                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.033708                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.033708                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.049164                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.049164                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.179689                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.179689                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.159487                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.159487                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.039483                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.039483                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.039483                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.039483                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        14461                       # number of writebacks
system.cpu02.dcache.writebacks::total           14461                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                     230641                       # DTB read hits
system.cpu03.dtb.read_misses                      473                       # DTB read misses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_accesses                  33405                       # DTB read accesses
system.cpu03.dtb.write_hits                    138080                       # DTB write hits
system.cpu03.dtb.write_misses                      56                       # DTB write misses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_accesses                 23562                       # DTB write accesses
system.cpu03.dtb.data_hits                     368721                       # DTB hits
system.cpu03.dtb.data_misses                      529                       # DTB misses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_accesses                  56967                       # DTB accesses
system.cpu03.itb.fetch_hits                    300498                       # ITB hits
system.cpu03.itb.fetch_misses                     195                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                300693                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        4398096                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   1159583                       # Number of instructions committed
system.cpu03.committedOps                     1159583                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             1085853                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                88407                       # Number of float alu accesses
system.cpu03.num_func_calls                     33459                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       126708                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    1085853                       # number of integer instructions
system.cpu03.num_fp_insts                       88407                       # number of float instructions
system.cpu03.num_int_register_reads           1570170                       # number of times the integer registers were read
system.cpu03.num_int_register_writes           780890                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads              91045                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             64890                       # number of times the floating registers were written
system.cpu03.num_mem_refs                      371717                       # number of memory refs
system.cpu03.num_load_insts                    232721                       # Number of load instructions
system.cpu03.num_store_insts                   138996                       # Number of store instructions
system.cpu03.num_idle_cycles             3226370.671343                       # Number of idle cycles
system.cpu03.num_busy_cycles             1171725.328657                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.266416                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.733584                       # Percentage of idle cycles
system.cpu03.Branches                          172763                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               15355      1.32%      1.32% # Class of executed instruction
system.cpu03.op_class::IntAlu                  702462     60.55%     61.87% # Class of executed instruction
system.cpu03.op_class::IntMult                   2622      0.23%     62.10% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     62.10% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 19284      1.66%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu03.op_class::FloatCvt                   826      0.07%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatMult                16000      1.38%     65.21% # Class of executed instruction
system.cpu03.op_class::FloatDiv                   256      0.02%     65.23% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     65.23% # Class of executed instruction
system.cpu03.op_class::MemRead                 238617     20.57%     85.80% # Class of executed instruction
system.cpu03.op_class::MemWrite                139366     12.01%     97.82% # Class of executed instruction
system.cpu03.op_class::IprAccess                25345      2.18%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  1160133                       # Class of executed instruction
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     86                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     4533                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1189     38.68%     38.68% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    45      1.46%     40.14% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    53      1.72%     41.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  1787     58.13%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               3074                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1189     49.03%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     45      1.86%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     53      2.19%     53.07% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1138     46.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                2425                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            38401200000     87.31%     87.31% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              44100000      0.10%     87.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             154170000      0.35%     87.77% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            5380630000     12.23%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        43980100000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.636821                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.788874                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        4     57.14%     57.14% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     14.29%     71.43% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     14.29%     85.71% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     14.29%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    7                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  48      1.30%      1.30% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 235      6.37%      7.67% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.14%      7.80% # number of callpals executed
system.cpu03.kern.callpal::swpipl                2560     69.38%     77.18% # number of callpals executed
system.cpu03.kern.callpal::rdps                   102      2.76%     79.95% # number of callpals executed
system.cpu03.kern.callpal::rti                    416     11.27%     91.22% # number of callpals executed
system.cpu03.kern.callpal::callsys                254      6.88%     98.10% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.05%     98.16% # number of callpals executed
system.cpu03.kern.callpal::rdunique                68      1.84%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 3690                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             652                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               322                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               322                      
system.cpu03.kern.mode_good::user                 322                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.493865                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.661191                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      53136710000     95.53%     95.53% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         2489120000      4.47%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    235                       # number of times the context was actually changed
system.cpu03.icache.tags.replacements           11979                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           5314873                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           11979                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          443.682528                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         2332245                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        2332245                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      1148154                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1148154                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      1148154                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1148154                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      1148154                       # number of overall hits
system.cpu03.icache.overall_hits::total       1148154                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst        11979                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        11979                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst        11979                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        11979                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst        11979                       # number of overall misses
system.cpu03.icache.overall_misses::total        11979                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::cpu03.inst      1160133                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1160133                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      1160133                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1160133                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      1160133                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1160133                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.010326                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.010326                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.010326                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.010326                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.010326                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.010326                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.tags.replacements           12419                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         869.032293                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1475206                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           12419                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          118.786215                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   869.032293                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.848664                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.848664                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          917                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          780                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.895508                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          756722                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         756722                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       217983                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        217983                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       129421                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       129421                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data         2746                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         2746                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         2468                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2468                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data       347404                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         347404                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       347404                       # number of overall hits
system.cpu03.dcache.overall_hits::total        347404                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        10822                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        10822                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         5649                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         5649                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data          677                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          677                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data          762                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          762                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data        16471                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        16471                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data        16471                       # number of overall misses
system.cpu03.dcache.overall_misses::total        16471                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::cpu03.data       228805                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       228805                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       135070                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       135070                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data         3423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         3423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data         3230                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         3230                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       363875                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       363875                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       363875                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       363875                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.047298                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.047298                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.041823                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.041823                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.197780                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.197780                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.235913                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.235913                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.045266                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.045266                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.045266                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.045266                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         7081                       # number of writebacks
system.cpu03.dcache.writebacks::total            7081                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      99796                       # DTB read hits
system.cpu04.dtb.read_misses                      371                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  34037                       # DTB read accesses
system.cpu04.dtb.write_hits                     98076                       # DTB write hits
system.cpu04.dtb.write_misses                     106                       # DTB write misses
system.cpu04.dtb.write_acv                          5                       # DTB write access violations
system.cpu04.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu04.dtb.data_hits                     197872                       # DTB hits
system.cpu04.dtb.data_misses                      477                       # DTB misses
system.cpu04.dtb.data_acv                           5                       # DTB access violations
system.cpu04.dtb.data_accesses                  49552                       # DTB accesses
system.cpu04.itb.fetch_hits                    172811                       # ITB hits
system.cpu04.itb.fetch_misses                     152                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                172963                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        4409769                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                    529075                       # Number of instructions committed
system.cpu04.committedOps                      529075                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses              508713                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                 3618                       # Number of float alu accesses
system.cpu04.num_func_calls                     11743                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts        53286                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                     508713                       # number of integer instructions
system.cpu04.num_fp_insts                        3618                       # number of float instructions
system.cpu04.num_int_register_reads            725636                       # number of times the integer registers were read
system.cpu04.num_int_register_writes           352641                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads               2367                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes              2352                       # number of times the floating registers were written
system.cpu04.num_mem_refs                      199059                       # number of memory refs
system.cpu04.num_load_insts                    100635                       # Number of load instructions
system.cpu04.num_store_insts                    98424                       # Number of store instructions
system.cpu04.num_idle_cycles             3873446.783088                       # Number of idle cycles
system.cpu04.num_busy_cycles             536322.216912                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.121621                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.878379                       # Percentage of idle cycles
system.cpu04.Branches                           69414                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               10244      1.93%      1.93% # Class of executed instruction
system.cpu04.op_class::IntAlu                  302846     57.19%     59.12% # Class of executed instruction
system.cpu04.op_class::IntMult                    741      0.14%     59.26% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     59.26% # Class of executed instruction
system.cpu04.op_class::FloatAdd                  1172      0.22%     59.48% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     59.48% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     59.48% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     59.48% # Class of executed instruction
system.cpu04.op_class::FloatDiv                   227      0.04%     59.53% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     59.53% # Class of executed instruction
system.cpu04.op_class::MemRead                 103361     19.52%     79.05% # Class of executed instruction
system.cpu04.op_class::MemWrite                 98503     18.60%     97.65% # Class of executed instruction
system.cpu04.op_class::IprAccess                12463      2.35%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                   529557                       # Class of executed instruction
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     57                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     2036                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    438     35.81%     35.81% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    45      3.68%     39.49% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    18      1.47%     40.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   722     59.04%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1223                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     436     47.55%     47.55% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     45      4.91%     52.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     18      1.96%     54.42% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    418     45.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 917                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            43269340000     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              44100000      0.10%     98.23% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              58170000      0.13%     98.37% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             720100000      1.63%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        44091710000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.995434                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.749796                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      1.12%      1.12% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      3.96%      5.08% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.07%      5.15% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 998     74.53%     79.69% # number of callpals executed
system.cpu04.kern.callpal::rdps                    91      6.80%     86.48% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.07%     86.56% # number of callpals executed
system.cpu04.kern.callpal::rti                    162     12.10%     98.66% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      1.12%     99.78% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.22%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 1339                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             214                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                99                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                98                      
system.cpu04.kern.mode_good::user                  99                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.457944                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.629393                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      58857480000     97.50%     97.50% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         1510100000      2.50%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.icache.tags.replacements            5141                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.996497                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           4147020                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5141                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          806.656293                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   511.996497                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.999993                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1064257                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1064257                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       524414                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        524414                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       524414                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         524414                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       524414                       # number of overall hits
system.cpu04.icache.overall_hits::total        524414                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         5143                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         5143                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         5143                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         5143                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         5143                       # number of overall misses
system.cpu04.icache.overall_misses::total         5143                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::cpu04.inst       529557                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       529557                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       529557                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       529557                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       529557                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       529557                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.009712                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009712                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.009712                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009712                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.009712                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009712                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.tags.replacements           11333                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         751.491777                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1541545                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           11333                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          136.022677                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   751.491777                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.733879                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.733879                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          408571                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         408571                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        93624                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         93624                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        89706                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        89706                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data         1380                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1380                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         1358                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1358                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data       183330                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         183330                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       183330                       # number of overall hits
system.cpu04.dcache.overall_hits::total        183330                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         5106                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5106                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         6840                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6840                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data          154                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data          148                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data        11946                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        11946                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data        11946                       # number of overall misses
system.cpu04.dcache.overall_misses::total        11946                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::cpu04.data        98730                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        98730                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        96546                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        96546                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data         1534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       195276                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       195276                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       195276                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       195276                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.051717                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.051717                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.070847                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.070847                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.100391                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.100391                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.098274                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.098274                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.061175                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.061175                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.061175                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.061175                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         7040                       # number of writebacks
system.cpu04.dcache.writebacks::total            7040                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      15543                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                      8767                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                      24310                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                     10872                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 10872                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        4394500                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                     69013                       # Number of instructions committed
system.cpu05.committedOps                       69013                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses               65722                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                      2900                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts         4871                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                      65722                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads             88569                       # number of times the integer registers were read
system.cpu05.num_int_register_writes            51605                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                       24373                       # number of memory refs
system.cpu05.num_load_insts                     15543                       # Number of load instructions
system.cpu05.num_store_insts                     8830                       # Number of store instructions
system.cpu05.num_idle_cycles             4324908.358392                       # Number of idle cycles
system.cpu05.num_busy_cycles             69591.641608                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.015836                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.984164                       # Percentage of idle cycles
system.cpu05.Branches                            9251                       # Number of branches fetched
system.cpu05.op_class::No_OpClass                 441      0.64%      0.64% # Class of executed instruction
system.cpu05.op_class::IntAlu                   39967     57.91%     58.55% # Class of executed instruction
system.cpu05.op_class::IntMult                    225      0.33%     58.88% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     58.88% # Class of executed instruction
system.cpu05.op_class::MemRead                  16019     23.21%     82.09% # Class of executed instruction
system.cpu05.op_class::MemWrite                  8830     12.79%     94.88% # Class of executed instruction
system.cpu05.op_class::IprAccess                 3531      5.12%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                    69013                       # Class of executed instruction
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      831                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    198     26.72%     26.72% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    45      6.07%     32.79% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    18      2.43%     35.22% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   480     64.78%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                741                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     198     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     45     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     18      4.08%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    180     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 441                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            43365710000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              44100000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              59220000      0.13%     98.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             475340000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        43944370000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.595142                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 615     80.08%     80.08% # number of callpals executed
system.cpu05.kern.callpal::rdps                    90     11.72%     91.80% # number of callpals executed
system.cpu05.kern.callpal::rti                     63      8.20%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  768                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.icache.tags.replacements              90                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1122                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.466667                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          138116                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         138116                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        68923                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         68923                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        68923                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          68923                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        68923                       # number of overall hits
system.cpu05.icache.overall_hits::total         68923                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           90                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           90                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           90                       # number of overall misses
system.cpu05.icache.overall_misses::total           90                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::cpu05.inst        69013                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        69013                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        69013                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        69013                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        69013                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        69013                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.001304                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001304                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.001304                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001304                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.001304                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001304                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.tags.replacements               9                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         660.471937                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              4030                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               9                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          447.777778                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   660.471937                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.644992                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.644992                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          591                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          589                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.577148                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           48649                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          48649                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        15138                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         15138                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         8394                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8394                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          214                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          214                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          138                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        23532                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          23532                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        23532                       # number of overall hits
system.cpu05.dcache.overall_hits::total         23532                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          166                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           71                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           25                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           83                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          237                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          237                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          237                       # number of overall misses
system.cpu05.dcache.overall_misses::total          237                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::cpu05.data        15304                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        15304                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         8465                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         8465                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        23769                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        23769                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        23769                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        23769                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.010847                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.010847                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.008387                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008387                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.104603                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.104603                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.375566                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.375566                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.009971                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.009971                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.009971                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.009971                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu05.dcache.writebacks::total               8                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      15634                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                      8774                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                      24408                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                     10872                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 10872                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        4394470                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                     69223                       # Number of instructions committed
system.cpu06.committedOps                       69223                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses               65925                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                      2900                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts         4969                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                      65925                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads             88779                       # number of times the integer registers were read
system.cpu06.num_int_register_writes            51710                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                       24471                       # number of memory refs
system.cpu06.num_load_insts                     15634                       # Number of load instructions
system.cpu06.num_store_insts                     8837                       # Number of store instructions
system.cpu06.num_idle_cycles             4324666.932160                       # Number of idle cycles
system.cpu06.num_busy_cycles             69803.067840                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.015884                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.984116                       # Percentage of idle cycles
system.cpu06.Branches                            9356                       # Number of branches fetched
system.cpu06.op_class::No_OpClass                 441      0.64%      0.64% # Class of executed instruction
system.cpu06.op_class::IntAlu                   40079     57.90%     58.54% # Class of executed instruction
system.cpu06.op_class::IntMult                    225      0.33%     58.86% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     58.86% # Class of executed instruction
system.cpu06.op_class::MemRead                  16110     23.27%     82.13% # Class of executed instruction
system.cpu06.op_class::MemWrite                  8837     12.77%     94.90% # Class of executed instruction
system.cpu06.op_class::IprAccess                 3531      5.10%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                    69223                       # Class of executed instruction
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      831                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    198     26.72%     26.72% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    45      6.07%     32.79% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    18      2.43%     35.22% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   480     64.78%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                741                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     198     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     45     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     18      4.08%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    180     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 441                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            43365410000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              44100000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              59220000      0.13%     98.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             475340000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        43944070000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.595142                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 615     80.08%     80.08% # number of callpals executed
system.cpu06.kern.callpal::rdps                    90     11.72%     91.80% # number of callpals executed
system.cpu06.kern.callpal::rti                     63      8.20%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  768                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.icache.tags.replacements              90                       # number of replacements
system.cpu06.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1054                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           11.711111                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst          511                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          138536                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         138536                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        69133                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         69133                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        69133                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          69133                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        69133                       # number of overall hits
system.cpu06.icache.overall_hits::total         69133                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           90                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           90                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           90                       # number of overall misses
system.cpu06.icache.overall_misses::total           90                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::cpu06.inst        69223                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        69223                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        69223                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        69223                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        69223                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        69223                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.001300                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001300                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.001300                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001300                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.001300                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001300                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.tags.replacements               8                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         611.147487                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               297                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           37.125000                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   611.147487                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.596824                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.596824                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          550                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           48859                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          48859                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        15201                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         15201                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         8389                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         8389                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          221                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          221                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          139                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        23590                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          23590                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        23590                       # number of overall hits
system.cpu06.dcache.overall_hits::total         23590                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          187                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          187                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           76                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           25                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           82                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          263                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          263                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          263                       # number of overall misses
system.cpu06.dcache.overall_misses::total          263                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::cpu06.data        15388                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        15388                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         8465                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         8465                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        23853                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        23853                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        23853                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        23853                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.012152                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.012152                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.008978                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.008978                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.101626                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.101626                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.371041                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.371041                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.011026                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.011026                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.011026                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.011026                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu06.dcache.writebacks::total               7                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                     125733                       # DTB read hits
system.cpu07.dtb.read_misses                       36                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  21735                       # DTB read accesses
system.cpu07.dtb.write_hits                     64162                       # DTB write hits
system.cpu07.dtb.write_misses                       7                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 15180                       # DTB write accesses
system.cpu07.dtb.data_hits                     189895                       # DTB hits
system.cpu07.dtb.data_misses                       43                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  36915                       # DTB accesses
system.cpu07.itb.fetch_hits                    190785                       # ITB hits
system.cpu07.itb.fetch_misses                       6                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                190791                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        4399160                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                    616773                       # Number of instructions committed
system.cpu07.committedOps                      616773                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses              572573                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                61285                       # Number of float alu accesses
system.cpu07.num_func_calls                     17383                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts        68626                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                     572573                       # number of integer instructions
system.cpu07.num_fp_insts                       61285                       # number of float instructions
system.cpu07.num_int_register_reads            842086                       # number of times the integer registers were read
system.cpu07.num_int_register_writes           414255                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads              64189                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             45437                       # number of times the floating registers were written
system.cpu07.num_mem_refs                      190828                       # number of memory refs
system.cpu07.num_load_insts                    126269                       # Number of load instructions
system.cpu07.num_store_insts                    64559                       # Number of store instructions
system.cpu07.num_idle_cycles             3776154.511222                       # Number of idle cycles
system.cpu07.num_busy_cycles             623005.488778                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.141619                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.858381                       # Percentage of idle cycles
system.cpu07.Branches                           93122                       # Number of branches fetched
system.cpu07.op_class::No_OpClass                7117      1.15%      1.15% # Class of executed instruction
system.cpu07.op_class::IntAlu                  378264     61.33%     62.48% # Class of executed instruction
system.cpu07.op_class::IntMult                   1571      0.25%     62.73% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     62.73% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 13983      2.27%     65.00% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     65.00% # Class of executed instruction
system.cpu07.op_class::FloatCvt                   565      0.09%     65.09% # Class of executed instruction
system.cpu07.op_class::FloatMult                11200      1.82%     66.91% # Class of executed instruction
system.cpu07.op_class::FloatDiv                   177      0.03%     66.94% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     66.94% # Class of executed instruction
system.cpu07.op_class::MemRead                 128603     20.85%     87.79% # Class of executed instruction
system.cpu07.op_class::MemWrite                 64648     10.48%     98.27% # Class of executed instruction
system.cpu07.op_class::IprAccess                10688      1.73%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                   616816                       # Class of executed instruction
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     79                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     2151                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    646     36.96%     36.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    45      2.57%     39.53% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    44      2.52%     42.05% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1013     57.95%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1748                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     646     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     45      3.36%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     44      3.28%     54.85% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    605     45.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1340                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            40629080000     92.36%     92.36% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              44100000      0.10%     92.46% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             118480000      0.27%     92.73% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            3199150000      7.27%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        43990810000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.597236                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.766590                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        7    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    7                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  19      0.94%      0.94% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  94      4.67%      5.61% # number of callpals executed
system.cpu07.kern.callpal::swpipl                1437     71.39%     77.00% # number of callpals executed
system.cpu07.kern.callpal::rdps                    95      4.72%     81.72% # number of callpals executed
system.cpu07.kern.callpal::rti                    222     11.03%     92.75% # number of callpals executed
system.cpu07.kern.callpal::callsys                132      6.56%     99.30% # number of callpals executed
system.cpu07.kern.callpal::rdunique                14      0.70%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 2013                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             316                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               138                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               138                      
system.cpu07.kern.mode_good::user                 138                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.436709                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.607930                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     822612990000     99.80%     99.80% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         1627270000      0.20%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     94                       # number of times the context was actually changed
system.cpu07.icache.tags.replacements            5202                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1349450                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            5202                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          259.409842                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1238834                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1238834                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       611614                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        611614                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       611614                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         611614                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       611614                       # number of overall hits
system.cpu07.icache.overall_hits::total        611614                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         5202                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         5202                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         5202                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         5202                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         5202                       # number of overall misses
system.cpu07.icache.overall_misses::total         5202                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::cpu07.inst       616816                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       616816                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       616816                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       616816                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       616816                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       616816                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.008434                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.008434                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.008434                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.008434                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.008434                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.008434                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.tags.replacements            5530                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         685.334694                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            529694                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            5530                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           95.785533                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   685.334694                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.669272                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.669272                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          782                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          712                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          388646                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         388646                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       118657                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        118657                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        60593                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        60593                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data         1007                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1007                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          736                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          736                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data       179250                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         179250                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       179250                       # number of overall hits
system.cpu07.dcache.overall_hits::total        179250                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         6074                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         6074                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         2209                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2209                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data          495                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          495                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data          648                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          648                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         8283                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         8283                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         8283                       # number of overall misses
system.cpu07.dcache.overall_misses::total         8283                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::cpu07.data       124731                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       124731                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        62802                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        62802                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data         1502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data         1384                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1384                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       187533                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       187533                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       187533                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       187533                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.048697                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.048697                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.035174                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.035174                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.329561                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.329561                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.468208                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.468208                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.044168                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.044168                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.044168                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.044168                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         2650                       # number of writebacks
system.cpu07.dcache.writebacks::total            2650                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      15790                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                      8786                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                      24576                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                     10872                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 10872                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        4394410                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                     69583                       # Number of instructions committed
system.cpu08.committedOps                       69583                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses               66273                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                      2900                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts         5137                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                      66273                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads             89139                       # number of times the integer registers were read
system.cpu08.num_int_register_writes            51890                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                       24639                       # number of memory refs
system.cpu08.num_load_insts                     15790                       # Number of load instructions
system.cpu08.num_store_insts                     8849                       # Number of store instructions
system.cpu08.num_idle_cycles             4324244.630782                       # Number of idle cycles
system.cpu08.num_busy_cycles             70165.369218                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.015967                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.984033                       # Percentage of idle cycles
system.cpu08.Branches                            9536                       # Number of branches fetched
system.cpu08.op_class::No_OpClass                 441      0.63%      0.63% # Class of executed instruction
system.cpu08.op_class::IntAlu                   40271     57.87%     58.51% # Class of executed instruction
system.cpu08.op_class::IntMult                    225      0.32%     58.83% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     58.83% # Class of executed instruction
system.cpu08.op_class::MemRead                  16266     23.38%     82.21% # Class of executed instruction
system.cpu08.op_class::MemWrite                  8849     12.72%     94.93% # Class of executed instruction
system.cpu08.op_class::IprAccess                 3531      5.07%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                    69583                       # Class of executed instruction
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      831                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    198     26.72%     26.72% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    45      6.07%     32.79% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    18      2.43%     35.22% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   480     64.78%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                741                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     198     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     45     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     18      4.08%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    180     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 441                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            43364810000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              44100000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              59220000      0.13%     98.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             475340000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        43943470000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.595142                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                 615     80.08%     80.08% # number of callpals executed
system.cpu08.kern.callpal::rdps                    90     11.72%     91.80% # number of callpals executed
system.cpu08.kern.callpal::rti                     63      8.20%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  768                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.icache.tags.replacements              90                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1122                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           12.466667                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          139256                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         139256                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        69493                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         69493                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        69493                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          69493                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        69493                       # number of overall hits
system.cpu08.icache.overall_hits::total         69493                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           90                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           90                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           90                       # number of overall misses
system.cpu08.icache.overall_misses::total           90                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::cpu08.inst        69583                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        69583                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        69583                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        69583                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        69583                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        69583                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001293                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001293                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001293                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001293                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001293                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001293                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.tags.replacements              11                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         709.501808                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs               263                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              11                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           23.909091                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   709.501808                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.692873                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.692873                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.649414                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           49188                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          49188                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        15321                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         15321                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8392                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8392                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          233                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          233                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          137                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          137                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        23713                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          23713                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        23713                       # number of overall hits
system.cpu08.dcache.overall_hits::total         23713                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          211                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           73                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           25                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           84                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          284                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          284                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          284                       # number of overall misses
system.cpu08.dcache.overall_misses::total          284                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::cpu08.data        15532                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        15532                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         8465                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         8465                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        23997                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        23997                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        23997                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        23997                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.013585                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.013585                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.008624                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.008624                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.096899                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.096899                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.380090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.380090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.011835                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.011835                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.011835                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.011835                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu08.dcache.writebacks::total               9                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      21606                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                     10499                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                      32105                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                     11037                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 11037                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        4394380                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                     97627                       # Number of instructions committed
system.cpu09.committedOps                       97627                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses               93920                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                      3810                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts         8730                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                      93920                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads            127876                       # number of times the integer registers were read
system.cpu09.num_int_register_writes            73803                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                       32168                       # number of memory refs
system.cpu09.num_load_insts                     21606                       # Number of load instructions
system.cpu09.num_store_insts                    10562                       # Number of store instructions
system.cpu09.num_idle_cycles             4295917.782391                       # Number of idle cycles
system.cpu09.num_busy_cycles             98462.217609                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.022406                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.977594                       # Percentage of idle cycles
system.cpu09.Branches                           14382                       # Number of branches fetched
system.cpu09.op_class::No_OpClass                 464      0.48%      0.48% # Class of executed instruction
system.cpu09.op_class::IntAlu                   60565     62.04%     62.51% # Class of executed instruction
system.cpu09.op_class::IntMult                    339      0.35%     62.86% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.86% # Class of executed instruction
system.cpu09.op_class::MemRead                  22094     22.63%     85.49% # Class of executed instruction
system.cpu09.op_class::MemWrite                 10562     10.82%     96.31% # Class of executed instruction
system.cpu09.op_class::IprAccess                 3603      3.69%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                    97627                       # Class of executed instruction
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      850                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    199     26.22%     26.22% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    45      5.93%     32.15% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    18      2.37%     34.52% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   497     65.48%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                759                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     199     44.92%     44.92% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     45     10.16%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     18      4.06%     59.14% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    181     40.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 443                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            43340300000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              44100000      0.10%     98.73% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              59220000      0.13%     98.86% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             499550000      1.14%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        43943170000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.364185                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.583663                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                 633     80.43%     80.43% # number of callpals executed
system.cpu09.kern.callpal::rdps                    91     11.56%     91.99% # number of callpals executed
system.cpu09.kern.callpal::rti                     63      8.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  787                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.icache.tags.replacements             302                       # number of replacements
system.cpu09.icache.tags.tagsinuse                503                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            128551                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             302                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          425.665563                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          503                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.982422                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.982422                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          195556                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         195556                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        97325                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         97325                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        97325                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          97325                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        97325                       # number of overall hits
system.cpu09.icache.overall_hits::total         97325                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          302                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          302                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          302                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          302                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          302                       # number of overall misses
system.cpu09.icache.overall_misses::total          302                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::cpu09.inst        97627                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        97627                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        97627                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        97627                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        97627                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        97627                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.003093                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003093                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.003093                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003093                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.003093                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003093                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.tags.replacements             282                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         721.270492                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              3322                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             282                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           11.780142                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   721.270492                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.704366                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.704366                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          652                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          636                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.636719                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           64680                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          64680                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        20701                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         20701                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        10083                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        10083                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          237                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          237                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          140                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          140                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        30784                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          30784                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        30784                       # number of overall hits
system.cpu09.dcache.overall_hits::total         30784                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          638                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          638                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           87                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           30                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           83                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          725                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          725                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          725                       # number of overall misses
system.cpu09.dcache.overall_misses::total          725                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::cpu09.data        21339                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        21339                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        10170                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        10170                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        31509                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        31509                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        31509                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        31509                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.029898                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.029898                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.008555                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.008555                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.112360                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.112360                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.372197                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.372197                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.023009                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.023009                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.023009                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.023009                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           34                       # number of writebacks
system.cpu09.dcache.writebacks::total              34                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      23000                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                     11029                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                      34029                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                     11073                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 11073                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        4394350                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                    105546                       # Number of instructions committed
system.cpu10.committedOps                      105546                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses              101717                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                      4094                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts         9408                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                     101717                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads            139153                       # number of times the integer registers were read
system.cpu10.num_int_register_writes            80258                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                       34092                       # number of memory refs
system.cpu10.num_load_insts                     23000                       # Number of load instructions
system.cpu10.num_store_insts                    11092                       # Number of store instructions
system.cpu10.num_idle_cycles             4287897.975127                       # Number of idle cycles
system.cpu10.num_busy_cycles             106452.024873                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.024225                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.975775                       # Percentage of idle cycles
system.cpu10.Branches                           15454                       # Number of branches fetched
system.cpu10.op_class::No_OpClass                 470      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                   66500     63.01%     63.45% # Class of executed instruction
system.cpu10.op_class::IntMult                    375      0.36%     63.81% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu10.op_class::MemRead                  23490     22.26%     86.06% # Class of executed instruction
system.cpu10.op_class::MemWrite                 11092     10.51%     96.57% # Class of executed instruction
system.cpu10.op_class::IprAccess                 3619      3.43%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                   105546                       # Class of executed instruction
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      854                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    199     26.08%     26.08% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    45      5.90%     31.98% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    18      2.36%     34.34% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   501     65.66%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                763                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     199     44.92%     44.92% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     45     10.16%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     18      4.06%     59.14% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    181     40.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 443                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            43344300000     98.64%     98.64% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              44100000      0.10%     98.74% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              59220000      0.13%     98.87% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             495250000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        43942870000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.361277                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.580603                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 637     80.53%     80.53% # number of callpals executed
system.cpu10.kern.callpal::rdps                    91     11.50%     92.04% # number of callpals executed
system.cpu10.kern.callpal::rti                     63      7.96%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  791                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.icache.tags.replacements             315                       # number of replacements
system.cpu10.icache.tags.tagsinuse         447.450686                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             57747                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             315                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          183.323810                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   447.450686                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.873927                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.873927                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          211408                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         211408                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       105230                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        105230                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       105230                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         105230                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       105230                       # number of overall hits
system.cpu10.icache.overall_hits::total        105230                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          316                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          316                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          316                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          316                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          316                       # number of overall misses
system.cpu10.icache.overall_misses::total          316                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::cpu10.inst       105546                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       105546                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       105546                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       105546                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       105546                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       105546                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.002994                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002994                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.002994                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002994                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.002994                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002994                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.tags.replacements             360                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         567.903643                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            137396                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             360                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          381.655556                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   567.903643                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.554593                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.554593                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          559                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          546                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.545898                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           68667                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          68667                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        21947                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         21947                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        10611                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        10611                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          239                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          239                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          141                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          141                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        32558                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          32558                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        32558                       # number of overall hits
system.cpu10.dcache.overall_hits::total         32558                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          782                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          782                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           85                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           32                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           82                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          867                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          867                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          867                       # number of overall misses
system.cpu10.dcache.overall_misses::total          867                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::cpu10.data        22729                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        22729                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        10696                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        10696                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        33425                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        33425                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        33425                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        33425                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.034405                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.034405                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.007947                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.007947                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.118081                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.118081                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.367713                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.367713                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.025939                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025939                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025939                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025939                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu10.dcache.writebacks::total              40                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      23672                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                     11287                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                      34959                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                     11073                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 11073                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        4394320                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                    109828                       # Number of instructions committed
system.cpu11.committedOps                      109828                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses              105930                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                      4242                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts         9799                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                     105930                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads            145355                       # number of times the integer registers were read
system.cpu11.num_int_register_writes            83757                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                       35022                       # number of memory refs
system.cpu11.num_load_insts                     23672                       # Number of load instructions
system.cpu11.num_store_insts                    11350                       # Number of store instructions
system.cpu11.num_idle_cycles             4283548.080649                       # Number of idle cycles
system.cpu11.num_busy_cycles             110771.919351                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.025208                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.974792                       # Percentage of idle cycles
system.cpu11.Branches                           16056                       # Number of branches fetched
system.cpu11.op_class::No_OpClass                 476      0.43%      0.43% # Class of executed instruction
system.cpu11.op_class::IntAlu                   69825     63.58%     64.01% # Class of executed instruction
system.cpu11.op_class::IntMult                    396      0.36%     64.37% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     64.37% # Class of executed instruction
system.cpu11.op_class::MemRead                  24162     22.00%     86.37% # Class of executed instruction
system.cpu11.op_class::MemWrite                 11350     10.33%     96.70% # Class of executed instruction
system.cpu11.op_class::IprAccess                 3619      3.30%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                   109828                       # Class of executed instruction
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      854                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    199     26.08%     26.08% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    45      5.90%     31.98% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    18      2.36%     34.34% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   501     65.66%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                763                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     199     44.92%     44.92% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     45     10.16%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     18      4.06%     59.14% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    181     40.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 443                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            43349380000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              44100000      0.10%     98.75% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              59220000      0.13%     98.89% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             489870000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        43942570000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.361277                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.580603                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 637     80.53%     80.53% # number of callpals executed
system.cpu11.kern.callpal::rdps                    91     11.50%     92.04% # number of callpals executed
system.cpu11.kern.callpal::rti                     63      7.96%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  791                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.icache.tags.replacements             341                       # number of replacements
system.cpu11.icache.tags.tagsinuse         442.450809                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             62864                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             341                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          184.351906                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   442.450809                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.864162                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.864162                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          219998                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         219998                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       109486                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        109486                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       109486                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         109486                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       109486                       # number of overall hits
system.cpu11.icache.overall_hits::total        109486                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          342                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          342                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          342                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          342                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          342                       # number of overall misses
system.cpu11.icache.overall_misses::total          342                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::cpu11.inst       109828                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       109828                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       109828                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       109828                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       109828                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       109828                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.003114                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003114                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.003114                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003114                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.003114                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003114                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.tags.replacements             412                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         572.092325                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             25118                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             412                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           60.966019                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   572.092325                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.558684                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.558684                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          563                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          548                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.549805                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           70611                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          70611                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        22509                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         22509                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        10863                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        10863                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          248                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          248                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          145                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          145                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        33372                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          33372                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        33372                       # number of overall hits
system.cpu11.dcache.overall_hits::total         33372                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          883                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          883                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           82                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           82                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           32                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           78                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          965                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          965                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          965                       # number of overall misses
system.cpu11.dcache.overall_misses::total          965                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::cpu11.data        23392                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        23392                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        10945                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        10945                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          223                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        34337                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        34337                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        34337                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        34337                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.037748                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037748                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.007492                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007492                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.114286                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.114286                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.349776                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.349776                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.028104                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.028104                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.028104                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028104                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu11.dcache.writebacks::total              43                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      16128                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                      8812                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                      24940                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                     10872                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 10872                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        4394290                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                     70363                       # Number of instructions committed
system.cpu12.committedOps                       70363                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses               67027                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                      2900                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts         5501                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                      67027                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads             89919                       # number of times the integer registers were read
system.cpu12.num_int_register_writes            52280                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                       25003                       # number of memory refs
system.cpu12.num_load_insts                     16128                       # Number of load instructions
system.cpu12.num_store_insts                     8875                       # Number of store instructions
system.cpu12.num_idle_cycles             4323339.517031                       # Number of idle cycles
system.cpu12.num_busy_cycles             70950.482969                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.016146                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.983854                       # Percentage of idle cycles
system.cpu12.Branches                            9926                       # Number of branches fetched
system.cpu12.op_class::No_OpClass                 441      0.63%      0.63% # Class of executed instruction
system.cpu12.op_class::IntAlu                   40687     57.82%     58.45% # Class of executed instruction
system.cpu12.op_class::IntMult                    225      0.32%     58.77% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     58.77% # Class of executed instruction
system.cpu12.op_class::MemRead                  16604     23.60%     82.37% # Class of executed instruction
system.cpu12.op_class::MemWrite                  8875     12.61%     94.98% # Class of executed instruction
system.cpu12.op_class::IprAccess                 3531      5.02%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                    70363                       # Class of executed instruction
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      831                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    198     26.72%     26.72% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    45      6.07%     32.79% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    18      2.43%     35.22% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   480     64.78%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                741                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     198     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     45     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     18      4.08%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    180     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 441                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            43363610000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              44100000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              59220000      0.13%     98.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             475340000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        43942270000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.595142                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 615     80.08%     80.08% # number of callpals executed
system.cpu12.kern.callpal::rdps                    90     11.72%     91.80% # number of callpals executed
system.cpu12.kern.callpal::rti                     63      8.20%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  768                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.icache.tags.replacements              90                       # number of replacements
system.cpu12.icache.tags.tagsinuse                499                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1054                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           11.711111                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          499                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.974609                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.974609                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          140816                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         140816                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        70273                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         70273                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        70273                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          70273                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        70273                       # number of overall hits
system.cpu12.icache.overall_hits::total         70273                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           90                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           90                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           90                       # number of overall misses
system.cpu12.icache.overall_misses::total           90                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::cpu12.inst        70363                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        70363                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        70363                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        70363                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        70363                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        70363                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001279                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001279                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001279                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001279                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001279                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001279                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.tags.replacements               6                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         565.053529                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs               842                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          140.333333                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   565.053529                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.551810                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.551810                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          517                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          514                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           49948                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          49948                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        15555                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         15555                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         8390                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8390                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          259                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          259                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          139                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        23945                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          23945                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        23945                       # number of overall hits
system.cpu12.dcache.overall_hits::total         23945                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          289                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          289                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           75                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           25                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           82                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          364                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          364                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          364                       # number of overall misses
system.cpu12.dcache.overall_misses::total          364                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::cpu12.data        15844                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        15844                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         8465                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         8465                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        24309                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        24309                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        24309                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        24309                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.018240                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.018240                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.008860                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.008860                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.088028                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.088028                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.371041                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.371041                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.014974                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.014974                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.014974                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.014974                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu12.dcache.writebacks::total               5                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      16219                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                      8819                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                      25038                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                     10872                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 10872                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        4394817                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                     70573                       # Number of instructions committed
system.cpu13.committedOps                       70573                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses               67230                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                      2900                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts         5599                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                      67230                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads             90129                       # number of times the integer registers were read
system.cpu13.num_int_register_writes            52385                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                       25101                       # number of memory refs
system.cpu13.num_load_insts                     16219                       # Number of load instructions
system.cpu13.num_store_insts                     8882                       # Number of store instructions
system.cpu13.num_idle_cycles             4323646.090009                       # Number of idle cycles
system.cpu13.num_busy_cycles             71170.909991                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.016194                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.983806                       # Percentage of idle cycles
system.cpu13.Branches                           10031                       # Number of branches fetched
system.cpu13.op_class::No_OpClass                 441      0.62%      0.62% # Class of executed instruction
system.cpu13.op_class::IntAlu                   40799     57.81%     58.44% # Class of executed instruction
system.cpu13.op_class::IntMult                    225      0.32%     58.75% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     58.75% # Class of executed instruction
system.cpu13.op_class::MemRead                  16695     23.66%     82.41% # Class of executed instruction
system.cpu13.op_class::MemWrite                  8882     12.59%     95.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                 3531      5.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                    70573                       # Class of executed instruction
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      831                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    198     26.72%     26.72% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    45      6.07%     32.79% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    18      2.43%     35.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   480     64.78%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                741                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     198     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     45     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     18      4.08%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    180     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 441                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            43368880000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              44100000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              59220000      0.13%     98.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             475340000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        43947540000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.595142                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 615     80.08%     80.08% # number of callpals executed
system.cpu13.kern.callpal::rdps                    90     11.72%     91.80% # number of callpals executed
system.cpu13.kern.callpal::rti                     63      8.20%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  768                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.icache.tags.replacements              91                       # number of replacements
system.cpu13.icache.tags.tagsinuse                509                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1017                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              91                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           11.175824                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          509                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.994141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          141237                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         141237                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        70482                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         70482                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        70482                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          70482                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        70482                       # number of overall hits
system.cpu13.icache.overall_hits::total         70482                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           91                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           91                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           91                       # number of overall misses
system.cpu13.icache.overall_misses::total           91                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::cpu13.inst        70573                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        70573                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        70573                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        70573                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        70573                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        70573                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001289                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001289                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001289                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001289                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001289                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001289                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.tags.replacements              10                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         719.460700                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              3380                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              10                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                 338                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   719.460700                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.702598                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.702598                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          635                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          630                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.620117                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           50153                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          50153                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        15619                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         15619                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         8351                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         8351                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          266                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          266                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          121                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          121                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        23970                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          23970                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        23970                       # number of overall hits
system.cpu13.dcache.overall_hits::total         23970                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          309                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          309                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          114                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          114                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           25                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          100                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          423                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          423                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          423                       # number of overall misses
system.cpu13.dcache.overall_misses::total          423                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::cpu13.data        15928                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        15928                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         8465                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         8465                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          291                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        24393                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        24393                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        24393                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        24393                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.019400                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.019400                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.013467                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.013467                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.085911                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.085911                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.452489                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.452489                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.017341                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.017341                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.017341                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.017341                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu13.dcache.writebacks::total              10                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      16310                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                      8826                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                      25136                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                     10872                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 10872                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        4394260                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                     70783                       # Number of instructions committed
system.cpu14.committedOps                       70783                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses               67433                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                      2900                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts         5697                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                      67433                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads             90339                       # number of times the integer registers were read
system.cpu14.num_int_register_writes            52490                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                       25199                       # number of memory refs
system.cpu14.num_load_insts                     16310                       # Number of load instructions
system.cpu14.num_store_insts                     8889                       # Number of store instructions
system.cpu14.num_idle_cycles             4322886.219036                       # Number of idle cycles
system.cpu14.num_busy_cycles             71373.780964                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.016243                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.983757                       # Percentage of idle cycles
system.cpu14.Branches                           10136                       # Number of branches fetched
system.cpu14.op_class::No_OpClass                 441      0.62%      0.62% # Class of executed instruction
system.cpu14.op_class::IntAlu                   40911     57.80%     58.42% # Class of executed instruction
system.cpu14.op_class::IntMult                    225      0.32%     58.74% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     58.74% # Class of executed instruction
system.cpu14.op_class::MemRead                  16786     23.71%     82.45% # Class of executed instruction
system.cpu14.op_class::MemWrite                  8889     12.56%     95.01% # Class of executed instruction
system.cpu14.op_class::IprAccess                 3531      4.99%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                    70783                       # Class of executed instruction
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      831                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    198     26.72%     26.72% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    45      6.07%     32.79% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    18      2.43%     35.22% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   480     64.78%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                741                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     198     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     45     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     18      4.08%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    180     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 441                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            43363310000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              44100000      0.10%     98.78% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              59220000      0.13%     98.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             475340000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        43941970000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.595142                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 615     80.08%     80.08% # number of callpals executed
system.cpu14.kern.callpal::rdps                    90     11.72%     91.80% # number of callpals executed
system.cpu14.kern.callpal::rti                     63      8.20%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  768                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.icache.tags.replacements              90                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1054                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           11.711111                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          141656                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         141656                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        70693                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         70693                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        70693                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          70693                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        70693                       # number of overall hits
system.cpu14.icache.overall_hits::total         70693                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           90                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           90                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           90                       # number of overall misses
system.cpu14.icache.overall_misses::total           90                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::cpu14.inst        70783                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        70783                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        70783                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        70783                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        70783                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        70783                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.001271                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001271                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.001271                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001271                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.001271                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001271                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.tags.replacements              28                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         646.370717                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               535                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           19.107143                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   646.370717                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.631221                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.631221                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          594                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           50370                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          50370                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        15661                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         15661                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         8379                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         8379                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          273                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          273                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          122                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          122                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        24040                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          24040                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        24040                       # number of overall hits
system.cpu14.dcache.overall_hits::total         24040                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          351                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          351                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           86                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           25                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           99                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           99                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          437                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          437                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          437                       # number of overall misses
system.cpu14.dcache.overall_misses::total          437                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::cpu14.data        16012                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        16012                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         8465                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         8465                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        24477                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        24477                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        24477                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        24477                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.021921                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.021921                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.010159                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.010159                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.083893                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.083893                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.447964                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.447964                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.017853                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.017853                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.017853                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.017853                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu14.dcache.writebacks::total              13                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      16736                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                      9378                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                      26114                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                     11790                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 11790                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        4394820                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                     74356                       # Number of instructions committed
system.cpu15.committedOps                       74356                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses               70782                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                      3076                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts         5464                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                      70782                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads             95221                       # number of times the integer registers were read
system.cpu15.num_int_register_writes            55499                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                       26177                       # number of memory refs
system.cpu15.num_load_insts                     16736                       # Number of load instructions
system.cpu15.num_store_insts                     9441                       # Number of store instructions
system.cpu15.num_idle_cycles             4319831.234296                       # Number of idle cycles
system.cpu15.num_busy_cycles             74988.765704                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.017063                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.982937                       # Percentage of idle cycles
system.cpu15.Branches                           10180                       # Number of branches fetched
system.cpu15.op_class::No_OpClass                 385      0.52%      0.52% # Class of executed instruction
system.cpu15.op_class::IntAlu                   43076     57.93%     58.45% # Class of executed instruction
system.cpu15.op_class::IntMult                    225      0.30%     58.75% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     58.75% # Class of executed instruction
system.cpu15.op_class::MemRead                  17269     23.22%     81.98% # Class of executed instruction
system.cpu15.op_class::MemWrite                  9462     12.73%     94.70% # Class of executed instruction
system.cpu15.op_class::IprAccess                 3939      5.30%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                    74356                       # Class of executed instruction
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     62                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      933                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    229     27.16%     27.16% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    45      5.34%     32.50% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    36      4.27%     36.77% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   533     63.23%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                843                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     229     42.49%     42.49% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     45      8.35%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     36      6.68%     57.51% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    229     42.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 539                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            43341090000     98.62%     98.62% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              44100000      0.10%     98.72% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              70200000      0.16%     98.88% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             492190000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        43947580000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.429644                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.639383                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 717     82.41%     82.41% # number of callpals executed
system.cpu15.kern.callpal::rdps                    90     10.34%     92.76% # number of callpals executed
system.cpu15.kern.callpal::rti                     63      7.24%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  870                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.icache.tags.replacements              86                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1126                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              86                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           13.093023                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          148798                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         148798                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        74270                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         74270                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        74270                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          74270                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        74270                       # number of overall hits
system.cpu15.icache.overall_hits::total         74270                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           86                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           86                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           86                       # number of overall misses
system.cpu15.icache.overall_misses::total           86                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::cpu15.inst        74356                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        74356                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        74356                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        74356                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        74356                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        74356                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001157                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001157                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001157                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001157                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001157                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001157                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.tags.replacements              48                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         868.829158                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               355                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              48                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            7.395833                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   868.829158                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.848466                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.848466                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          855                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           52325                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          52325                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        16232                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         16232                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8822                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8822                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          237                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          237                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          126                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        25054                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          25054                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        25054                       # number of overall hits
system.cpu15.dcache.overall_hits::total         25054                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          222                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          222                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          212                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          212                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           45                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data          117                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          434                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          434                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          434                       # number of overall misses
system.cpu15.dcache.overall_misses::total          434                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::cpu15.data        16454                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        16454                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9034                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9034                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        25488                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        25488                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        25488                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        25488                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.013492                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.013492                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.023467                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.023467                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.159574                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.159574                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.481481                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.481481                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.017028                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.017028                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.017028                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.017028                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu15.dcache.writebacks::total               9                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085274                       # Number of seconds simulated
sim_ticks                                 85274170000                       # Number of ticks simulated
final_tick                               4080558960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               83182996                       # Simulator instruction rate (inst/s)
host_op_rate                                 83182821                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            13283683458                       # Simulator tick rate (ticks/s)
host_mem_usage                                 516588                       # Number of bytes of host memory used
host_seconds                                     6.42                       # Real time elapsed on the host
sim_insts                                   533988325                       # Number of instructions simulated
sim_ops                                     533988325                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        454528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst        259648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data         70784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst       2195136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       1781120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst        892992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        614464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst        641600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        992448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst        143232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        153024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst        172672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data         59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst        106752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data         26432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         18176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst        448064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        172416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst        297216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        161280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst        339200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        227264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         24384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         13376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst       1007360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        458112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         12992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11889024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       454528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst       259648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst      2195136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst       892992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst       641600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst       143232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst       172672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst       448064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst       297216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst       339200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        13376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst      1007360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        12992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7027328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2805888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3510400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           7102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           2083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst           4057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           1106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst          34299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          27830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst          13953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           9601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst          10025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          15507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst           2238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           2391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst           2698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst           1668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst           7001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           2694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst           4644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           2520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst           5300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           3551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst          15740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           7158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              185766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         43842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          5330196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data          1563334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          3044861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data           830076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         25742098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         20886981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         10472010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          7205746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          7523967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         11638319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1679665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1794494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          2024904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data           695732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1251868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data           309965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           213148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data            36025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          5254393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          2021902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          3485417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1891311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          3977758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          2665098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           285948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data            47283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           156859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data            12759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         11813190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5372225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           152356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data            39778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139421164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      5330196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      3044861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     25742098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     10472010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      7523967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1679665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      2024904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1251868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       213148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      5254393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      3485417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      3977758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       285948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       156859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     11813190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       152356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82408636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32904313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8261728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41166041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32904313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         5330196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data         1563334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8263229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         3044861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data          830076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        25742098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        20886981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        10472010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         7205746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         7523967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        11638319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1679665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1794494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         2024904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data          695732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1251868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data          309965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          213148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data           36025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         5254393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         2021902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         3485417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1891311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         3977758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         2665098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          285948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data           47283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          156859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data           12759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        11813190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5372225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          152356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data           39778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180587205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    82427490000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2847520000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        266522056320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        266522056320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         88272067320                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         88272067320                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2370901875750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2370901875750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2725695999390                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2725695999390                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              221635                       # Transaction distribution
system.membus.trans_dist::ReadResp             221635                       # Transaction distribution
system.membus.trans_dist::WriteReq               5349                       # Transaction distribution
system.membus.trans_dist::WriteResp              5349                       # Transaction distribution
system.membus.trans_dist::Writeback             43842                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            15066                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8755                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           23821                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29602                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29602                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port        14204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::total        14204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave        18598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port        18264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::total        36862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port         8114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total         8114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port        11815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total        12099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port        68598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total        68598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave         1722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port       102928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total       104650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port        27906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total        27906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave          506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port        48528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total        49034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port        20052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total        20052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port        46213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total        46455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port         4476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total         4476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave          244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port         7196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total         7440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port         5396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total         5396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave          254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port         9577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total         9831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port         3336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total         3336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave          222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port         5325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total         5547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total         1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port        14002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total        14002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port        23182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total        23550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port         9288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total         9288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave          318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port        18141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total        18459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave          406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port        23989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total        24395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port         2034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total         2242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total         1650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port        31480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total        31480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave          446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port        38874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total        39320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total         1688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 626672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port       454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::total       454528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave        10510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port       453696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::total       464206                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port       259648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total       259648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave         1136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port       315456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total       316592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port      2195136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total      2195136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave         4575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port      3572928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total      3577503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port       892992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total       892992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave         1908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port      1524032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total      1525940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port       641664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total       641664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave          961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port      1764736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total      1765697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port       143232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total       143232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave          860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port       243584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total       244444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port       172672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total       172672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port       261824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total       262840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port       106752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total       106752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave          888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total       142968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port        18176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total        18176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port        34432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total        35264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port       448064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total       448064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port       645760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total       647232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port       297216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total       297216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave         1272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port       526336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total       527608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port       339200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total       339200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave         1624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port       685184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total       686808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port        24384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total        24384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port        49408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total        50240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port        13376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total        13376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port        26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total        27136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port      1007360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total      1007360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave         1661                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port      1146816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total      1148477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port        12992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total        12992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port        23488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19180971                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            323036                       # Request fanout histogram
system.membus.snoop_fanout::mean                   32                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                 323036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              32                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total              323036                       # Request fanout histogram
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     441416                       # DTB read hits
system.cpu00.dtb.read_misses                       27                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 134830                       # DTB read accesses
system.cpu00.dtb.write_hits                    203376                       # DTB write hits
system.cpu00.dtb.write_misses                       5                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                 62538                       # DTB write accesses
system.cpu00.dtb.data_hits                     644792                       # DTB hits
system.cpu00.dtb.data_misses                       32                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 197368                       # DTB accesses
system.cpu00.itb.fetch_hits                    755511                       # ITB hits
system.cpu00.itb.fetch_misses                      11                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                755522                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                        8496283                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2255383                       # Number of instructions committed
system.cpu00.committedOps                     2255383                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             2071081                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses               321245                       # Number of float alu accesses
system.cpu00.num_func_calls                    144222                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       201026                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    2071081                       # number of integer instructions
system.cpu00.num_fp_insts                      321245                       # number of float instructions
system.cpu00.num_int_register_reads           2910812                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          1475887                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             318139                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes            256756                       # number of times the floating registers were written
system.cpu00.num_mem_refs                      645511                       # number of memory refs
system.cpu00.num_load_insts                    441792                       # Number of load instructions
system.cpu00.num_store_insts                   203719                       # Number of store instructions
system.cpu00.num_idle_cycles             6249441.882947                       # Number of idle cycles
system.cpu00.num_busy_cycles             2246841.117053                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.264450                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.735550                       # Percentage of idle cycles
system.cpu00.Branches                          364397                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               12111      0.54%      0.54% # Class of executed instruction
system.cpu00.op_class::IntAlu                 1419959     62.96%     63.49% # Class of executed instruction
system.cpu00.op_class::IntMult                   2071      0.09%     63.59% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 66006      2.93%     66.51% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     66.51% # Class of executed instruction
system.cpu00.op_class::FloatCvt                   600      0.03%     66.54% # Class of executed instruction
system.cpu00.op_class::FloatMult                60672      2.69%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatDiv                   957      0.04%     69.27% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.27% # Class of executed instruction
system.cpu00.op_class::MemRead                 459398     20.37%     89.64% # Class of executed instruction
system.cpu00.op_class::MemWrite                203941      9.04%     98.68% # Class of executed instruction
system.cpu00.op_class::IprAccess                29700      1.32%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  2255415                       # Class of executed instruction
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    377                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     6975                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2805     42.58%     42.58% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    12      0.18%     42.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    87      1.32%     44.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    47      0.71%     44.79% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  3637     55.21%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               6588                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2805     49.13%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     12      0.21%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     87      1.52%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     47      0.82%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   2758     48.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                5709                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            72280540000     85.08%     85.08% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              18000000      0.02%     85.10% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              85260000      0.10%     85.20% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             124000000      0.15%     85.34% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           12451260000     14.66%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        84959060000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.758317                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.866576                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                  15      0.22%      0.22% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  63      0.93%      1.15% # number of callpals executed
system.cpu00.kern.callpal::swpipl                6205     91.44%     92.59% # number of callpals executed
system.cpu00.kern.callpal::rdps                   174      2.56%     95.15% # number of callpals executed
system.cpu00.kern.callpal::rti                    237      3.49%     98.64% # number of callpals executed
system.cpu00.kern.callpal::callsys                 90      1.33%     99.97% # number of callpals executed
system.cpu00.kern.callpal::rdunique                 2      0.03%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 6786                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             300                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                98                      
system.cpu00.kern.mode_good::user                  98                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.326667                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.492462                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     110524580000     94.19%     94.19% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         6819730000      5.81%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     63                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 6900                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6900                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16357                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5349                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        24442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   46514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9095                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31211                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   735947                       # Cumulative packet size per connected master and slave (bytes)
system.cpu00.icache.tags.replacements            7102                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           1960497                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7102                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          276.048578                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         4517932                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        4517932                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst      2248313                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       2248313                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst      2248313                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        2248313                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst      2248313                       # number of overall hits
system.cpu00.icache.overall_hits::total       2248313                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         7102                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         7102                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         7102                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         7102                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         7102                       # number of overall misses
system.cpu00.icache.overall_misses::total         7102                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::cpu00.inst      2255415                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      2255415                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst      2255415                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      2255415                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst      2255415                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      2255415                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.003149                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003149                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.003149                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003149                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.003149                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003149                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.tags.replacements            3658                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         917.671746                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            495531                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3658                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          135.465008                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   917.671746                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.896164                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.896164                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          899                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          847                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.877930                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1278139                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1278139                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       425098                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        425098                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       195488                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       195488                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         3948                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         3948                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         2645                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2645                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       620586                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         620586                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       620586                       # number of overall hits
system.cpu00.dcache.overall_hits::total        620586                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         5552                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         5552                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         1892                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1892                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          461                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          461                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data          834                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          834                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         7444                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         7444                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         7444                       # number of overall misses
system.cpu00.dcache.overall_misses::total         7444                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::cpu00.data       430650                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       430650                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       197380                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       197380                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         4409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         4409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         3479                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         3479                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       628030                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       628030                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       628030                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       628030                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.012892                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.012892                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.009586                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009586                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.104559                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.104559                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.239724                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.239724                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.011853                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.011853                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.011853                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.011853                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          786                       # number of writebacks
system.cpu00.dcache.writebacks::total             786                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                     136138                       # DTB read hits
system.cpu01.dtb.read_misses                       21                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  48636                       # DTB read accesses
system.cpu01.dtb.write_hits                     63386                       # DTB write hits
system.cpu01.dtb.write_misses                       5                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 22675                       # DTB write accesses
system.cpu01.dtb.data_hits                     199524                       # DTB hits
system.cpu01.dtb.data_misses                       26                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  71311                       # DTB accesses
system.cpu01.itb.fetch_hits                    277502                       # ITB hits
system.cpu01.itb.fetch_misses                      11                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                277513                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        8496220                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                    647970                       # Number of instructions committed
system.cpu01.committedOps                      647970                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses              588581                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses               117177                       # Number of float alu accesses
system.cpu01.num_func_calls                     15256                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts        67661                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                     588581                       # number of integer instructions
system.cpu01.num_fp_insts                      117177                       # number of float instructions
system.cpu01.num_int_register_reads            887647                       # number of times the integer registers were read
system.cpu01.num_int_register_writes           405721                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             114663                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             92872                       # number of times the floating registers were written
system.cpu01.num_mem_refs                      200142                       # number of memory refs
system.cpu01.num_load_insts                    136444                       # Number of load instructions
system.cpu01.num_store_insts                    63698                       # Number of store instructions
system.cpu01.num_idle_cycles             7850678.343884                       # Number of idle cycles
system.cpu01.num_busy_cycles             645541.656116                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.075980                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.924020                       # Percentage of idle cycles
system.cpu01.Branches                           89197                       # Number of branches fetched
system.cpu01.op_class::No_OpClass                3256      0.50%      0.50% # Class of executed instruction
system.cpu01.op_class::IntAlu                  384641     59.36%     59.86% # Class of executed instruction
system.cpu01.op_class::IntMult                   1447      0.22%     60.08% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     60.08% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 23784      3.67%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatCvt                   410      0.06%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMult                21464      3.31%     67.13% # Class of executed instruction
system.cpu01.op_class::FloatDiv                   503      0.08%     67.21% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     67.21% # Class of executed instruction
system.cpu01.op_class::MemRead                 138110     21.31%     88.52% # Class of executed instruction
system.cpu01.op_class::MemWrite                 63737      9.84%     98.36% # Class of executed instruction
system.cpu01.op_class::IprAccess                10644      1.64%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                   647996                       # Class of executed instruction
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    126                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     2297                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    616     31.87%     31.87% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    87      4.50%     36.37% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    43      2.22%     38.59% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  1187     61.41%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1933                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     616     46.70%     46.70% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     87      6.60%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     43      3.26%     56.56% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    573     43.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1319                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            81942610000     96.45%     96.45% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              85260000      0.10%     96.55% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             115020000      0.14%     96.68% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2818050000      3.32%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.482730                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.682359                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  12      0.56%      0.56% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  55      2.58%      3.15% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1594     74.84%     77.98% # number of callpals executed
system.cpu01.kern.callpal::rdps                   180      8.45%     86.43% # number of callpals executed
system.cpu01.kern.callpal::rti                    209      9.81%     96.24% # number of callpals executed
system.cpu01.kern.callpal::callsys                 78      3.66%     99.91% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 2      0.09%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 2130                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             108                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               156                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               108                      
system.cpu01.kern.mode_good::user                  81                      
system.cpu01.kern.mode_good::idle                  27                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.173077                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.626087                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       2117980000      2.57%      2.57% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         2476070000      3.01%      5.59% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        77658040000     94.41%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     55                       # number of times the context was actually changed
system.cpu01.icache.tags.replacements            4057                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            561924                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4057                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          138.507271                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1300049                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1300049                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       643939                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        643939                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       643939                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         643939                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       643939                       # number of overall hits
system.cpu01.icache.overall_hits::total        643939                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4057                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4057                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4057                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4057                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4057                       # number of overall misses
system.cpu01.icache.overall_misses::total         4057                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::cpu01.inst       647996                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       647996                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       647996                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       647996                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       647996                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       647996                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.006261                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.006261                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.006261                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.006261                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.006261                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.006261                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.tags.replacements            2328                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         769.090792                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             75874                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            2328                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           32.591924                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   769.090792                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.751065                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.751065                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          764                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          403914                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         403914                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       131627                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        131627                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        61389                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        61389                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          642                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          642                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          432                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          432                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       193016                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         193016                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       193016                       # number of overall hits
system.cpu01.dcache.overall_hits::total        193016                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         3848                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         3848                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1039                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1039                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data          306                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          306                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data          462                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          462                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         4887                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4887                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         4887                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4887                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::cpu01.data       135475                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       135475                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        62428                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        62428                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          894                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          894                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       197903                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       197903                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       197903                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       197903                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.028404                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.028404                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.016643                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.016643                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.322785                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.322785                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.516779                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.516779                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.024694                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.024694                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.024694                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.024694                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          505                       # number of writebacks
system.cpu01.dcache.writebacks::total             505                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1023989                       # DTB read hits
system.cpu02.dtb.read_misses                      488                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                 629766                       # DTB read accesses
system.cpu02.dtb.write_hits                    576711                       # DTB write hits
system.cpu02.dtb.write_misses                     179                       # DTB write misses
system.cpu02.dtb.write_acv                          7                       # DTB write access violations
system.cpu02.dtb.write_accesses                308460                       # DTB write accesses
system.cpu02.dtb.data_hits                    1600700                       # DTB hits
system.cpu02.dtb.data_misses                      667                       # DTB misses
system.cpu02.dtb.data_acv                           7                       # DTB access violations
system.cpu02.dtb.data_accesses                 938226                       # DTB accesses
system.cpu02.itb.fetch_hits                   3149673                       # ITB hits
system.cpu02.itb.fetch_misses                     373                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               3150046                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        8496734                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   5032300                       # Number of instructions committed
system.cpu02.committedOps                     5032300                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4486650                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses               813357                       # Number of float alu accesses
system.cpu02.num_func_calls                    169577                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       468383                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4486650                       # number of integer instructions
system.cpu02.num_fp_insts                      813357                       # number of float instructions
system.cpu02.num_int_register_reads           6689671                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          3046187                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             785797                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes            640895                       # number of times the floating registers were written
system.cpu02.num_mem_refs                     1604335                       # number of memory refs
system.cpu02.num_load_insts                   1026231                       # Number of load instructions
system.cpu02.num_store_insts                   578104                       # Number of store instructions
system.cpu02.num_idle_cycles             3481617.812005                       # Number of idle cycles
system.cpu02.num_busy_cycles             5015116.187995                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.590240                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.409760                       # Percentage of idle cycles
system.cpu02.Branches                          662916                       # Number of branches fetched
system.cpu02.op_class::No_OpClass              181473      3.61%      3.61% # Class of executed instruction
system.cpu02.op_class::IntAlu                 2798577     55.60%     59.21% # Class of executed instruction
system.cpu02.op_class::IntMult                  54873      1.09%     60.30% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     60.30% # Class of executed instruction
system.cpu02.op_class::FloatAdd                172866      3.43%     63.74% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     1      0.00%     63.74% # Class of executed instruction
system.cpu02.op_class::FloatCvt                 18808      0.37%     64.11% # Class of executed instruction
system.cpu02.op_class::FloatMult               126552      2.51%     66.62% # Class of executed instruction
system.cpu02.op_class::FloatDiv                 19068      0.38%     67.00% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    1      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     67.00% # Class of executed instruction
system.cpu02.op_class::MemRead                1037918     20.62%     87.62% # Class of executed instruction
system.cpu02.op_class::MemWrite                579284     11.51%     99.13% # Class of executed instruction
system.cpu02.op_class::IprAccess                43553      0.87%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5032974                       # Class of executed instruction
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    136                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     8781                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   2463     38.78%     38.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    16      0.25%     39.03% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    87      1.37%     40.40% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    65      1.02%     41.43% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  3720     58.57%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               6351                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    2462     48.95%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     16      0.32%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     87      1.73%     50.99% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     65      1.29%     52.29% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   2400     47.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                5030                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            74651760000     87.86%     87.86% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              22880000      0.03%     87.89% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              85260000      0.10%     87.99% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             147430000      0.17%     88.16% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           10058650000     11.84%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        84965980000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999594                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.645161                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.792001                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        3      5.66%      5.66% # number of syscalls executed
system.cpu02.kern.syscall::2                        1      1.89%      7.55% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      1.89%      9.43% # number of syscalls executed
system.cpu02.kern.syscall::4                        7     13.21%     22.64% # number of syscalls executed
system.cpu02.kern.syscall::17                       5      9.43%     32.08% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      1.89%     33.96% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.89%     35.85% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     30.19%     66.04% # number of syscalls executed
system.cpu02.kern.syscall::74                      15     28.30%     94.34% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      1.89%     96.23% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      1.89%     98.11% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      1.89%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   53                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 313      4.14%      4.14% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 247      3.26%      7.40% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.03%      7.43% # number of callpals executed
system.cpu02.kern.callpal::swpipl                5515     72.89%     80.32% # number of callpals executed
system.cpu02.kern.callpal::rdps                   263      3.48%     83.80% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.01%     83.81% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.01%     83.82% # number of callpals executed
system.cpu02.kern.callpal::rti                    668      8.83%     92.65% # number of callpals executed
system.cpu02.kern.callpal::callsys                414      5.47%     98.12% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.01%     98.14% # number of callpals executed
system.cpu02.kern.callpal::rdunique               140      1.85%     99.99% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.01%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 7566                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             915                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               532                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               532                      
system.cpu02.kern.mode_good::user                 532                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.581421                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.735314                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      54641830000     64.13%     64.13% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        30562160000     35.87%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    247                       # number of times the context was actually changed
system.cpu02.icache.tags.replacements           34299                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           5001555                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           34299                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          145.822181                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        10100247                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       10100247                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      4998675                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       4998675                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      4998675                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        4998675                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      4998675                       # number of overall hits
system.cpu02.icache.overall_hits::total       4998675                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst        34299                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        34299                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst        34299                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        34299                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst        34299                       # number of overall misses
system.cpu02.icache.overall_misses::total        34299                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::cpu02.inst      5032974                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      5032974                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      5032974                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      5032974                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      5032974                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      5032974                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006815                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006815                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006815                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006815                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006815                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006815                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.tags.replacements           32426                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         960.489685                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1692797                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           32426                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           52.204928                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   960.489685                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.937978                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.937978                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          741                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         3242643                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        3242643                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       995172                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        995172                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       554243                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       554243                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data         5078                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         5078                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         4851                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4851                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1549415                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1549415                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1549415                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1549415                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        23702                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        23702                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        15757                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        15757                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data         1637                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1637                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data         1668                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1668                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data        39459                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        39459                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data        39459                       # number of overall misses
system.cpu02.dcache.overall_misses::total        39459                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::cpu02.data      1018874                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1018874                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       570000                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       570000                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data         6715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         6715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data         6519                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         6519                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1588874                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1588874                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1588874                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1588874                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.023263                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.023263                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.027644                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.027644                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.243783                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.243783                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.255867                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.255867                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.024835                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.024835                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.024835                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.024835                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        17400                       # number of writebacks
system.cpu02.dcache.writebacks::total           17400                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                     580268                       # DTB read hits
system.cpu03.dtb.read_misses                      501                       # DTB read misses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_accesses                 321879                       # DTB read accesses
system.cpu03.dtb.write_hits                    287210                       # DTB write hits
system.cpu03.dtb.write_misses                      43                       # DTB write misses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_accesses                152807                       # DTB write accesses
system.cpu03.dtb.data_hits                     867478                       # DTB hits
system.cpu03.dtb.data_misses                      544                       # DTB misses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_accesses                 474686                       # DTB accesses
system.cpu03.itb.fetch_hits                   1832463                       # ITB hits
system.cpu03.itb.fetch_misses                     238                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               1832701                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        8492975                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2947924                       # Number of instructions committed
system.cpu03.committedOps                     2947924                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             2590525                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses               771828                       # Number of float alu accesses
system.cpu03.num_func_calls                     47094                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       339830                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    2590525                       # number of integer instructions
system.cpu03.num_fp_insts                      771828                       # number of float instructions
system.cpu03.num_int_register_reads           4069919                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          1639880                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             755979                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes            612675                       # number of times the floating registers were written
system.cpu03.num_mem_refs                      871071                       # number of memory refs
system.cpu03.num_load_insts                    582682                       # Number of load instructions
system.cpu03.num_store_insts                   288389                       # Number of store instructions
system.cpu03.num_idle_cycles             5556273.357823                       # Number of idle cycles
system.cpu03.num_busy_cycles             2936701.642177                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.345780                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.654220                       # Percentage of idle cycles
system.cpu03.Branches                          403855                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22935      0.78%      0.78% # Class of executed instruction
system.cpu03.op_class::IntAlu                 1698845     57.62%     58.40% # Class of executed instruction
system.cpu03.op_class::IntMult                   5037      0.17%     58.57% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     58.57% # Class of executed instruction
system.cpu03.op_class::FloatAdd                159599      5.41%     63.98% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.98% # Class of executed instruction
system.cpu03.op_class::FloatCvt                  4883      0.17%     64.14% # Class of executed instruction
system.cpu03.op_class::FloatMult               140936      4.78%     68.92% # Class of executed instruction
system.cpu03.op_class::FloatDiv                  4014      0.14%     69.06% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     69.06% # Class of executed instruction
system.cpu03.op_class::MemRead                 589518     19.99%     89.05% # Class of executed instruction
system.cpu03.op_class::MemWrite                288832      9.80%     98.85% # Class of executed instruction
system.cpu03.op_class::IprAccess                33890      1.15%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  2948489                       # Class of executed instruction
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    137                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     6216                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1657     37.69%     37.69% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    87      1.98%     39.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    82      1.87%     41.54% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  2570     58.46%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               4396                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1657     48.64%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     87      2.55%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     82      2.41%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1581     46.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                3407                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            76541800000     90.13%     90.13% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              85260000      0.10%     90.23% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             217620000      0.26%     90.48% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            8083700000      9.52%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        84928380000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.615175                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.775023                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        2     40.00%     40.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     20.00%     60.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     20.00%     80.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     20.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    5                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  67      1.28%      1.28% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 297      5.66%      6.94% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.10%      7.04% # number of callpals executed
system.cpu03.kern.callpal::swpipl                3599     68.63%     75.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                   182      3.47%     79.14% # number of callpals executed
system.cpu03.kern.callpal::rti                    628     11.98%     91.11% # number of callpals executed
system.cpu03.kern.callpal::callsys                400      7.63%     98.74% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.04%     98.78% # number of callpals executed
system.cpu03.kern.callpal::rdunique                64      1.22%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 5244                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             925                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               483                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               483                      
system.cpu03.kern.mode_good::user                 483                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.522162                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.686080                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      67654870000     79.36%     79.36% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        17593020000     20.64%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    297                       # number of times the context was actually changed
system.cpu03.icache.tags.replacements           13953                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           2944221                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           13953                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          211.009890                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         5910931                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        5910931                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      2934536                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2934536                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      2934536                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2934536                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      2934536                       # number of overall hits
system.cpu03.icache.overall_hits::total       2934536                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst        13953                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        13953                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst        13953                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        13953                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst        13953                       # number of overall misses
system.cpu03.icache.overall_misses::total        13953                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::cpu03.inst      2948489                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2948489                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      2948489                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2948489                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      2948489                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2948489                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.004732                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004732                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.004732                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004732                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.004732                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004732                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.tags.replacements           12948                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         889.271637                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            980811                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           12948                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           75.750000                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   889.271637                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.868429                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.868429                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          527                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.608398                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1756927                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1756927                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       563972                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        563972                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       278873                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       278873                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data         2971                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         2971                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         2483                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2483                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data       842845                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         842845                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       842845                       # number of overall hits
system.cpu03.dcache.overall_hits::total        842845                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        14329                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        14329                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         4914                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         4914                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data          893                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          893                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data         1125                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1125                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data        19243                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        19243                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data        19243                       # number of overall misses
system.cpu03.dcache.overall_misses::total        19243                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::cpu03.data       578301                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       578301                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       283787                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       283787                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data         3864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         3864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data         3608                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         3608                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       862088                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       862088                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       862088                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       862088                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.024778                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.024778                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.017316                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.017316                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.231108                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.231108                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.311807                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.311807                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.022321                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022321                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.022321                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022321                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         6006                       # number of writebacks
system.cpu03.dcache.writebacks::total            6006                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                     261589                       # DTB read hits
system.cpu04.dtb.read_misses                      478                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                 142854                       # DTB read accesses
system.cpu04.dtb.write_hits                    204784                       # DTB write hits
system.cpu04.dtb.write_misses                     124                       # DTB write misses
system.cpu04.dtb.write_acv                         14                       # DTB write access violations
system.cpu04.dtb.write_accesses                 85850                       # DTB write accesses
system.cpu04.dtb.data_hits                     466373                       # DTB hits
system.cpu04.dtb.data_misses                      602                       # DTB misses
system.cpu04.dtb.data_acv                          14                       # DTB access violations
system.cpu04.dtb.data_accesses                 228704                       # DTB accesses
system.cpu04.itb.fetch_hits                    635934                       # ITB hits
system.cpu04.itb.fetch_misses                     296                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                636230                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        8527510                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   1237415                       # Number of instructions committed
system.cpu04.committedOps                     1237415                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             1196474                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                 4019                       # Number of float alu accesses
system.cpu04.num_func_calls                     33442                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       126150                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    1196474                       # number of integer instructions
system.cpu04.num_fp_insts                        4019                       # number of float instructions
system.cpu04.num_int_register_reads           1672933                       # number of times the integer registers were read
system.cpu04.num_int_register_writes           851571                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads               2642                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes              2454                       # number of times the floating registers were written
system.cpu04.num_mem_refs                      467894                       # number of memory refs
system.cpu04.num_load_insts                    262654                       # Number of load instructions
system.cpu04.num_store_insts                   205240                       # Number of store instructions
system.cpu04.num_idle_cycles             7289233.995425                       # Number of idle cycles
system.cpu04.num_busy_cycles             1238276.004575                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.145210                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.854790                       # Percentage of idle cycles
system.cpu04.Branches                          170372                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               21364      1.73%      1.73% # Class of executed instruction
system.cpu04.op_class::IntAlu                  721362     58.27%     59.99% # Class of executed instruction
system.cpu04.op_class::IntMult                   1408      0.11%     60.11% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     60.11% # Class of executed instruction
system.cpu04.op_class::FloatAdd                  1202      0.10%     60.20% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     60.20% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     60.20% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     60.20% # Class of executed instruction
system.cpu04.op_class::FloatDiv                   227      0.02%     60.22% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     60.22% # Class of executed instruction
system.cpu04.op_class::MemRead                 266811     21.55%     81.77% # Class of executed instruction
system.cpu04.op_class::MemWrite                205599     16.61%     98.38% # Class of executed instruction
system.cpu04.op_class::IprAccess                20058      1.62%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  1238031                       # Class of executed instruction
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     93                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     3617                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    853     35.59%     35.59% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    87      3.63%     39.22% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    17      0.71%     39.92% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1440     60.08%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               2397                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     851     47.57%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     87      4.86%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     17      0.95%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    834     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1789                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            83539150000     97.97%     97.97% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              85260000      0.10%     98.07% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              54880000      0.06%     98.13% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            1594880000      1.87%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        85274170000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.997655                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.579167                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.746350                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1      6.25%      6.25% # number of syscalls executed
system.cpu04.kern.syscall::3                        2     12.50%     18.75% # number of syscalls executed
system.cpu04.kern.syscall::4                        1      6.25%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      6.25%     31.25% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      6.25%     37.50% # number of syscalls executed
system.cpu04.kern.syscall::19                       1      6.25%     43.75% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      6.25%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     18.75%     68.75% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     25.00%     93.75% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      6.25%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   16                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.62%      0.62% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  66      2.54%      3.15% # number of callpals executed
system.cpu04.kern.callpal::tbi                      2      0.08%      3.23% # number of callpals executed
system.cpu04.kern.callpal::swpipl                2055     79.01%     82.24% # number of callpals executed
system.cpu04.kern.callpal::rdps                   180      6.92%     89.16% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.04%     89.20% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.04%     89.23% # number of callpals executed
system.cpu04.kern.callpal::rti                    238      9.15%     98.39% # number of callpals executed
system.cpu04.kern.callpal::callsys                 40      1.54%     99.92% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.08%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 2601                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             304                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               140                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               140                      
system.cpu04.kern.mode_good::user                 140                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.460526                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.630631                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      79273580000     92.96%     92.96% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         6000590000      7.04%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     66                       # number of times the context was actually changed
system.cpu04.icache.tags.replacements           10025                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.988529                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           1227076                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           10025                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          122.401596                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   511.988529                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.999978                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2486088                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2486088                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      1228005                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1228005                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      1228005                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1228005                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      1228005                       # number of overall hits
system.cpu04.icache.overall_hits::total       1228005                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst        10026                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        10026                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst        10026                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        10026                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst        10026                       # number of overall misses
system.cpu04.icache.overall_misses::total        10026                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::cpu04.inst      1238031                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1238031                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      1238031                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1238031                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      1238031                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1238031                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.008098                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.008098                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.008098                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.008098                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.008098                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.008098                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.tags.replacements           16452                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         753.213114                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            442662                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           16452                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           26.906273                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   753.213114                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.735560                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.735560                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          584                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          951265                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         951265                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       251271                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        251271                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       193187                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       193187                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data         2169                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2169                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         2157                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2157                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data       444458                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         444458                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       444458                       # number of overall hits
system.cpu04.dcache.overall_hits::total        444458                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         8481                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         8481                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         9144                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         9144                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data          255                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          255                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data          204                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data        17625                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        17625                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data        17625                       # number of overall misses
system.cpu04.dcache.overall_misses::total        17625                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::cpu04.data       259752                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       259752                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       202331                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       202331                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data         2424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         2424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data         2361                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         2361                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       462083                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       462083                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       462083                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       462083                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.032650                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.032650                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.045193                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.045193                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105198                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105198                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.086404                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.086404                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.038142                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.038142                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.038142                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.038142                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        10045                       # number of writebacks
system.cpu04.dcache.writebacks::total           10045                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      56241                       # DTB read hits
system.cpu05.dtb.read_misses                      324                       # DTB read misses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_accesses                   1832                       # DTB read accesses
system.cpu05.dtb.write_hits                     34275                       # DTB write hits
system.cpu05.dtb.write_misses                      38                       # DTB write misses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_accesses                   878                       # DTB write accesses
system.cpu05.dtb.data_hits                      90516                       # DTB hits
system.cpu05.dtb.data_misses                      362                       # DTB misses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_accesses                   2710                       # DTB accesses
system.cpu05.itb.fetch_hits                     42950                       # ITB hits
system.cpu05.itb.fetch_misses                     125                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 43075                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        8496200                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                    289656                       # Number of instructions committed
system.cpu05.committedOps                      289656                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses              277992                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                  249                       # Number of float alu accesses
system.cpu05.num_func_calls                      8712                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts        29989                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                     277992                       # number of integer instructions
system.cpu05.num_fp_insts                         249                       # number of float instructions
system.cpu05.num_int_register_reads            370756                       # number of times the integer registers were read
system.cpu05.num_int_register_writes           211405                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                120                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes               121                       # number of times the floating registers were written
system.cpu05.num_mem_refs                       91716                       # number of memory refs
system.cpu05.num_load_insts                     57118                       # Number of load instructions
system.cpu05.num_store_insts                    34598                       # Number of store instructions
system.cpu05.num_idle_cycles             8207172.453925                       # Number of idle cycles
system.cpu05.num_busy_cycles             289027.546075                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.034018                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.965982                       # Percentage of idle cycles
system.cpu05.Branches                           42679                       # Number of branches fetched
system.cpu05.op_class::No_OpClass                3692      1.27%      1.27% # Class of executed instruction
system.cpu05.op_class::IntAlu                  178952     61.70%     62.97% # Class of executed instruction
system.cpu05.op_class::IntMult                    748      0.26%     63.23% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     63.23% # Class of executed instruction
system.cpu05.op_class::FloatAdd                    42      0.01%     63.24% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.24% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.24% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.24% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     3      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.25% # Class of executed instruction
system.cpu05.op_class::MemRead                  58978     20.33%     83.58% # Class of executed instruction
system.cpu05.op_class::MemWrite                 34621     11.94%     95.52% # Class of executed instruction
system.cpu05.op_class::IprAccess                13003      4.48%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                   290039                       # Class of executed instruction
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    106                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     2391                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    488     29.88%     29.88% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    87      5.33%     35.21% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    18      1.10%     36.31% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1040     63.69%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               1633                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     488     45.91%     45.91% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     87      8.18%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     18      1.69%     55.79% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    470     44.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1063                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            83699600000     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              85260000      0.10%     98.62% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              59250000      0.07%     98.69% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            1116830000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.451923                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.650949                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::swpctx                  57      3.21%      3.21% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.22%      3.43% # number of callpals executed
system.cpu05.kern.callpal::swpipl                1356     76.27%     79.70% # number of callpals executed
system.cpu05.kern.callpal::rdps                   179     10.07%     89.76% # number of callpals executed
system.cpu05.kern.callpal::rti                    172      9.67%     99.44% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      0.51%     99.94% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.06%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 1778                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             229                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.292576                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.452703                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      67130430000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          163740000      0.24%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu05.icache.tags.replacements            2238                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           3120336                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            2238                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1394.252011                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          582316                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         582316                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       287801                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        287801                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       287801                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         287801                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       287801                       # number of overall hits
system.cpu05.icache.overall_hits::total        287801                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         2238                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2238                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         2238                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2238                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         2238                       # number of overall misses
system.cpu05.icache.overall_misses::total         2238                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::cpu05.inst       290039                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       290039                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       290039                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       290039                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       290039                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       290039                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007716                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007716                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007716                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007716                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007716                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007716                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.tags.replacements            2069                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         850.022433                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1736631                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            2069                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          839.357661                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   850.022433                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.830100                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.830100                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          823                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          184798                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         184798                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        54109                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         54109                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        32300                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        32300                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          808                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          808                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          709                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          709                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        86409                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          86409                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        86409                       # number of overall hits
system.cpu05.dcache.overall_hits::total         86409                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1794                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1794                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1088                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1088                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           67                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data          135                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2882                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2882                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2882                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2882                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::cpu05.data        55903                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        55903                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        33388                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        33388                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          844                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          844                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        89291                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        89291                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        89291                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        89291                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.032091                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.032091                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.032587                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.032587                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.076571                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.076571                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.159953                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.159953                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.032276                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.032276                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.032276                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.032276                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu05.dcache.writebacks::total            1028                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                     170968                       # DTB read hits
system.cpu06.dtb.read_misses                       25                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                 107563                       # DTB read accesses
system.cpu06.dtb.write_hits                     81731                       # DTB write hits
system.cpu06.dtb.write_misses                       5                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 49760                       # DTB write accesses
system.cpu06.dtb.data_hits                     252699                       # DTB hits
system.cpu06.dtb.data_misses                       30                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                 157323                       # DTB accesses
system.cpu06.itb.fetch_hits                    568302                       # ITB hits
system.cpu06.itb.fetch_misses                      10                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                568312                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        8496208                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                    838501                       # Number of instructions committed
system.cpu06.committedOps                      838501                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses              724324                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses               255122                       # Number of float alu accesses
system.cpu06.num_func_calls                     11664                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts        83796                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                     724324                       # number of integer instructions
system.cpu06.num_fp_insts                      255122                       # number of float instructions
system.cpu06.num_int_register_reads           1161697                       # number of times the integer registers were read
system.cpu06.num_int_register_writes           452926                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             253455                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes            204334                       # number of times the floating registers were written
system.cpu06.num_mem_refs                      253162                       # number of memory refs
system.cpu06.num_load_insts                    171188                       # Number of load instructions
system.cpu06.num_store_insts                    81974                       # Number of store instructions
system.cpu06.num_idle_cycles             7660819.620263                       # Number of idle cycles
system.cpu06.num_busy_cycles             835388.379737                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.098325                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.901675                       # Percentage of idle cycles
system.cpu06.Branches                          100525                       # Number of branches fetched
system.cpu06.op_class::No_OpClass                3868      0.46%      0.46% # Class of executed instruction
system.cpu06.op_class::IntAlu                  467527     55.76%     56.22% # Class of executed instruction
system.cpu06.op_class::IntMult                   1096      0.13%     56.35% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     56.35% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 52473      6.26%     62.61% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.61% # Class of executed instruction
system.cpu06.op_class::FloatCvt                   265      0.03%     62.64% # Class of executed instruction
system.cpu06.op_class::FloatMult                48640      5.80%     68.44% # Class of executed instruction
system.cpu06.op_class::FloatDiv                   592      0.07%     68.51% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     68.51% # Class of executed instruction
system.cpu06.op_class::MemRead                 172535     20.58%     89.08% # Class of executed instruction
system.cpu06.op_class::MemWrite                 81994      9.78%     98.86% # Class of executed instruction
system.cpu06.op_class::IprAccess                 9541      1.14%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                   838531                       # Class of executed instruction
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    114                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     2088                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    544     30.77%     30.77% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    88      4.98%     35.75% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    34      1.92%     37.67% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  1102     62.33%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1768                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     544     46.22%     46.22% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     88      7.48%     53.70% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     34      2.89%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    511     43.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1177                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            82700340000     97.34%     97.34% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              85570000      0.10%     97.44% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              94880000      0.11%     97.55% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2080150000      2.45%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.463702                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.665724                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   6      0.31%      0.31% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  37      1.92%      2.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl                1468     76.18%     78.41% # number of callpals executed
system.cpu06.kern.callpal::rdps                   177      9.19%     87.60% # number of callpals executed
system.cpu06.kern.callpal::rti                    179      9.29%     96.89% # number of callpals executed
system.cpu06.kern.callpal::callsys                 58      3.01%     99.90% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 2      0.10%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1927                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             216                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                63                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                63                      
system.cpu06.kern.mode_good::user                  63                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.291667                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.451613                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     123729600000     95.81%     95.81% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         5416880000      4.19%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     37                       # number of times the context was actually changed
system.cpu06.icache.tags.replacements            2698                       # number of replacements
system.cpu06.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           1129009                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            2698                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          418.461453                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst          511                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1679760                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1679760                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       835833                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        835833                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       835833                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         835833                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       835833                       # number of overall hits
system.cpu06.icache.overall_hits::total        835833                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         2698                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2698                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         2698                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2698                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         2698                       # number of overall misses
system.cpu06.icache.overall_misses::total         2698                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::cpu06.inst       838531                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       838531                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       838531                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       838531                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       838531                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       838531                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.003218                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003218                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.003218                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003218                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.003218                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003218                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.tags.replacements            1835                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         605.954865                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1385891                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1835                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          755.253951                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   605.954865                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.591753                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.591753                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          706                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          509236                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         509236                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       167117                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        167117                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        80163                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80163                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          558                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          558                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          375                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          375                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data       247280                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         247280                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       247280                       # number of overall hits
system.cpu06.dcache.overall_hits::total        247280                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         3278                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         3278                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          751                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          751                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data          210                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          210                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data          335                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          335                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         4029                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         4029                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         4029                       # number of overall misses
system.cpu06.dcache.overall_misses::total         4029                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::cpu06.data       170395                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       170395                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        80914                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        80914                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          710                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          710                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       251309                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       251309                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       251309                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       251309                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.019238                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.019238                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.009281                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.009281                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.273438                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.273438                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.471831                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.471831                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.016032                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.016032                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.016032                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.016032                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          429                       # number of writebacks
system.cpu06.dcache.writebacks::total             429                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      52550                       # DTB read hits
system.cpu07.dtb.read_misses                       10                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                    185                       # DTB read accesses
system.cpu07.dtb.write_hits                     24659                       # DTB write hits
system.cpu07.dtb.write_misses                       6                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                    79                       # DTB write accesses
system.cpu07.dtb.data_hits                      77209                       # DTB hits
system.cpu07.dtb.data_misses                       16                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                    264                       # DTB accesses
system.cpu07.itb.fetch_hits                     23312                       # ITB hits
system.cpu07.itb.fetch_misses                       8                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 23320                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        8495638                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                    242827                       # Number of instructions committed
system.cpu07.committedOps                      242827                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses              234607                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                  841                       # Number of float alu accesses
system.cpu07.num_func_calls                      9188                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts        23725                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                     234607                       # number of integer instructions
system.cpu07.num_fp_insts                         841                       # number of float instructions
system.cpu07.num_int_register_reads            324083                       # number of times the integer registers were read
system.cpu07.num_int_register_writes           183356                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                423                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes               430                       # number of times the floating registers were written
system.cpu07.num_mem_refs                       77450                       # number of memory refs
system.cpu07.num_load_insts                     52635                       # Number of load instructions
system.cpu07.num_store_insts                    24815                       # Number of store instructions
system.cpu07.num_idle_cycles             8253766.749765                       # Number of idle cycles
system.cpu07.num_busy_cycles             241871.250235                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.028470                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.971530                       # Percentage of idle cycles
system.cpu07.Branches                           37057                       # Number of branches fetched
system.cpu07.op_class::No_OpClass                1138      0.47%      0.47% # Class of executed instruction
system.cpu07.op_class::IntAlu                  154665     63.69%     64.16% # Class of executed instruction
system.cpu07.op_class::IntMult                    853      0.35%     64.51% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     64.51% # Class of executed instruction
system.cpu07.op_class::FloatAdd                    33      0.01%     64.52% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     5      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     64.52% # Class of executed instruction
system.cpu07.op_class::MemRead                  53655     22.09%     86.62% # Class of executed instruction
system.cpu07.op_class::MemWrite                 24825     10.22%     96.84% # Class of executed instruction
system.cpu07.op_class::IprAccess                 7669      3.16%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                   242843                       # Class of executed instruction
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    107                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     1784                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    432     27.85%     27.85% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    87      5.61%     33.46% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    23      1.48%     34.95% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1009     65.05%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1551                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     432     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     87      9.13%     54.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     23      2.41%     56.87% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    411     43.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 953                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            83341330000     98.10%     98.10% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              85260000      0.10%     98.20% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              68610000      0.08%     98.28% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            1460110000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        84955310000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.407334                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.614442                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   2      0.12%      0.12% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  13      0.79%      0.91% # number of callpals executed
system.cpu07.kern.callpal::swpipl                1319     79.89%     80.80% # number of callpals executed
system.cpu07.kern.callpal::rdps                   179     10.84%     91.64% # number of callpals executed
system.cpu07.kern.callpal::rti                    123      7.45%     99.09% # number of callpals executed
system.cpu07.kern.callpal::callsys                 13      0.79%     99.88% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 2      0.12%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1651                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             136                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                14                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.102941                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.186667                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      82090160000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           11750000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     13                       # number of times the context was actually changed
system.cpu07.icache.tags.replacements            1668                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            273941                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1668                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          164.233213                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          487354                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         487354                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       241175                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        241175                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       241175                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         241175                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       241175                       # number of overall hits
system.cpu07.icache.overall_hits::total        241175                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1668                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1668                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1668                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1668                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1668                       # number of overall misses
system.cpu07.icache.overall_misses::total         1668                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::cpu07.inst       242843                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       242843                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       242843                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       242843                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       242843                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       242843                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006869                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006869                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006869                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006869                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006869                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006869                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.tags.replacements             952                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         657.552949                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             21715                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             952                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           22.809874                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   657.552949                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.642142                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.642142                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          660                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          156343                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         156343                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        50281                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         50281                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        23582                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        23582                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          451                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          451                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          282                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          282                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        73863                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          73863                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        73863                       # number of overall hits
system.cpu07.dcache.overall_hits::total         73863                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1780                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1780                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          446                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data          113                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data          225                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          225                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2226                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2226                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2226                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2226                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::cpu07.data        52061                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        52061                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        24028                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        24028                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          507                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          507                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        76089                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        76089                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        76089                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        76089                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.034191                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.034191                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.018562                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.018562                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.200355                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.200355                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.443787                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.443787                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.029255                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.029255                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.029255                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.029255                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          197                       # number of writebacks
system.cpu07.dcache.writebacks::total             197                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      30647                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                     16440                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                      47087                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                     19451                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 19451                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        8500339                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                    137027                       # Number of instructions committed
system.cpu08.committedOps                      137027                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses              130921                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                      5698                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts        10089                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                     130921                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads            177508                       # number of times the integer registers were read
system.cpu08.num_int_register_writes           103352                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                       47191                       # number of memory refs
system.cpu08.num_load_insts                     30647                       # Number of load instructions
system.cpu08.num_store_insts                    16544                       # Number of store instructions
system.cpu08.num_idle_cycles             8363818.139934                       # Number of idle cycles
system.cpu08.num_busy_cycles             136520.860066                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.016061                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.983939                       # Percentage of idle cycles
system.cpu08.Branches                           18680                       # Number of branches fetched
system.cpu08.op_class::No_OpClass                 826      0.60%      0.60% # Class of executed instruction
system.cpu08.op_class::IntAlu                   81339     59.36%     59.96% # Class of executed instruction
system.cpu08.op_class::IntMult                    489      0.36%     60.32% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     60.32% # Class of executed instruction
system.cpu08.op_class::MemRead                  31377     22.90%     83.22% # Class of executed instruction
system.cpu08.op_class::MemWrite                 16544     12.07%     95.29% # Class of executed instruction
system.cpu08.op_class::IprAccess                 6452      4.71%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                   137027                       # Class of executed instruction
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    104                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1553                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    364     26.40%     26.40% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    87      6.31%     32.70% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    17      1.23%     33.94% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   911     66.06%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1379                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     364     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     87     10.67%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     17      2.09%     57.42% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    347     42.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 815                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            83952170000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              85260000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              55930000      0.07%     98.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             908990000      1.07%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        85002350000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.380900                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.591008                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                1171     80.81%     80.81% # number of callpals executed
system.cpu08.kern.callpal::rdps                   174     12.01%     92.82% # number of callpals executed
system.cpu08.kern.callpal::rti                    104      7.18%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 1449                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             104                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.icache.tags.replacements             284                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             50361                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             284                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          177.327465                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          274338                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         274338                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       136743                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        136743                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       136743                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         136743                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       136743                       # number of overall hits
system.cpu08.icache.overall_hits::total        136743                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          284                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          284                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          284                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          284                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          284                       # number of overall misses
system.cpu08.icache.overall_misses::total          284                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::cpu08.inst       137027                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       137027                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       137027                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       137027                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       137027                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       137027                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.002073                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.002073                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.002073                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.002073                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.002073                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.002073                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.tags.replacements             136                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         658.168830                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              5735                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             136                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           42.169118                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   658.168830                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.642743                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.642743                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          678                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          644                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           94388                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          94388                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        29775                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         29775                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        15793                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        15793                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          366                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          366                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          229                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          229                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        45568                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          45568                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        45568                       # number of overall hits
system.cpu08.dcache.overall_hits::total         45568                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          478                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          478                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          149                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           28                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data          117                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          627                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          627                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          627                       # number of overall misses
system.cpu08.dcache.overall_misses::total          627                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::cpu08.data        30253                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        30253                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        15942                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        15942                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        46195                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        46195                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        46195                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        46195                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.015800                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.015800                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.009346                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.009346                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.071066                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.071066                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.338150                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.338150                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.013573                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.013573                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.013573                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.013573                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu08.dcache.writebacks::total              20                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                     173629                       # DTB read hits
system.cpu09.dtb.read_misses                       28                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  30853                       # DTB read accesses
system.cpu09.dtb.write_hits                     84498                       # DTB write hits
system.cpu09.dtb.write_misses                      11                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 14568                       # DTB write accesses
system.cpu09.dtb.data_hits                     258127                       # DTB hits
system.cpu09.dtb.data_misses                       39                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  45421                       # DTB accesses
system.cpu09.itb.fetch_hits                    205906                       # ITB hits
system.cpu09.itb.fetch_misses                      13                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                205919                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        8496239                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                    839434                       # Number of instructions committed
system.cpu09.committedOps                      839434                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses              789705                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                76673                       # Number of float alu accesses
system.cpu09.num_func_calls                     26240                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts        86128                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                     789705                       # number of integer instructions
system.cpu09.num_fp_insts                       76673                       # number of float instructions
system.cpu09.num_int_register_reads           1151572                       # number of times the integer registers were read
system.cpu09.num_int_register_writes           579924                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads              70678                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             58498                       # number of times the floating registers were written
system.cpu09.num_mem_refs                      259324                       # number of memory refs
system.cpu09.num_load_insts                    174274                       # Number of load instructions
system.cpu09.num_store_insts                    85050                       # Number of store instructions
system.cpu09.num_idle_cycles             7659935.917622                       # Number of idle cycles
system.cpu09.num_busy_cycles             836303.082378                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.098432                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.901568                       # Percentage of idle cycles
system.cpu09.Branches                          122488                       # Number of branches fetched
system.cpu09.op_class::No_OpClass                5351      0.64%      0.64% # Class of executed instruction
system.cpu09.op_class::IntAlu                  524205     62.44%     63.08% # Class of executed instruction
system.cpu09.op_class::IntMult                   2568      0.31%     63.39% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     63.39% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 15185      1.81%     65.20% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     65.20% # Class of executed instruction
system.cpu09.op_class::FloatCvt                  1205      0.14%     65.34% # Class of executed instruction
system.cpu09.op_class::FloatMult                12032      1.43%     66.77% # Class of executed instruction
system.cpu09.op_class::FloatDiv                   634      0.08%     66.85% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     66.85% # Class of executed instruction
system.cpu09.op_class::MemRead                 177195     21.11%     87.96% # Class of executed instruction
system.cpu09.op_class::MemWrite                 85160     10.14%     98.10% # Class of executed instruction
system.cpu09.op_class::IprAccess                15938      1.90%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                   839473                       # Class of executed instruction
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     3270                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    959     35.77%     35.77% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    87      3.25%     39.02% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    64      2.39%     41.40% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  1571     58.60%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               2681                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     959     47.81%     47.81% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     87      4.34%     52.14% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     64      3.19%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    896     44.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                2006                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            79997770000     94.16%     94.16% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              85260000      0.10%     94.26% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             161700000      0.19%     94.45% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            4716210000      5.55%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.570337                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.748228                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        3    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                  33      1.08%      1.08% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 119      3.88%      4.96% # number of callpals executed
system.cpu09.kern.callpal::swpipl                2179     71.05%     76.00% # number of callpals executed
system.cpu09.kern.callpal::rdps                   181      5.90%     81.90% # number of callpals executed
system.cpu09.kern.callpal::rti                    351     11.44%     93.35% # number of callpals executed
system.cpu09.kern.callpal::callsys                198      6.46%     99.80% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 6      0.20%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 3067                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             470                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               202                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel               202                      
system.cpu09.kern.mode_good::user                 202                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.429787                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.601190                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     127762750000     98.74%     98.74% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         1628320000      1.26%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    119                       # number of times the context was actually changed
system.cpu09.icache.tags.replacements            7001                       # number of replacements
system.cpu09.icache.tags.tagsinuse                503                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           1210794                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            7001                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          172.945865                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          503                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.982422                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.982422                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1685947                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1685947                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       832472                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        832472                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       832472                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         832472                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       832472                       # number of overall hits
system.cpu09.icache.overall_hits::total        832472                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         7001                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         7001                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         7001                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         7001                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         7001                       # number of overall misses
system.cpu09.icache.overall_misses::total         7001                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::cpu09.inst       839473                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       839473                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       839473                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       839473                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       839473                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       839473                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.008340                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.008340                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.008340                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.008340                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.008340                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.008340                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.tags.replacements            4962                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         732.920961                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1239580                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            4962                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          249.814591                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   732.920961                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.715743                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.715743                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          770                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          525906                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         525906                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       165308                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        165308                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        80695                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        80695                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data         1129                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1129                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          783                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data       246003                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         246003                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       246003                       # number of overall hits
system.cpu09.dcache.overall_hits::total        246003                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         7168                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         7168                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         2125                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data          641                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          641                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data          858                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          858                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         9293                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         9293                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         9293                       # number of overall misses
system.cpu09.dcache.overall_misses::total         9293                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::cpu09.data       172476                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       172476                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        82820                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        82820                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data         1641                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1641                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       255296                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       255296                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       255296                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       255296                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.041559                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.041559                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.025658                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.025658                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.362147                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.362147                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.522852                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.522852                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.036401                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.036401                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.036401                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.036401                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1598                       # number of writebacks
system.cpu09.dcache.writebacks::total            1598                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                     303424                       # DTB read hits
system.cpu10.dtb.read_misses                       31                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                 190768                       # DTB read accesses
system.cpu10.dtb.write_hits                    135786                       # DTB write hits
system.cpu10.dtb.write_misses                       5                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 87583                       # DTB write accesses
system.cpu10.dtb.data_hits                     439210                       # DTB hits
system.cpu10.dtb.data_misses                       36                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                 278351                       # DTB accesses
system.cpu10.itb.fetch_hits                    987478                       # ITB hits
system.cpu10.itb.fetch_misses                      10                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                987488                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        8496214                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   1449191                       # Number of instructions committed
system.cpu10.committedOps                     1449191                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             1253696                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses               449686                       # Number of float alu accesses
system.cpu10.num_func_calls                     18353                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       159278                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    1253696                       # number of integer instructions
system.cpu10.num_fp_insts                      449686                       # number of float instructions
system.cpu10.num_int_register_reads           2007453                       # number of times the integer registers were read
system.cpu10.num_int_register_writes           772168                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             445889                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes            359934                       # number of times the floating registers were written
system.cpu10.num_mem_refs                      439953                       # number of memory refs
system.cpu10.num_load_insts                    303802                       # Number of load instructions
system.cpu10.num_store_insts                   136151                       # Number of store instructions
system.cpu10.num_idle_cycles             7052372.369560                       # Number of idle cycles
system.cpu10.num_busy_cycles             1443841.630440                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.169939                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.830061                       # Percentage of idle cycles
system.cpu10.Branches                          184988                       # Number of branches fetched
system.cpu10.op_class::No_OpClass                4180      0.29%      0.29% # Class of executed instruction
system.cpu10.op_class::IntAlu                  808927     55.82%     56.11% # Class of executed instruction
system.cpu10.op_class::IntMult                   1863      0.13%     56.23% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     56.23% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 92959      6.41%     62.65% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.65% # Class of executed instruction
system.cpu10.op_class::FloatCvt                   935      0.06%     62.71% # Class of executed instruction
system.cpu10.op_class::FloatMult                85760      5.92%     68.63% # Class of executed instruction
system.cpu10.op_class::FloatDiv                   554      0.04%     68.67% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     68.67% # Class of executed instruction
system.cpu10.op_class::MemRead                 305756     21.10%     89.77% # Class of executed instruction
system.cpu10.op_class::MemWrite                136237      9.40%     99.17% # Class of executed instruction
system.cpu10.op_class::IprAccess                12056      0.83%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  1449227                       # Class of executed instruction
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    120                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     2561                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    698     32.68%     32.68% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    87      4.07%     36.75% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    47      2.20%     38.95% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  1304     61.05%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               2136                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     698     47.07%     47.07% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     87      5.87%     52.93% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     47      3.17%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    651     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1483                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            81228930000     95.61%     95.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              85260000      0.10%     95.71% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             124220000      0.15%     95.85% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            3522530000      4.15%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.499233                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.694288                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  25      1.05%      1.05% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  67      2.81%      3.86% # number of callpals executed
system.cpu10.kern.callpal::swpipl                1760     73.92%     77.78% # number of callpals executed
system.cpu10.kern.callpal::rdps                   177      7.43%     85.22% # number of callpals executed
system.cpu10.kern.callpal::rti                    242     10.16%     95.38% # number of callpals executed
system.cpu10.kern.callpal::callsys                108      4.54%     99.92% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 2      0.08%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 2381                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             309                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               117                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               117                      
system.cpu10.kern.mode_good::user                 117                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.378641                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.549296                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     4054495020000     99.77%     99.77% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         9543750000      0.23%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu10.icache.tags.replacements            4603                       # number of replacements
system.cpu10.icache.tags.tagsinuse         464.404585                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2945432                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            4603                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          639.893982                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   464.404585                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.907040                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.907040                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         2903098                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        2903098                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      1444583                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1444583                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      1444583                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1444583                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      1444583                       # number of overall hits
system.cpu10.icache.overall_hits::total       1444583                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4644                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4644                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4644                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4644                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4644                       # number of overall misses
system.cpu10.icache.overall_misses::total         4644                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::cpu10.inst      1449227                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1449227                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      1449227                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1449227                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      1449227                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1449227                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.003204                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003204                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.003204                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003204                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.003204                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003204                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.tags.replacements            4223                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         711.060966                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1537416                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            4223                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          364.057779                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   711.060966                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.694395                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.694395                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          775                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          886047                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         886047                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       296325                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        296325                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       133330                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       133330                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          777                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          777                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          510                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          510                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data       429655                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         429655                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       429655                       # number of overall hits
system.cpu10.dcache.overall_hits::total        429655                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         6293                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         6293                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1307                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1307                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data          376                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data          544                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          544                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         7600                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         7600                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         7600                       # number of overall misses
system.cpu10.dcache.overall_misses::total         7600                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::cpu10.data       302618                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       302618                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       134637                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       134637                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data         1153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data         1054                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1054                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       437255                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       437255                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       437255                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       437255                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.020795                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.020795                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.009708                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009708                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.326106                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.326106                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.516129                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.516129                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.017381                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.017381                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.017381                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.017381                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1101                       # number of writebacks
system.cpu10.dcache.writebacks::total            1101                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                     436450                       # DTB read hits
system.cpu11.dtb.read_misses                       32                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                 293937                       # DTB read accesses
system.cpu11.dtb.write_hits                    192959                       # DTB write hits
system.cpu11.dtb.write_misses                      11                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                135549                       # DTB write accesses
system.cpu11.dtb.data_hits                     629409                       # DTB hits
system.cpu11.dtb.data_misses                       43                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                 429486                       # DTB accesses
system.cpu11.itb.fetch_hits                   1511600                       # ITB hits
system.cpu11.itb.fetch_misses                      12                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses               1511612                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        8496202                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2073477                       # Number of instructions committed
system.cpu11.committedOps                     2073477                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             1773208                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses               693533                       # Number of float alu accesses
system.cpu11.num_func_calls                     21494                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       235709                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    1773208                       # number of integer instructions
system.cpu11.num_fp_insts                      693533                       # number of float instructions
system.cpu11.num_int_register_reads           2867905                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          1059236                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             689775                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes            556040                       # number of times the floating registers were written
system.cpu11.num_mem_refs                      630215                       # number of memory refs
system.cpu11.num_load_insts                    436838                       # Number of load instructions
system.cpu11.num_store_insts                   193377                       # Number of store instructions
system.cpu11.num_idle_cycles             6430341.460426                       # Number of idle cycles
system.cpu11.num_busy_cycles             2065860.539574                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.243151                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.756849                       # Percentage of idle cycles
system.cpu11.Branches                          265853                       # Number of branches fetched
system.cpu11.op_class::No_OpClass                6765      0.33%      0.33% # Class of executed instruction
system.cpu11.op_class::IntAlu                 1137711     54.87%     55.19% # Class of executed instruction
system.cpu11.op_class::IntMult                   2122      0.10%     55.30% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     55.30% # Class of executed instruction
system.cpu11.op_class::FloatAdd                143220      6.91%     62.20% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     62.20% # Class of executed instruction
system.cpu11.op_class::FloatCvt                   895      0.04%     62.25% # Class of executed instruction
system.cpu11.op_class::FloatMult               132784      6.40%     68.65% # Class of executed instruction
system.cpu11.op_class::FloatDiv                  1287      0.06%     68.71% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     68.71% # Class of executed instruction
system.cpu11.op_class::MemRead                 441062     21.27%     89.98% # Class of executed instruction
system.cpu11.op_class::MemWrite                193616      9.34%     99.32% # Class of executed instruction
system.cpu11.op_class::IprAccess                14058      0.68%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  2073520                       # Class of executed instruction
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    108                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     3036                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    825     32.92%     32.92% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    87      3.47%     36.39% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    41      1.64%     38.03% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  1553     61.97%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               2506                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     825     47.50%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     87      5.01%     52.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     41      2.36%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    784     45.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1737                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            80640440000     94.91%     94.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              85260000      0.10%     95.02% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             108640000      0.13%     95.14% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            4126600000      4.86%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.504829                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.693136                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    2                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  75      2.63%      2.63% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  68      2.38%      5.01% # number of callpals executed
system.cpu11.kern.callpal::swpipl                2100     73.61%     78.62% # number of callpals executed
system.cpu11.kern.callpal::rdps                   179      6.27%     84.89% # number of callpals executed
system.cpu11.kern.callpal::rti                    278      9.74%     94.64% # number of callpals executed
system.cpu11.kern.callpal::callsys                149      5.22%     99.86% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 4      0.14%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 2853                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             346                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               165                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               165                      
system.cpu11.kern.mode_good::user                 165                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.476879                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.645793                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     4049363630000     99.64%     99.64% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        14740270000      0.36%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     68                       # number of times the context was actually changed
system.cpu11.icache.tags.replacements            5241                       # number of replacements
system.cpu11.icache.tags.tagsinuse         464.553776                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           4233695                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            5241                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          807.802900                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   464.553776                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.907332                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.907332                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4152340                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4152340                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2068220                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2068220                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2068220                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2068220                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2068220                       # number of overall hits
system.cpu11.icache.overall_hits::total       2068220                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         5300                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         5300                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         5300                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         5300                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         5300                       # number of overall misses
system.cpu11.icache.overall_misses::total         5300                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2073520                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2073520                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2073520                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2073520                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2073520                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2073520                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.002556                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002556                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.002556                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002556                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.002556                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002556                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.tags.replacements            5517                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         732.167584                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1976959                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            5517                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          358.339496                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   732.167584                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.715007                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.715007                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          742                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1268289                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1268289                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       427404                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        427404                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       189400                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       189400                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          987                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          987                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          665                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          665                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data       616804                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         616804                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       616804                       # number of overall hits
system.cpu11.dcache.overall_hits::total        616804                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         7894                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         7894                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         2042                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2042                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data          521                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          521                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data          708                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          708                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         9936                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         9936                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         9936                       # number of overall misses
system.cpu11.dcache.overall_misses::total         9936                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::cpu11.data       435298                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       435298                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       191442                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       191442                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data         1508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data         1373                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1373                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       626740                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       626740                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       626740                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       626740                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.018135                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.018135                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.010666                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.010666                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.345491                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.345491                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.515659                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.515659                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.015853                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.015853                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.015853                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.015853                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1659                       # number of writebacks
system.cpu11.dcache.writebacks::total            1659                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      32752                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                     17080                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                      49832                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                     19526                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 19526                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        8496198                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                    147239                       # Number of instructions committed
system.cpu12.committedOps                      147239                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses              140961                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                      6026                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts        11456                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                     140961                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads            191579                       # number of times the integer registers were read
system.cpu12.num_int_register_writes           111256                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                       49936                       # number of memory refs
system.cpu12.num_load_insts                     32752                       # Number of load instructions
system.cpu12.num_store_insts                    17184                       # Number of store instructions
system.cpu12.num_idle_cycles             8349569.033315                       # Number of idle cycles
system.cpu12.num_busy_cycles             146628.966685                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.017258                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.982742                       # Percentage of idle cycles
system.cpu12.Branches                           20520                       # Number of branches fetched
system.cpu12.op_class::No_OpClass                 837      0.57%      0.57% # Class of executed instruction
system.cpu12.op_class::IntAlu                   88715     60.25%     60.82% # Class of executed instruction
system.cpu12.op_class::IntMult                    530      0.36%     61.18% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.18% # Class of executed instruction
system.cpu12.op_class::MemRead                  33489     22.74%     83.93% # Class of executed instruction
system.cpu12.op_class::MemWrite                 17184     11.67%     95.60% # Class of executed instruction
system.cpu12.op_class::IprAccess                 6484      4.40%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                   147239                       # Class of executed instruction
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    104                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     1562                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    365     26.32%     26.32% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    87      6.27%     32.59% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    17      1.23%     33.81% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   918     66.19%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1387                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     365     44.68%     44.68% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     87     10.65%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     17      2.08%     57.41% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    348     42.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 817                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            83905280000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              85260000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              55930000      0.07%     98.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             914470000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.379085                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.589041                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                1179     80.86%     80.86% # number of callpals executed
system.cpu12.kern.callpal::rdps                   175     12.00%     92.87% # number of callpals executed
system.cpu12.kern.callpal::rti                    104      7.13%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 1458                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             104                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.icache.tags.replacements             381                       # number of replacements
system.cpu12.icache.tags.tagsinuse                499                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            125063                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             381                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          328.249344                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          499                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.974609                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.974609                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          294859                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         294859                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       146858                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        146858                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       146858                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         146858                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       146858                       # number of overall hits
system.cpu12.icache.overall_hits::total        146858                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          381                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          381                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          381                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          381                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          381                       # number of overall misses
system.cpu12.icache.overall_misses::total          381                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::cpu12.inst       147239                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       147239                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       147239                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       147239                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       147239                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       147239                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.002588                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002588                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.002588                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002588                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.002588                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002588                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.tags.replacements             226                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         516.163121                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6324                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             226                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           27.982301                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   516.163121                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.504066                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.504066                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          517                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          100056                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         100056                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        31635                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         31635                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        16397                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        16397                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          391                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          391                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          230                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        48032                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          48032                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        48032                       # number of overall hits
system.cpu12.dcache.overall_hits::total         48032                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          696                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          696                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          159                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           30                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data          118                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          855                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          855                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          855                       # number of overall misses
system.cpu12.dcache.overall_misses::total          855                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::cpu12.data        32331                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        32331                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data        16556                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        16556                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        48887                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        48887                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        48887                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        48887                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.021527                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.021527                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.009604                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.009604                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.071259                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.071259                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.339080                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.339080                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.017489                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.017489                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.017489                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.017489                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu12.dcache.writebacks::total              28                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      28630                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                     15680                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                      44310                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                     19397                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 19397                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        8496198                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                    125449                       # Number of instructions committed
system.cpu13.committedOps                      125449                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses              119491                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                      5272                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts         9186                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                     119491                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads            160893                       # number of times the integer registers were read
system.cpu13.num_int_register_writes            93821                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                       44414                       # number of memory refs
system.cpu13.num_load_insts                     28630                       # Number of load instructions
system.cpu13.num_store_insts                    15784                       # Number of store instructions
system.cpu13.num_idle_cycles             8371279.259802                       # Number of idle cycles
system.cpu13.num_busy_cycles             124918.740198                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.014703                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.985297                       # Percentage of idle cycles
system.cpu13.Branches                           17221                       # Number of branches fetched
system.cpu13.op_class::No_OpClass                 817      0.65%      0.65% # Class of executed instruction
system.cpu13.op_class::IntAlu                   72628     57.89%     58.55% # Class of executed instruction
system.cpu13.op_class::IntMult                    435      0.35%     58.89% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     58.89% # Class of executed instruction
system.cpu13.op_class::MemRead                  29357     23.40%     82.29% # Class of executed instruction
system.cpu13.op_class::MemWrite                 15784     12.58%     94.88% # Class of executed instruction
system.cpu13.op_class::IprAccess                 6428      5.12%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                   125449                       # Class of executed instruction
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    104                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     1547                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    364     26.51%     26.51% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    87      6.34%     32.85% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    17      1.24%     34.09% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   905     65.91%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1373                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     364     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     87     10.67%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     17      2.09%     57.42% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    347     42.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 815                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            83912380000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              85260000      0.10%     98.87% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              55930000      0.07%     98.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             907370000      1.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.383425                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.593591                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                1165     80.73%     80.73% # number of callpals executed
system.cpu13.kern.callpal::rdps                   174     12.06%     92.79% # number of callpals executed
system.cpu13.kern.callpal::rti                    104      7.21%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 1443                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             104                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.icache.tags.replacements             209                       # number of replacements
system.cpu13.icache.tags.tagsinuse                509                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              2116                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             209                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           10.124402                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          509                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.994141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          251107                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         251107                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       125240                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        125240                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       125240                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         125240                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       125240                       # number of overall hits
system.cpu13.icache.overall_hits::total        125240                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          209                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          209                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          209                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          209                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          209                       # number of overall misses
system.cpu13.icache.overall_misses::total          209                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::cpu13.inst       125449                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       125449                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       125449                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       125449                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       125449                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       125449                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001666                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001666                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001666                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001666                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001666                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001666                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.tags.replacements               6                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         584.560086                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs               102                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                  17                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   584.560086                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.570859                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.570859                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          576                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           88665                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          88665                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        27835                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         27835                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        14968                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        14968                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          397                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          397                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          210                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        42803                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          42803                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        42803                       # number of overall hits
system.cpu13.dcache.overall_hits::total         42803                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          372                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          372                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          185                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          185                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           26                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          136                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          557                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          557                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          557                       # number of overall misses
system.cpu13.dcache.overall_misses::total          557                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::cpu13.data        28207                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        28207                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        15153                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        15153                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          346                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        43360                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        43360                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        43360                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        43360                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.013188                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.013188                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.012209                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012209                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.061466                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.061466                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.393064                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.393064                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.012846                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.012846                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.012846                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.012846                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu13.dcache.writebacks::total               4                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                     474873                       # DTB read hits
system.cpu14.dtb.read_misses                      221                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                 204711                       # DTB read accesses
system.cpu14.dtb.write_hits                    195965                       # DTB write hits
system.cpu14.dtb.write_misses                      53                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 98416                       # DTB write accesses
system.cpu14.dtb.data_hits                     670838                       # DTB hits
system.cpu14.dtb.data_misses                      274                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                 303127                       # DTB accesses
system.cpu14.itb.fetch_hits                   1216444                       # ITB hits
system.cpu14.itb.fetch_misses                     109                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               1216553                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        8496226                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                   2326527                       # Number of instructions committed
system.cpu14.committedOps                     2326527                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses             2144323                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses               340755                       # Number of float alu accesses
system.cpu14.num_func_calls                     45358                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts       312640                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                    2144323                       # number of integer instructions
system.cpu14.num_fp_insts                      340755                       # number of float instructions
system.cpu14.num_int_register_reads           3187798                       # number of times the integer registers were read
system.cpu14.num_int_register_writes          1484203                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads             333693                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes            269965                       # number of times the floating registers were written
system.cpu14.num_mem_refs                      673193                       # number of memory refs
system.cpu14.num_load_insts                    476535                       # Number of load instructions
system.cpu14.num_store_insts                   196658                       # Number of store instructions
system.cpu14.num_idle_cycles             6177935.314684                       # Number of idle cycles
system.cpu14.num_busy_cycles             2318290.685316                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.272861                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.727139                       # Percentage of idle cycles
system.cpu14.Branches                          375834                       # Number of branches fetched
system.cpu14.op_class::No_OpClass               19890      0.85%      0.85% # Class of executed instruction
system.cpu14.op_class::IntAlu                 1461816     62.83%     63.68% # Class of executed instruction
system.cpu14.op_class::IntMult                   4395      0.19%     63.87% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     63.87% # Class of executed instruction
system.cpu14.op_class::FloatAdd                 70188      3.02%     66.89% # Class of executed instruction
system.cpu14.op_class::FloatCmp                   245      0.01%     66.90% # Class of executed instruction
system.cpu14.op_class::FloatCvt                  1981      0.09%     66.98% # Class of executed instruction
system.cpu14.op_class::FloatMult                62168      2.67%     69.65% # Class of executed instruction
system.cpu14.op_class::FloatDiv                  1204      0.05%     69.70% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     69.70% # Class of executed instruction
system.cpu14.op_class::MemRead                 481839     20.71%     90.41% # Class of executed instruction
system.cpu14.op_class::MemWrite                196853      8.46%     98.87% # Class of executed instruction
system.cpu14.op_class::IprAccess                26222      1.13%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                  2326801                       # Class of executed instruction
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    132                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     5680                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   1593     38.96%     38.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    87      2.13%     41.09% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    67      1.64%     42.72% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  2342     57.28%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               4089                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    1593     48.66%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     87      2.66%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     67      2.05%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   1527     46.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                3274                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            77756820000     91.52%     91.52% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              85260000      0.10%     91.62% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             168640000      0.20%     91.82% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            6950220000      8.18%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.652007                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.800685                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::4                       30     75.00%     75.00% # number of syscalls executed
system.cpu14.kern.syscall::73                      10     25.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   40                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  51      0.99%      0.99% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 145      2.82%      3.81% # number of callpals executed
system.cpu14.kern.callpal::swpipl                3494     67.94%     71.75% # number of callpals executed
system.cpu14.kern.callpal::rdps                   188      3.66%     75.40% # number of callpals executed
system.cpu14.kern.callpal::rti                    441      8.57%     83.98% # number of callpals executed
system.cpu14.kern.callpal::callsys                282      5.48%     89.46% # number of callpals executed
system.cpu14.kern.callpal::rdunique               542     10.54%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 5143                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             586                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               301                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel               301                      
system.cpu14.kern.mode_good::user                 301                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.513652                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.678692                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     125710330000     91.57%     91.57% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        11576870000      8.43%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    145                       # number of times the context was actually changed
system.cpu14.icache.tags.replacements           15740                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           4929042                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           15740                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          313.153875                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         4669342                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        4669342                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      2311061                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2311061                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      2311061                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2311061                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      2311061                       # number of overall hits
system.cpu14.icache.overall_hits::total       2311061                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst        15740                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        15740                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst        15740                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        15740                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst        15740                       # number of overall misses
system.cpu14.icache.overall_misses::total        15740                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::cpu14.inst      2326801                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2326801                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      2326801                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2326801                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      2326801                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2326801                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.006765                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.006765                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.006765                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.006765                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.006765                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.006765                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.tags.replacements            9679                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         671.665062                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1901478                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            9679                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          196.453973                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    4065583540000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   671.665062                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.655923                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.655923                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1359223                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1359223                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       460655                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        460655                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       189618                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       189618                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data         2255                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         2255                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         1699                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data       650273                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         650273                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       650273                       # number of overall hits
system.cpu14.dcache.overall_hits::total        650273                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        12430                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        12430                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         3391                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         3391                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data          970                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          970                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data         1140                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1140                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data        15821                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        15821                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data        15821                       # number of overall misses
system.cpu14.dcache.overall_misses::total        15821                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::cpu14.data       473085                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       473085                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       193009                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       193009                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data         3225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         3225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data         2839                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         2839                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       666094                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       666094                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       666094                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       666094                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.026274                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.026274                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.017569                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017569                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.300775                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.300775                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.401550                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.401550                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.023752                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.023752                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.023752                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.023752                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         3012                       # number of writebacks
system.cpu14.dcache.writebacks::total            3012                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      28913                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                     16153                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                      45066                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                     20153                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 20153                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        8496198                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                    128292                       # Number of instructions committed
system.cpu15.committedOps                      128292                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses              122139                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                      5428                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts         8897                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                     122139                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads            164831                       # number of times the integer registers were read
system.cpu15.num_int_register_writes            96256                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                       45170                       # number of memory refs
system.cpu15.num_load_insts                     28913                       # Number of load instructions
system.cpu15.num_store_insts                    16257                       # Number of store instructions
system.cpu15.num_idle_cycles             8368446.668067                       # Number of idle cycles
system.cpu15.num_busy_cycles             127751.331933                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.015036                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.984964                       # Percentage of idle cycles
system.cpu15.Branches                           17165                       # Number of branches fetched
system.cpu15.op_class::No_OpClass                 781      0.61%      0.61% # Class of executed instruction
system.cpu15.op_class::IntAlu                   74345     57.95%     58.56% # Class of executed instruction
system.cpu15.op_class::IntMult                    435      0.34%     58.90% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     58.90% # Class of executed instruction
system.cpu15.op_class::MemRead                  29691     23.14%     82.04% # Class of executed instruction
system.cpu15.op_class::MemWrite                 16276     12.69%     94.73% # Class of executed instruction
system.cpu15.op_class::IprAccess                 6764      5.27%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                   128292                       # Class of executed instruction
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    104                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     1631                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    388     26.63%     26.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    87      5.97%     32.60% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    33      2.26%     34.87% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   949     65.13%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               1457                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     388     43.35%     43.35% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     87      9.72%     53.07% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     33      3.69%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    387     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 895                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            83888260000     98.74%     98.74% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              85260000      0.10%     98.84% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              65690000      0.08%     98.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             921730000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        84960940000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.407798                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.614276                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                1249     81.79%     81.79% # number of callpals executed
system.cpu15.kern.callpal::rdps                   174     11.39%     93.19% # number of callpals executed
system.cpu15.kern.callpal::rti                    104      6.81%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 1527                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             104                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.icache.tags.replacements             203                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              2156                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             203                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           10.620690                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          256787                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         256787                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       128089                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        128089                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       128089                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         128089                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       128089                       # number of overall hits
system.cpu15.icache.overall_hits::total        128089                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          203                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          203                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          203                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          203                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          203                       # number of overall misses
system.cpu15.icache.overall_misses::total          203                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::cpu15.inst       128292                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       128292                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       128292                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       128292                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       128292                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       128292                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001582                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001582                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001582                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001582                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001582                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001582                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.tags.replacements              53                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         870.045452                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               640                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           12.075472                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   870.045452                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.849654                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.849654                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          874                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          863                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           90191                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          90191                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        28248                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         28248                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        15366                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        15366                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          362                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          220                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        43614                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          43614                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        43614                       # number of overall hits
system.cpu15.dcache.overall_hits::total         43614                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          260                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          260                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          279                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           43                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data          146                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          539                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          539                       # number of overall misses
system.cpu15.dcache.overall_misses::total          539                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::cpu15.data        28508                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        28508                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        15645                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        15645                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        44153                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        44153                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        44153                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        44153                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.009120                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.009120                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.017833                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.017833                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.106173                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.106173                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.398907                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.398907                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.012208                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.012208                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.012208                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.012208                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu15.dcache.writebacks::total              24                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.082259                       # Number of seconds simulated
sim_ticks                                 82258530000                       # Number of ticks simulated
final_tick                               4162817490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29134522                       # Simulator instruction rate (inst/s)
host_op_rate                                 29134503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3993160127                       # Simulator tick rate (ticks/s)
host_mem_usage                                 516588                       # Number of bytes of host memory used
host_seconds                                    20.60                       # Real time elapsed on the host
sim_insts                                   600166234                       # Number of instructions simulated
sim_ops                                     600166234                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        405248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       2210048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst        276608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2351552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst       2623424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       4222208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst        406272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst        870656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       3106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst        386560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2284864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst        288448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2178048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst        263296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2040832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst        281024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2122496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst        279744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2078784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst        306304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2474048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst        245824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2048128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst        270528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       2115136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst        265024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2266624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst        279808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2210880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst        240128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2065152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45660608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       405248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst       276608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst      2623424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst       406272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst       870656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst       386560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst       288448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst       263296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst       281024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst       279744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst       306304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst       245824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst       270528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst       265024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst       279808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst       240128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7688896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24865920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25566336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           6332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          34532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst           4322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          36743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst          40991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          65972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst           6348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          34321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst          13604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          48535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst           6040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          35701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst           4507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          34032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst           4114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          31888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst           4391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          33164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst           4371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          32481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst           4786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          38657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst           3841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          32002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst           4227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          33049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst           4141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          35416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst           4372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          34545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst           3752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          32268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              713447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        388530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          4926516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         26867098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          3362666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         28587333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         31892425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         51328513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          4938965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         26702933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         10584386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         37761920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          4699330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         27776621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          3506603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         26478081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          3200835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         24809974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          3416351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         25802747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          3400790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         25271349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          3723675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         30076492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          2988432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         24898670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          3288753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         25713273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          3221842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         27554881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          3401568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         26877213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          2919187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         25105627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             555086603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      4926516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      3362666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     31892425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      4938965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     10584386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      4699330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      3506603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      3200835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      3416351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      3400790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      3723675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      2988432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      3288753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      3221842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      3401568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      2919187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93472324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       302289866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8514813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310804679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       302289866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         4926516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        26867098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8516369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         3362666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        28587333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        31892425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        51328513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         4938965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        26702933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        10584386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        37761920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         4699330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        27776621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         3506603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        26478081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         3200835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        24809974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         3416351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        25802747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         3400790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        25271349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         3723675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        30076492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         2988432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        24898670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         3288753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        25713273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         3221842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        27554881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         3401568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        26877213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         2919187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        25105627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            865891282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    79514831250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2746640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        271894992720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        271894992720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         90051583095                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         90051583095                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2418697935750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2418697935750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2780644511565                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2780644511565                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              425084                       # Transaction distribution
system.membus.trans_dist::ReadResp             425084                       # Transaction distribution
system.membus.trans_dist::WriteReq               4778                       # Transaction distribution
system.membus.trans_dist::WriteResp              4778                       # Transaction distribution
system.membus.trans_dist::Writeback            388530                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14843                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9719                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           24562                       # Transaction distribution
system.membus.trans_dist::ReadExReq            360324                       # Transaction distribution
system.membus.trans_dist::ReadExResp           360324                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port        12664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::total        12664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave        14354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port       104212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::total       118566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port         8644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total         8644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave          408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port       111675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total       112083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port        81982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total        81982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave         1734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port       198372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total       200106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port        12696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total        12696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port       101087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total       101459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port        27210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total        27210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave          346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port       140990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total       141336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port        12080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total        12080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port       103361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total       103651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port         9014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total         9014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave          294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port       101032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total       101326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port         8228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total         8228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave          260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port        93739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total        93999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port         8782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total         8782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave          262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port        98333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total        98595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port         8742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total         8742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave          264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port        95927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total        96191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port         9572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total         9572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave          302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port       114574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total       114876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port         7682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total         7682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port        93820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total        94072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port         8454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total         8454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave          284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port        98326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total        98610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port         8282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total         8282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave          286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port       104517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total       104803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port         8744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total         8744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave          264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port       102146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total       102410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port         7504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total         7504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave          278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port        95327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total        95605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2039914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port       405248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::total       405248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave         8325                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port      3876736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::total      3885061                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port       276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total       276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave         1632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port      4216576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total      4218208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port      2623424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total      2623424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave         4163                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port      7608704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total      7612867                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port       406272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total       406272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave         1372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port      3847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total      3848988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port       870720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total       870720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave         1377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port      5419712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total      5421089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port       386560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total       386560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave         1044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port      3960448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total      3961492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port       288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total       288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave         1176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port      3849344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total      3850520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port       263296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total       263296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave         1040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port      3597568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total      3598608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port       281024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total       281024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave         1048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port      3771456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total      3772504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port       279744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total       279744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave         1056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port      3677760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total      3678816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port       306304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total       306304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave         1208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port      4356672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total      4357880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port       245824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total       245824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave         1008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port      3602176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total      3603184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port       270528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total       270528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave         1136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port      3757760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total      3758896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port       265024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total       265024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave         1144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port      3997504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total      3998648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port       279808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total       279808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave         1056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port      3900928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total      3901984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port       240128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total       240128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave         1112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port      3658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total      3659160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75519137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1204097                       # Request fanout histogram
system.membus.snoop_fanout::mean                   32                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                1204097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              32                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total             1204097                       # Request fanout histogram
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     808372                       # DTB read hits
system.cpu00.dtb.read_misses                     2587                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 556228                       # DTB read accesses
system.cpu00.dtb.write_hits                    302451                       # DTB write hits
system.cpu00.dtb.write_misses                   24854                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                164819                       # DTB write accesses
system.cpu00.dtb.data_hits                    1110823                       # DTB hits
system.cpu00.dtb.data_misses                    27441                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 721047                       # DTB accesses
system.cpu00.itb.fetch_hits                   3489878                       # ITB hits
system.cpu00.itb.fetch_misses                      15                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses               3489893                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                        8203380                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   4735057                       # Number of instructions committed
system.cpu00.committedOps                     4735057                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             3066864                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses              1591831                       # Number of float alu accesses
system.cpu00.num_func_calls                    112583                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       251477                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    3066864                       # number of integer instructions
system.cpu00.num_fp_insts                     1591831                       # number of float instructions
system.cpu00.num_int_register_reads           5543428                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          2420693                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads            2705252                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes           1574405                       # number of times the floating registers were written
system.cpu00.num_mem_refs                     1141199                       # number of memory refs
system.cpu00.num_load_insts                    813662                       # Number of load instructions
system.cpu00.num_store_insts                   327537                       # Number of store instructions
system.cpu00.num_idle_cycles             3454119.756149                       # Number of idle cycles
system.cpu00.num_busy_cycles             4749260.243851                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.578939                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.421061                       # Percentage of idle cycles
system.cpu00.Branches                          379405                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               73955      1.55%      1.55% # Class of executed instruction
system.cpu00.op_class::IntAlu                 1674083     35.15%     36.70% # Class of executed instruction
system.cpu00.op_class::IntMult                   1541      0.03%     36.74% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     36.74% # Class of executed instruction
system.cpu00.op_class::FloatAdd                803160     16.86%     53.60% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     53.60% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     5      0.00%     53.60% # Class of executed instruction
system.cpu00.op_class::FloatMult               753878     15.83%     69.43% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.43% # Class of executed instruction
system.cpu00.op_class::MemRead                 829013     17.41%     86.84% # Class of executed instruction
system.cpu00.op_class::MemWrite                327818      6.88%     93.72% # Class of executed instruction
system.cpu00.op_class::IprAccess               299045      6.28%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  4762498                       # Class of executed instruction
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    255                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    33259                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2266     41.07%     41.07% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    11      0.20%     41.27% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    84      1.52%     42.79% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    37      0.67%     43.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  3119     56.53%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               5517                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2266     48.96%     48.96% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     11      0.24%     49.20% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     84      1.82%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     37      0.80%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   2230     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                4628                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            72143990000     87.95%     87.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              16500000      0.02%     87.97% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              82320000      0.10%     88.07% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             107270000      0.13%     88.20% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            9681170000     11.80%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.714973                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.838862                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                  21      0.37%      0.37% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  30      0.53%      0.90% # number of callpals executed
system.cpu00.kern.callpal::tbi                      5      0.09%      0.99% # number of callpals executed
system.cpu00.kern.callpal::swpipl                5171     91.18%     92.17% # number of callpals executed
system.cpu00.kern.callpal::rdps                   165      2.91%     95.08% # number of callpals executed
system.cpu00.kern.callpal::rti                    214      3.77%     98.85% # number of callpals executed
system.cpu00.kern.callpal::callsys                 36      0.63%     99.49% # number of callpals executed
system.cpu00.kern.callpal::rdunique                29      0.51%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 5671                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             244                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               122                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               122                      
system.cpu00.kern.mode_good::user                 122                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.666667                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      44255230000     56.35%     56.35% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        34278230000     43.65%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     30                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 5376                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5376                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15722                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4778                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        13972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        20250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6986                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        28897                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   729545                       # Cumulative packet size per connected master and slave (bytes)
system.cpu00.icache.tags.replacements            6332                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           4041500                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            6332                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          638.265951                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         9531328                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        9531328                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst      4756166                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       4756166                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst      4756166                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        4756166                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst      4756166                       # number of overall hits
system.cpu00.icache.overall_hits::total       4756166                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         6332                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         6332                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         6332                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         6332                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         6332                       # number of overall misses
system.cpu00.icache.overall_misses::total         6332                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::cpu00.inst      4762498                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      4762498                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst      4762498                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      4762498                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst      4762498                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      4762498                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.001330                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001330                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.001330                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001330                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.001330                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001330                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.tags.replacements           35410                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         900.053300                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1285182                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           35410                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           36.294324                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   900.053300                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.878958                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.878958                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          827                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          790                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.807617                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2251094                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2251094                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       783995                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        783995                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       274799                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       274799                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         3991                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         3991                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         2325                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2325                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1058794                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1058794                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1058794                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1058794                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        17346                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        17346                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        22347                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        22347                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          584                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          584                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data          851                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          851                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        39693                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        39693                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        39693                       # number of overall misses
system.cpu00.dcache.overall_misses::total        39693                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::cpu00.data       801341                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       801341                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       297146                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       297146                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         4575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         4575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         3176                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         3176                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1098487                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1098487                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1098487                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1098487                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.021646                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.021646                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.075205                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.075205                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.127650                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.127650                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.267947                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.267947                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.036134                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.036134                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.036134                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.036134                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        21956                       # number of writebacks
system.cpu00.dcache.writebacks::total           21956                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                     670619                       # DTB read hits
system.cpu01.dtb.read_misses                     2607                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                 569284                       # DTB read accesses
system.cpu01.dtb.write_hits                    235447                       # DTB write hits
system.cpu01.dtb.write_misses                   24999                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                169454                       # DTB write accesses
system.cpu01.dtb.data_hits                     906066                       # DTB hits
system.cpu01.dtb.data_misses                    27606                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                 738738                       # DTB accesses
system.cpu01.itb.fetch_hits                   3524628                       # ITB hits
system.cpu01.itb.fetch_misses                      12                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               3524640                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        8203204                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3985806                       # Number of instructions committed
system.cpu01.committedOps                     3985806                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             2347055                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses              1591989                       # Number of float alu accesses
system.cpu01.num_func_calls                     16665                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       199818                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    2347055                       # number of integer instructions
system.cpu01.num_fp_insts                     1591989                       # number of float instructions
system.cpu01.num_int_register_reads           4679541                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          1862206                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads            2705358                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes           1574496                       # number of times the floating registers were written
system.cpu01.num_mem_refs                      936700                       # number of memory refs
system.cpu01.num_load_insts                    675954                       # Number of load instructions
system.cpu01.num_store_insts                   260746                       # Number of store instructions
system.cpu01.num_idle_cycles             4200892.609236                       # Number of idle cycles
system.cpu01.num_busy_cycles             4002311.390764                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.487896                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.512104                       # Percentage of idle cycles
system.cpu01.Branches                          223532                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               69298      1.73%      1.73% # Class of executed instruction
system.cpu01.op_class::IntAlu                 1159010     28.88%     30.61% # Class of executed instruction
system.cpu01.op_class::IntMult                   1351      0.03%     30.64% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     30.64% # Class of executed instruction
system.cpu01.op_class::FloatAdd                803178     20.01%     50.65% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     50.65% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     5      0.00%     50.65% # Class of executed instruction
system.cpu01.op_class::FloatMult               753888     18.78%     69.44% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     69.44% # Class of executed instruction
system.cpu01.op_class::MemRead                 678469     16.91%     86.34% # Class of executed instruction
system.cpu01.op_class::MemWrite                261011      6.50%     92.84% # Class of executed instruction
system.cpu01.op_class::IprAccess               287202      7.16%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  4013412                       # Class of executed instruction
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     79                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    30147                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    656     30.65%     30.65% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    84      3.93%     34.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    37      1.73%     36.31% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  1363     63.69%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               2140                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     656     46.92%     46.92% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     84      6.01%     52.93% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     37      2.65%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    621     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1398                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            78888030000     96.17%     96.17% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              82320000      0.10%     96.27% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             105450000      0.13%     96.40% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2955450000      3.60%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.455613                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.653271                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  83      3.45%      3.45% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  32      1.33%      4.78% # number of callpals executed
system.cpu01.kern.callpal::tbi                      5      0.21%      4.98% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1808     75.08%     80.07% # number of callpals executed
system.cpu01.kern.callpal::rdps                   169      7.02%     87.08% # number of callpals executed
system.cpu01.kern.callpal::rti                    211      8.76%     95.85% # number of callpals executed
system.cpu01.kern.callpal::callsys                 46      1.91%     97.76% # number of callpals executed
system.cpu01.kern.callpal::rdunique                54      2.24%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 2408                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             147                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               128                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                96                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               144                      
system.cpu01.kern.mode_good::user                 128                      
system.cpu01.kern.mode_good::idle                  16                      
system.cpu01.kern.mode_switch_good::kernel     0.979592                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.166667                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.776280                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       4140380000      5.27%      5.27% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        34927560000     44.42%     49.69% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        39558420000     50.31%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     32                       # number of times the context was actually changed
system.cpu01.icache.tags.replacements            4322                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           2568368                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4322                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          594.254512                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         8031146                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        8031146                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      4009090                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       4009090                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      4009090                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        4009090                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      4009090                       # number of overall hits
system.cpu01.icache.overall_hits::total       4009090                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4322                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4322                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4322                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4322                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4322                       # number of overall misses
system.cpu01.icache.overall_misses::total         4322                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::cpu01.inst      4013412                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      4013412                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      4013412                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      4013412                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      4013412                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      4013412                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.001077                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.001077                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.001077                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.001077                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.001077                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.001077                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.tags.replacements           38056                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         866.015759                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            947803                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           38056                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           24.905481                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   866.015759                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.845719                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.845719                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          849                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.866211                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1859281                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1859281                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       651193                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        651193                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       211494                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       211494                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data         1048                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1048                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          767                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          767                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       862687                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         862687                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       862687                       # number of overall hits
system.cpu01.dcache.overall_hits::total        862687                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        20505                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        20505                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        22217                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        22217                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data          601                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          601                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data          694                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          694                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data        42722                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        42722                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data        42722                       # number of overall misses
system.cpu01.dcache.overall_misses::total        42722                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::cpu01.data       671698                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       671698                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       233711                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       233711                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data         1461                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1461                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       905409                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       905409                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       905409                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       905409                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.030527                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.030527                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.095062                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.095062                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.364463                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.364463                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.475017                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.475017                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.047185                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.047185                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.047185                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.047185                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        23641                       # number of writebacks
system.cpu01.dcache.writebacks::total           23641                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1104693                       # DTB read hits
system.cpu02.dtb.read_misses                     3267                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                 617049                       # DTB read accesses
system.cpu02.dtb.write_hits                    573161                       # DTB write hits
system.cpu02.dtb.write_misses                   25278                       # DTB write misses
system.cpu02.dtb.write_acv                          7                       # DTB write access violations
system.cpu02.dtb.write_accesses                200710                       # DTB write accesses
system.cpu02.dtb.data_hits                    1677854                       # DTB hits
system.cpu02.dtb.data_misses                    28545                       # DTB misses
system.cpu02.dtb.data_acv                           7                       # DTB access violations
system.cpu02.dtb.data_accesses                 817759                       # DTB accesses
system.cpu02.itb.fetch_hits                   3954829                       # ITB hits
system.cpu02.itb.fetch_misses                     475                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               3955304                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        8200723                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   6483655                       # Number of instructions committed
system.cpu02.committedOps                     6483655                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4757970                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses              1598016                       # Number of float alu accesses
system.cpu02.num_func_calls                     81895                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       521238                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4757970                       # number of integer instructions
system.cpu02.num_fp_insts                     1598016                       # number of float instructions
system.cpu02.num_int_register_reads           8052202                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          3591150                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads            2709226                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes           1577584                       # number of times the floating registers were written
system.cpu02.num_mem_refs                     1711595                       # number of memory refs
system.cpu02.num_load_insts                   1112334                       # Number of load instructions
system.cpu02.num_store_insts                   599261                       # Number of store instructions
system.cpu02.num_idle_cycles             1708025.691908                       # Number of idle cycles
system.cpu02.num_busy_cycles             6492697.308092                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.791723                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.208277                       # Percentage of idle cycles
system.cpu02.Branches                          631813                       # Number of branches fetched
system.cpu02.op_class::No_OpClass              109292      1.68%      1.68% # Class of executed instruction
system.cpu02.op_class::IntAlu                 2780049     42.69%     44.37% # Class of executed instruction
system.cpu02.op_class::IntMult                   6804      0.10%     44.47% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     44.47% # Class of executed instruction
system.cpu02.op_class::FloatAdd                804294     12.35%     56.82% # Class of executed instruction
system.cpu02.op_class::FloatCmp                   147      0.00%     56.83% # Class of executed instruction
system.cpu02.op_class::FloatCvt                   354      0.01%     56.83% # Class of executed instruction
system.cpu02.op_class::FloatMult               753878     11.58%     68.41% # Class of executed instruction
system.cpu02.op_class::FloatDiv                    80      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     68.41% # Class of executed instruction
system.cpu02.op_class::MemRead                1131564     17.38%     85.78% # Class of executed instruction
system.cpu02.op_class::MemWrite                600305      9.22%     95.00% # Class of executed instruction
system.cpu02.op_class::IprAccess               325440      5.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6512207                       # Class of executed instruction
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     98                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    38139                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   3161     41.29%     41.29% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    18      0.24%     41.53% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    84      1.10%     42.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    35      0.46%     43.08% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  4357     56.92%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               7655                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    3160     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     18      0.28%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     84      1.31%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     35      0.54%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   3127     48.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                6424                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            70746520000     86.27%     86.27% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              25740000      0.03%     86.30% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              82320000      0.10%     86.40% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              85540000      0.10%     86.51% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           11066130000     13.49%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        82006250000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999684                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.717696                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.839190                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.97%      0.97% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.97%      1.94% # number of syscalls executed
system.cpu02.kern.syscall::4                       39     37.86%     39.81% # number of syscalls executed
system.cpu02.kern.syscall::17                       8      7.77%     47.57% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.97%     48.54% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.97%     49.51% # number of syscalls executed
system.cpu02.kern.syscall::71                      21     20.39%     69.90% # number of syscalls executed
system.cpu02.kern.syscall::73                      12     11.65%     81.55% # number of syscalls executed
system.cpu02.kern.syscall::74                      16     15.53%     97.09% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.97%     98.06% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.97%     99.03% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.97%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  103                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 275      3.06%      3.06% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 140      1.56%      4.62% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.07%      4.69% # number of callpals executed
system.cpu02.kern.callpal::swpipl                7023     78.25%     82.94% # number of callpals executed
system.cpu02.kern.callpal::rdps                   266      2.96%     85.91% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.01%     85.92% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.01%     85.93% # number of callpals executed
system.cpu02.kern.callpal::rti                    495      5.52%     91.44% # number of callpals executed
system.cpu02.kern.callpal::callsys                164      1.83%     93.27% # number of callpals executed
system.cpu02.kern.callpal::rdunique               603      6.72%     99.99% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.01%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 8975                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             635                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               401                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               401                      
system.cpu02.kern.mode_good::user                 401                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.631496                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.774131                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      43712650000     53.12%     53.12% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        38576270000     46.88%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    140                       # number of times the context was actually changed
system.cpu02.icache.tags.replacements           40991                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           6471141                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           40991                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          157.867361                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        13065405                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       13065405                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      6471216                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       6471216                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      6471216                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        6471216                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      6471216                       # number of overall hits
system.cpu02.icache.overall_hits::total       6471216                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst        40991                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        40991                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst        40991                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        40991                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst        40991                       # number of overall misses
system.cpu02.icache.overall_misses::total        40991                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::cpu02.inst      6512207                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      6512207                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      6512207                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      6512207                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      6512207                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      6512207                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006294                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006294                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006294                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006294                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006294                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006294                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.tags.replacements           67974                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         957.890607                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1607552                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           67974                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           23.649513                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   957.890607                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.935440                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.935440                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          643                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          635                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.627930                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         3436446                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        3436446                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1068502                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1068502                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       521133                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       521133                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data         7795                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         7795                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         7680                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         7680                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1589635                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1589635                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1589635                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1589635                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        30990                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        30990                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        42545                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        42545                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data         1600                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1600                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data         1293                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1293                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data        73535                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        73535                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data        73535                       # number of overall misses
system.cpu02.dcache.overall_misses::total        73535                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::cpu02.data      1099492                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1099492                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       563678                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       563678                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data         9395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         9395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data         8973                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         8973                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1663170                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1663170                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1663170                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1663170                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.028186                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.028186                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.075477                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.075477                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.170303                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.170303                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.144099                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.144099                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.044214                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.044214                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.044214                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.044214                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        45516                       # number of writebacks
system.cpu02.dcache.writebacks::total           45516                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                     651989                       # DTB read hits
system.cpu03.dtb.read_misses                     2913                       # DTB read misses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_accesses                 531182                       # DTB read accesses
system.cpu03.dtb.write_hits                    228675                       # DTB write hits
system.cpu03.dtb.write_misses                   24937                       # DTB write misses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_accesses                155329                       # DTB write accesses
system.cpu03.dtb.data_hits                     880664                       # DTB hits
system.cpu03.dtb.data_misses                    27850                       # DTB misses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_accesses                 686511                       # DTB accesses
system.cpu03.itb.fetch_hits                   3389698                       # ITB hits
system.cpu03.itb.fetch_misses                     145                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               3389843                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        8203190                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3932868                       # Number of instructions committed
system.cpu03.committedOps                     3932868                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             2291029                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses              1591703                       # Number of float alu accesses
system.cpu03.num_func_calls                     17418                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       203913                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    2291029                       # number of integer instructions
system.cpu03.num_fp_insts                     1591703                       # number of float instructions
system.cpu03.num_int_register_reads           4582644                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          1808508                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads            2704646                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes           1574111                       # number of times the floating registers were written
system.cpu03.num_mem_refs                      912292                       # number of memory refs
system.cpu03.num_load_insts                    658211                       # Number of load instructions
system.cpu03.num_store_insts                   254081                       # Number of store instructions
system.cpu03.num_idle_cycles             4253267.473636                       # Number of idle cycles
system.cpu03.num_busy_cycles             3949922.526364                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.481511                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.518489                       # Percentage of idle cycles
system.cpu03.Branches                          228662                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               71577      1.81%      1.81% # Class of executed instruction
system.cpu03.op_class::IntAlu                 1123591     28.37%     30.18% # Class of executed instruction
system.cpu03.op_class::IntMult                   1339      0.03%     30.21% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     30.21% # Class of executed instruction
system.cpu03.op_class::FloatAdd                802946     20.27%     50.48% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     50.48% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     5      0.00%     50.48% # Class of executed instruction
system.cpu03.op_class::FloatMult               753677     19.03%     69.51% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     3      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     69.51% # Class of executed instruction
system.cpu03.op_class::MemRead                 661612     16.70%     86.21% # Class of executed instruction
system.cpu03.op_class::MemWrite                254250      6.42%     92.63% # Class of executed instruction
system.cpu03.op_class::IprAccess               291739      7.37%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  3960739                       # Class of executed instruction
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     65                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    30604                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    706     32.09%     32.09% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    84      3.82%     35.91% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    38      1.73%     37.64% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  1372     62.36%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               2200                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     706     46.69%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     84      5.56%     52.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     38      2.51%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    684     45.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                1512                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            79144350000     96.48%     96.48% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              82320000      0.10%     96.58% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             111210000      0.14%     96.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            2693370000      3.28%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.498542                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.687273                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  48      1.95%      1.95% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  97      3.93%      5.88% # number of callpals executed
system.cpu03.kern.callpal::tbi                      9      0.36%      6.24% # number of callpals executed
system.cpu03.kern.callpal::swpipl                1818     73.69%     79.94% # number of callpals executed
system.cpu03.kern.callpal::rdps                   173      7.01%     86.95% # number of callpals executed
system.cpu03.kern.callpal::rti                    261     10.58%     97.53% # number of callpals executed
system.cpu03.kern.callpal::callsys                 40      1.62%     99.15% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.04%     99.19% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      0.81%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 2467                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             358                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               190                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               190                      
system.cpu03.kern.mode_good::user                 190                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.530726                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.693431                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      48729760000     59.24%     59.24% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        33530910000     40.76%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu03.icache.tags.replacements            6348                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           3923682                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            6348                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          618.097353                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         7927826                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        7927826                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      3954391                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       3954391                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      3954391                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        3954391                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      3954391                       # number of overall hits
system.cpu03.icache.overall_hits::total       3954391                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         6348                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         6348                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         6348                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         6348                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         6348                       # number of overall misses
system.cpu03.icache.overall_misses::total         6348                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::cpu03.inst      3960739                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      3960739                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      3960739                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      3960739                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      3960739                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      3960739                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.001603                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.001603                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.001603                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.001603                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.001603                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.001603                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.tags.replacements           34585                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         908.851362                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            860734                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           34585                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           24.887495                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   908.851362                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.887550                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.887550                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          907                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          812                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.885742                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1805814                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1805814                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       636355                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        636355                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       205084                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       205084                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data         1478                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1478                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         1154                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         1154                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data       841439                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         841439                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       841439                       # number of overall hits
system.cpu03.dcache.overall_hits::total        841439                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        16949                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        16949                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        21671                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        21671                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data          500                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          500                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data          540                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          540                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data        38620                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        38620                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data        38620                       # number of overall misses
system.cpu03.dcache.overall_misses::total        38620                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::cpu03.data       653304                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       653304                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       226755                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       226755                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data         1694                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1694                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       880059                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       880059                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       880059                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       880059                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.025944                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.025944                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.095570                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.095570                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.252781                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.252781                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.318772                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.318772                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.043883                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.043883                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.043883                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.043883                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        21767                       # number of writebacks
system.cpu03.dcache.writebacks::total           21767                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                     864791                       # DTB read hits
system.cpu04.dtb.read_misses                     3060                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                 695969                       # DTB read accesses
system.cpu04.dtb.write_hits                    413213                       # DTB write hits
system.cpu04.dtb.write_misses                   25038                       # DTB write misses
system.cpu04.dtb.write_acv                         14                       # DTB write access violations
system.cpu04.dtb.write_accesses                251610                       # DTB write accesses
system.cpu04.dtb.data_hits                    1278004                       # DTB hits
system.cpu04.dtb.data_misses                    28098                       # DTB misses
system.cpu04.dtb.data_acv                          14                       # DTB access violations
system.cpu04.dtb.data_accesses                 947579                       # DTB accesses
system.cpu04.itb.fetch_hits                   4072846                       # ITB hits
system.cpu04.itb.fetch_misses                     312                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses               4073158                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        8225904                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   4910377                       # Number of instructions committed
system.cpu04.committedOps                     4910377                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             3238700                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses              1595749                       # Number of float alu accesses
system.cpu04.num_func_calls                     41141                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       298460                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    3238700                       # number of integer instructions
system.cpu04.num_fp_insts                     1595749                       # number of float instructions
system.cpu04.num_int_register_reads           5922681                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          2465956                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads            2707713                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes           1576753                       # number of times the floating registers were written
system.cpu04.num_mem_refs                     1309896                       # number of memory refs
system.cpu04.num_load_insts                    871159                       # Number of load instructions
system.cpu04.num_store_insts                   438737                       # Number of store instructions
system.cpu04.num_idle_cycles             3287110.629804                       # Number of idle cycles
system.cpu04.num_busy_cycles             4938793.370196                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.600395                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.399605                       # Percentage of idle cycles
system.cpu04.Branches                          353268                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               90223      1.83%      1.83% # Class of executed instruction
system.cpu04.op_class::IntAlu                 1673222     33.88%     35.71% # Class of executed instruction
system.cpu04.op_class::IntMult                   1934      0.04%     35.75% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     35.75% # Class of executed instruction
system.cpu04.op_class::FloatAdd                804303     16.29%     52.03% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     52.03% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     5      0.00%     52.03% # Class of executed instruction
system.cpu04.op_class::FloatMult               753831     15.26%     67.30% # Class of executed instruction
system.cpu04.op_class::FloatDiv                   227      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     67.30% # Class of executed instruction
system.cpu04.op_class::MemRead                 876592     17.75%     85.05% # Class of executed instruction
system.cpu04.op_class::MemWrite                439249      8.89%     93.95% # Class of executed instruction
system.cpu04.op_class::IprAccess               298903      6.05%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4938489                       # Class of executed instruction
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     51                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    31831                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   1089     36.67%     36.67% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    84      2.83%     39.49% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    38      1.28%     40.77% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1759     59.23%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               2970                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    1087     47.80%     47.80% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     84      3.69%     51.50% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     38      1.67%     53.17% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   1065     46.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                2274                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            78990030000     96.03%     96.03% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              82320000      0.10%     96.13% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30             106630000      0.13%     96.26% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            3079550000      3.74%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        82258530000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.998163                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.605458                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.765657                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      5.88%      5.88% # number of syscalls executed
system.cpu04.kern.syscall::2                        1      5.88%     11.76% # number of syscalls executed
system.cpu04.kern.syscall::3                        2     11.76%     23.53% # number of syscalls executed
system.cpu04.kern.syscall::4                        1      5.88%     29.41% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      5.88%     35.29% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      5.88%     41.18% # number of syscalls executed
system.cpu04.kern.syscall::19                       1      5.88%     47.06% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      5.88%     52.94% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     17.65%     70.59% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     23.53%     94.12% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      5.88%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   17                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  51      1.55%      1.55% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 100      3.04%      4.60% # number of callpals executed
system.cpu04.kern.callpal::tbi                      8      0.24%      4.84% # number of callpals executed
system.cpu04.kern.callpal::swpipl                2514     76.51%     81.35% # number of callpals executed
system.cpu04.kern.callpal::rdps                   169      5.14%     86.49% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.03%     86.52% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.03%     86.55% # number of callpals executed
system.cpu04.kern.callpal::rti                    335     10.19%     96.74% # number of callpals executed
system.cpu04.kern.callpal::callsys                 75      2.28%     99.03% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.09%     99.12% # number of callpals executed
system.cpu04.kern.callpal::rdunique                29      0.88%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 3286                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             435                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               268                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               268                      
system.cpu04.kern.mode_good::user                 268                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.616092                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.762447                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      41988070000     51.04%     51.04% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        40270460000     48.96%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    100                       # number of times the context was actually changed
system.cpu04.icache.tags.replacements           13602                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999329                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           4924303                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           13602                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          362.027864                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   511.999329                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         9890583                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        9890583                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      4924884                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       4924884                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      4924884                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        4924884                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      4924884                       # number of overall hits
system.cpu04.icache.overall_hits::total       4924884                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst        13605                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        13605                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst        13605                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        13605                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst        13605                       # number of overall misses
system.cpu04.icache.overall_misses::total        13605                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::cpu04.inst      4938489                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      4938489                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      4938489                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      4938489                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      4938489                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      4938489                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.002755                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002755                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.002755                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002755                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.002755                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002755                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.tags.replacements           49861                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         968.420230                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1221950                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           49861                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           24.507130                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   968.420230                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.945723                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.945723                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2615129                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2615129                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       841682                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        841682                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       379517                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       379517                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data         2728                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2728                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         2605                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2605                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1221199                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1221199                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1221199                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1221199                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        22996                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        22996                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        30281                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        30281                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data          693                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          693                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data          623                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          623                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data        53277                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        53277                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data        53277                       # number of overall misses
system.cpu04.dcache.overall_misses::total        53277                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::cpu04.data       864678                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       864678                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       409798                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       409798                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data         3421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         3421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data         3228                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         3228                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1274476                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1274476                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1274476                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1274476                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.026595                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.026595                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.073893                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.073893                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.202572                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.202572                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.192999                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.192999                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.041803                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.041803                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.041803                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.041803                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        31804                       # number of writebacks
system.cpu04.dcache.writebacks::total           31804                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                     640456                       # DTB read hits
system.cpu05.dtb.read_misses                     2907                       # DTB read misses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_accesses                 537307                       # DTB read accesses
system.cpu05.dtb.write_hits                    230136                       # DTB write hits
system.cpu05.dtb.write_misses                   24863                       # DTB write misses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_accesses                157330                       # DTB write accesses
system.cpu05.dtb.data_hits                     870592                       # DTB hits
system.cpu05.dtb.data_misses                    27770                       # DTB misses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_accesses                 694637                       # DTB accesses
system.cpu05.itb.fetch_hits                   3409181                       # ITB hits
system.cpu05.itb.fetch_misses                     148                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               3409329                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        8203194                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3902437                       # Number of instructions committed
system.cpu05.committedOps                     3902437                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             2261872                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses              1592414                       # Number of float alu accesses
system.cpu05.num_func_calls                     15528                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       192242                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    2261872                       # number of integer instructions
system.cpu05.num_fp_insts                     1592414                       # number of float instructions
system.cpu05.num_int_register_reads           4551020                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          1790046                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads            2705430                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes           1574644                       # number of times the floating registers were written
system.cpu05.num_mem_refs                      902137                       # number of memory refs
system.cpu05.num_load_insts                    646695                       # Number of load instructions
system.cpu05.num_store_insts                   255442                       # Number of store instructions
system.cpu05.num_idle_cycles             4283697.748308                       # Number of idle cycles
system.cpu05.num_busy_cycles             3919496.251692                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.477801                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.522199                       # Percentage of idle cycles
system.cpu05.Branches                          214453                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               71299      1.81%      1.81% # Class of executed instruction
system.cpu05.op_class::IntAlu                 1104613     28.11%     29.92% # Class of executed instruction
system.cpu05.op_class::IntMult                   1379      0.04%     29.95% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     29.95% # Class of executed instruction
system.cpu05.op_class::FloatAdd                803166     20.44%     50.39% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     50.39% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     5      0.00%     50.39% # Class of executed instruction
system.cpu05.op_class::FloatMult               753840     19.18%     69.57% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     3      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     69.57% # Class of executed instruction
system.cpu05.op_class::MemRead                 649549     16.53%     86.10% # Class of executed instruction
system.cpu05.op_class::MemWrite                255518      6.50%     92.60% # Class of executed instruction
system.cpu05.op_class::IprAccess               290856      7.40%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  3930228                       # Class of executed instruction
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     69                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    30441                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    719     33.43%     33.43% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    84      3.91%     37.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    42      1.95%     39.28% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1306     60.72%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               2151                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     719     46.78%     46.78% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     84      5.47%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     42      2.73%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    692     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1537                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            79364860000     96.75%     96.75% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              82320000      0.10%     96.85% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30             121550000      0.15%     97.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            2462520000      3.00%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.529862                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.714551                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    4                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   3      0.13%      0.13% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 102      4.29%      4.42% # number of callpals executed
system.cpu05.kern.callpal::tbi                     10      0.42%      4.84% # number of callpals executed
system.cpu05.kern.callpal::swpipl                1759     74.00%     78.84% # number of callpals executed
system.cpu05.kern.callpal::rdps                   173      7.28%     86.12% # number of callpals executed
system.cpu05.kern.callpal::rti                    267     11.23%     97.35% # number of callpals executed
system.cpu05.kern.callpal::callsys                 41      1.72%     99.07% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.08%     99.16% # number of callpals executed
system.cpu05.kern.callpal::rdunique                20      0.84%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 2377                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             369                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               189                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               189                      
system.cpu05.kern.mode_good::user                 189                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.512195                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.677419                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     106884690000     76.01%     76.01% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        33731090000     23.99%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    102                       # number of times the context was actually changed
system.cpu05.icache.tags.replacements            6040                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2701972                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            6040                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          447.346358                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         7866496                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        7866496                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      3924188                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       3924188                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      3924188                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        3924188                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      3924188                       # number of overall hits
system.cpu05.icache.overall_hits::total       3924188                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         6040                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         6040                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         6040                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         6040                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         6040                       # number of overall misses
system.cpu05.icache.overall_misses::total         6040                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::cpu05.inst      3930228                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      3930228                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      3930228                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      3930228                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      3930228                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      3930228                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.001537                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001537                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.001537                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001537                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.001537                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001537                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.tags.replacements           36306                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         929.735220                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1715804                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           36306                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           47.259516                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   929.735220                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.907945                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.907945                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          835                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1786665                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1786665                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       624131                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        624131                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       207095                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       207095                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data         1275                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1275                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data         1077                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1077                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data       831226                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         831226                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       831226                       # number of overall hits
system.cpu05.dcache.overall_hits::total        831226                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        17937                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        17937                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        21393                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        21393                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data          429                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          429                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data          488                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          488                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data        39330                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        39330                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data        39330                       # number of overall misses
system.cpu05.dcache.overall_misses::total        39330                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::cpu05.data       642068                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       642068                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       228488                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       228488                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       870556                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       870556                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       870556                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       870556                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.027936                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.027936                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.093629                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.093629                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.251761                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.251761                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.311821                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.311821                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.045178                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.045178                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.045178                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.045178                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        22867                       # number of writebacks
system.cpu05.dcache.writebacks::total           22867                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                     642598                       # DTB read hits
system.cpu06.dtb.read_misses                     2592                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                 558416                       # DTB read accesses
system.cpu06.dtb.write_hits                    228490                       # DTB write hits
system.cpu06.dtb.write_misses                   24790                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                166948                       # DTB write accesses
system.cpu06.dtb.data_hits                     871088                       # DTB hits
system.cpu06.dtb.data_misses                    27382                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                 725364                       # DTB accesses
system.cpu06.itb.fetch_hits                   3466011                       # ITB hits
system.cpu06.itb.fetch_misses                      23                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses               3466034                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        8203196                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3851984                       # Number of instructions committed
system.cpu06.committedOps                     3851984                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             2216048                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses              1592323                       # Number of float alu accesses
system.cpu06.num_func_calls                     13125                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       183455                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    2216048                       # number of integer instructions
system.cpu06.num_fp_insts                     1592323                       # number of float instructions
system.cpu06.num_int_register_reads           4491806                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          1755828                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads            2705416                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes           1574614                       # number of times the floating registers were written
system.cpu06.num_mem_refs                      901563                       # number of memory refs
system.cpu06.num_load_insts                    647995                       # Number of load instructions
system.cpu06.num_store_insts                   253568                       # Number of store instructions
system.cpu06.num_idle_cycles             4334546.851775                       # Number of idle cycles
system.cpu06.num_busy_cycles             3868649.148225                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.471603                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.528397                       # Percentage of idle cycles
system.cpu06.Branches                          202357                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               68823      1.77%      1.77% # Class of executed instruction
system.cpu06.op_class::IntAlu                 1064493     27.44%     29.21% # Class of executed instruction
system.cpu06.op_class::IntMult                   1185      0.03%     29.24% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     29.24% # Class of executed instruction
system.cpu06.op_class::FloatAdd                803142     20.70%     49.95% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     49.95% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     5      0.00%     49.95% # Class of executed instruction
system.cpu06.op_class::FloatMult               753850     19.43%     69.38% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     69.38% # Class of executed instruction
system.cpu06.op_class::MemRead                 649976     16.75%     86.13% # Class of executed instruction
system.cpu06.op_class::MemWrite                253653      6.54%     92.67% # Class of executed instruction
system.cpu06.op_class::IprAccess               284239      7.33%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  3879366                       # Class of executed instruction
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     71                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    29635                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    600     31.43%     31.43% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    84      4.40%     35.83% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    40      2.10%     37.93% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  1185     62.07%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1909                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     600     46.30%     46.30% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     84      6.48%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     40      3.09%     55.86% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    572     44.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1296                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            79397370000     96.79%     96.79% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              82320000      0.10%     96.89% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30             116570000      0.14%     97.03% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2434990000      2.97%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.482700                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.678889                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  23      1.09%      1.09% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  47      2.23%      3.32% # number of callpals executed
system.cpu06.kern.callpal::tbi                      5      0.24%      3.56% # number of callpals executed
system.cpu06.kern.callpal::swpipl                1576     74.83%     78.40% # number of callpals executed
system.cpu06.kern.callpal::rdps                   169      8.02%     86.42% # number of callpals executed
system.cpu06.kern.callpal::rti                    209      9.92%     96.34% # number of callpals executed
system.cpu06.kern.callpal::callsys                 39      1.85%     98.20% # number of callpals executed
system.cpu06.kern.callpal::rdunique                38      1.80%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 2106                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             256                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               134                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               134                      
system.cpu06.kern.mode_good::user                 134                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      44283200000     56.31%     56.31% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        34364390000     43.69%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     47                       # number of times the context was actually changed
system.cpu06.icache.tags.replacements            4506                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.791532                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           3380958                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4506                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          750.323569                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle    4097707260000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   511.791532                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.999593                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999593                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         7763239                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        7763239                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      3874859                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       3874859                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      3874859                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        3874859                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      3874859                       # number of overall hits
system.cpu06.icache.overall_hits::total       3874859                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4507                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4507                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4507                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4507                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4507                       # number of overall misses
system.cpu06.icache.overall_misses::total         4507                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::cpu06.inst      3879366                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      3879366                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      3879366                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      3879366                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      3879366                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      3879366                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.001162                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001162                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.001162                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001162                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.001162                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001162                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.tags.replacements           35088                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         873.327872                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           2569423                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           35088                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           73.227970                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle    4121058580000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   873.327872                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.852859                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.852859                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          890                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          863                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1785552                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1785552                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       627427                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        627427                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       205123                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       205123                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          926                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          926                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          673                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          673                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data       832550                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         832550                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       832550                       # number of overall hits
system.cpu06.dcache.overall_hits::total        832550                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        16587                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        16587                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        21938                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        21938                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data          463                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          463                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data          547                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          547                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data        38525                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        38525                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data        38525                       # number of overall misses
system.cpu06.dcache.overall_misses::total        38525                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::cpu06.data       644014                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       644014                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       227061                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       227061                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data         1389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data         1220                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1220                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       871075                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       871075                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       871075                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       871075                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.025756                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025756                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.096617                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.096617                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.448361                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.448361                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.044227                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.044227                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.044227                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.044227                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        21962                       # number of writebacks
system.cpu06.dcache.writebacks::total           21962                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                     624887                       # DTB read hits
system.cpu07.dtb.read_misses                     2578                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                 535540                       # DTB read accesses
system.cpu07.dtb.write_hits                    212347                       # DTB write hits
system.cpu07.dtb.write_misses                   24890                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                156519                       # DTB write accesses
system.cpu07.dtb.data_hits                     837234                       # DTB hits
system.cpu07.dtb.data_misses                    27468                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                 692059                       # DTB accesses
system.cpu07.itb.fetch_hits                   3385698                       # ITB hits
system.cpu07.itb.fetch_misses                      15                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses               3385713                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        8199053                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   3770462                       # Number of instructions committed
system.cpu07.committedOps                     3770462                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             2135596                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses              1592033                       # Number of float alu accesses
system.cpu07.num_func_calls                     12399                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       184166                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    2135596                       # number of integer instructions
system.cpu07.num_fp_insts                     1592033                       # number of float instructions
system.cpu07.num_int_register_reads           4376132                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          1691006                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads            2705270                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes           1574475                       # number of times the floating registers were written
system.cpu07.num_mem_refs                      867630                       # number of memory refs
system.cpu07.num_load_insts                    630161                       # Number of load instructions
system.cpu07.num_store_insts                   237469                       # Number of store instructions
system.cpu07.num_idle_cycles             4413534.112728                       # Number of idle cycles
system.cpu07.num_busy_cycles             3785518.887272                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.461702                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.538298                       # Percentage of idle cycles
system.cpu07.Branches                          202120                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               68300      1.80%      1.80% # Class of executed instruction
system.cpu07.op_class::IntAlu                 1017301     26.79%     28.58% # Class of executed instruction
system.cpu07.op_class::IntMult                   1199      0.03%     28.62% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     28.62% # Class of executed instruction
system.cpu07.op_class::FloatAdd                803131     21.15%     49.76% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     49.76% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     5      0.00%     49.76% # Class of executed instruction
system.cpu07.op_class::FloatMult               753849     19.85%     69.61% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     69.61% # Class of executed instruction
system.cpu07.op_class::MemRead                 631924     16.64%     86.25% # Class of executed instruction
system.cpu07.op_class::MemWrite                237530      6.25%     92.50% # Class of executed instruction
system.cpu07.op_class::IprAccess               284691      7.50%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  3797930                       # Class of executed instruction
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     69                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    29631                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    583     31.01%     31.01% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    84      4.47%     35.48% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    39      2.07%     37.55% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1174     62.45%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1880                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     583     46.16%     46.16% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     84      6.65%     52.81% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     39      3.09%     55.90% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    557     44.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1263                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            79335020000     96.76%     96.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              82320000      0.10%     96.86% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             109830000      0.13%     97.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            2462670000      3.00%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        81989840000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.474446                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.671809                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   7      0.35%      0.35% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  34      1.68%      2.02% # number of callpals executed
system.cpu07.kern.callpal::tbi                      5      0.25%      2.27% # number of callpals executed
system.cpu07.kern.callpal::swpipl                1558     76.94%     79.21% # number of callpals executed
system.cpu07.kern.callpal::rdps                   168      8.30%     87.51% # number of callpals executed
system.cpu07.kern.callpal::rti                    199      9.83%     97.33% # number of callpals executed
system.cpu07.kern.callpal::callsys                 34      1.68%     99.01% # number of callpals executed
system.cpu07.kern.callpal::rdunique                20      0.99%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 2025                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             233                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               124                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               124                      
system.cpu07.kern.mode_good::user                 124                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.532189                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.694678                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      45161690000     57.36%     57.36% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        33574100000     42.64%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     34                       # number of times the context was actually changed
system.cpu07.icache.tags.replacements            4114                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           2490094                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            4114                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          605.273213                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         7599974                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        7599974                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      3793816                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       3793816                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      3793816                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        3793816                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      3793816                       # number of overall hits
system.cpu07.icache.overall_hits::total       3793816                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4114                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4114                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4114                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4114                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4114                       # number of overall misses
system.cpu07.icache.overall_misses::total         4114                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::cpu07.inst      3797930                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      3797930                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      3797930                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      3797930                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      3797930                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      3797930                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.001083                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001083                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.001083                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001083                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.001083                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001083                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.tags.replacements           32344                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         897.179580                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            754045                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           32344                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           23.313288                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   897.179580                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.876152                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.876152                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          856                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.862305                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1714459                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1714459                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       611668                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        611668                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       190246                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       190246                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          860                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          860                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          613                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          613                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data       801914                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         801914                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       801914                       # number of overall hits
system.cpu07.dcache.overall_hits::total        801914                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        14640                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        14640                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        20768                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        20768                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data          415                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          415                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data          480                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          480                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data        35408                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        35408                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data        35408                       # number of overall misses
system.cpu07.dcache.overall_misses::total        35408                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::cpu07.data       626308                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       626308                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       211014                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       211014                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data         1275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data         1093                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1093                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       837322                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       837322                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       837322                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       837322                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.023375                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.023375                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.098420                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.098420                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.325490                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.325490                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.439158                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.439158                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.042287                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.042287                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.042287                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.042287                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        21133                       # number of writebacks
system.cpu07.dcache.writebacks::total           21133                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                     642388                       # DTB read hits
system.cpu08.dtb.read_misses                     2589                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                 550205                       # DTB read accesses
system.cpu08.dtb.write_hits                    221216                       # DTB write hits
system.cpu08.dtb.write_misses                   24992                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                162908                       # DTB write accesses
system.cpu08.dtb.data_hits                     863604                       # DTB hits
system.cpu08.dtb.data_misses                    27581                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                 713113                       # DTB accesses
system.cpu08.itb.fetch_hits                   3438539                       # ITB hits
system.cpu08.itb.fetch_misses                      17                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses               3438556                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        8199053                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3835188                       # Number of instructions committed
system.cpu08.committedOps                     3835188                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             2199554                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses              1592197                       # Number of float alu accesses
system.cpu08.num_func_calls                     12875                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       189554                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    2199554                       # number of integer instructions
system.cpu08.num_fp_insts                     1592197                       # number of float instructions
system.cpu08.num_int_register_reads           4461290                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          1740386                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads            2705379                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes           1574566                       # number of times the floating registers were written
system.cpu08.num_mem_refs                      894193                       # number of memory refs
system.cpu08.num_load_insts                    647734                       # Number of load instructions
system.cpu08.num_store_insts                   246459                       # Number of store instructions
system.cpu08.num_idle_cycles             4348905.113610                       # Number of idle cycles
system.cpu08.num_busy_cycles             3850147.886390                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.469584                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.530416                       # Percentage of idle cycles
system.cpu08.Branches                          208109                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               68831      1.78%      1.78% # Class of executed instruction
system.cpu08.op_class::IntAlu                 1053645     27.28%     29.06% # Class of executed instruction
system.cpu08.op_class::IntMult                   1208      0.03%     29.09% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     29.09% # Class of executed instruction
system.cpu08.op_class::FloatAdd                803148     20.79%     49.88% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     49.88% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     5      0.00%     49.88% # Class of executed instruction
system.cpu08.op_class::FloatMult               753859     19.52%     69.40% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     69.40% # Class of executed instruction
system.cpu08.op_class::MemRead                 649554     16.82%     86.21% # Class of executed instruction
system.cpu08.op_class::MemWrite                246523      6.38%     92.60% # Class of executed instruction
system.cpu08.op_class::IprAccess               285996      7.40%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  3862769                       # Class of executed instruction
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     69                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    29779                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    592     31.22%     31.22% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    84      4.43%     35.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    40      2.11%     37.76% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  1180     62.24%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1896                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     592     46.29%     46.29% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     84      6.57%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     40      3.13%     55.98% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    563     44.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                1279                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            79304580000     96.72%     96.72% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              82320000      0.10%     96.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30             114050000      0.14%     96.96% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            2488890000      3.04%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        81989840000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.477119                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.674578                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   7      0.34%      0.34% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  40      1.94%      2.28% # number of callpals executed
system.cpu08.kern.callpal::tbi                      5      0.24%      2.53% # number of callpals executed
system.cpu08.kern.callpal::swpipl                1569     76.28%     78.80% # number of callpals executed
system.cpu08.kern.callpal::rdps                   168      8.17%     86.97% # number of callpals executed
system.cpu08.kern.callpal::rti                    203      9.87%     96.84% # number of callpals executed
system.cpu08.kern.callpal::callsys                 36      1.75%     98.59% # number of callpals executed
system.cpu08.kern.callpal::rdunique                29      1.41%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 2057                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             243                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               125                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               125                      
system.cpu08.kern.mode_good::user                 125                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.514403                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.679348                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     173867370000     83.60%     83.60% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        34097200000     16.40%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     40                       # number of times the context was actually changed
system.cpu08.icache.tags.replacements            4391                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           3531828                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4391                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          804.333409                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         7729929                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        7729929                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      3858378                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3858378                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      3858378                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3858378                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      3858378                       # number of overall hits
system.cpu08.icache.overall_hits::total       3858378                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4391                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4391                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4391                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4391                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4391                       # number of overall misses
system.cpu08.icache.overall_misses::total         4391                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::cpu08.inst      3862769                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3862769                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      3862769                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3862769                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      3862769                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3862769                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001137                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001137                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001137                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001137                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001137                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001137                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.tags.replacements           34064                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         904.195734                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           2926091                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           34064                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           85.899806                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   904.195734                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.883004                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.883004                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          860                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         1769218                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        1769218                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       627784                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        627784                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       198728                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       198728                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          867                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          867                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          626                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          626                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data       826512                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         826512                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       826512                       # number of overall hits
system.cpu08.dcache.overall_hits::total        826512                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        16068                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        16068                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        21144                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        21144                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data          426                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          426                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data          515                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          515                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data        37212                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        37212                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data        37212                       # number of overall misses
system.cpu08.dcache.overall_misses::total        37212                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::cpu08.data       643852                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       643852                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       219872                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       219872                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data         1141                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1141                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       863724                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       863724                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       863724                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       863724                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.024956                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.024956                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.096165                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.096165                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.329466                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.329466                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.451358                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.451358                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.043083                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.043083                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.043083                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.043083                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        22027                       # number of writebacks
system.cpu08.dcache.writebacks::total           22027                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                     631592                       # DTB read hits
system.cpu09.dtb.read_misses                     2586                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                 541694                       # DTB read accesses
system.cpu09.dtb.write_hits                    219612                       # DTB write hits
system.cpu09.dtb.write_misses                   24847                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                158535                       # DTB write accesses
system.cpu09.dtb.data_hits                     851204                       # DTB hits
system.cpu09.dtb.data_misses                    27433                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                 700229                       # DTB accesses
system.cpu09.itb.fetch_hits                   3407270                       # ITB hits
system.cpu09.itb.fetch_misses                      25                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses               3407295                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        8203198                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3813440                       # Number of instructions committed
system.cpu09.committedOps                     3813440                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             2177727                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses              1592476                       # Number of float alu accesses
system.cpu09.num_func_calls                     13321                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       184637                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    2177727                       # number of integer instructions
system.cpu09.num_fp_insts                     1592476                       # number of float instructions
system.cpu09.num_int_register_reads           4440062                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          1724900                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads            2705517                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes           1574702                       # number of times the floating registers were written
system.cpu09.num_mem_refs                      881713                       # number of memory refs
system.cpu09.num_load_insts                    636975                       # Number of load instructions
system.cpu09.num_store_insts                   244738                       # Number of store instructions
system.cpu09.num_idle_cycles             4372934.395541                       # Number of idle cycles
system.cpu09.num_busy_cycles             3830263.604459                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.466923                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.533077                       # Percentage of idle cycles
system.cpu09.Branches                          203792                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               68729      1.79%      1.79% # Class of executed instruction
system.cpu09.op_class::IntAlu                 1045577     27.22%     29.01% # Class of executed instruction
system.cpu09.op_class::IntMult                   1286      0.03%     29.05% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     29.05% # Class of executed instruction
system.cpu09.op_class::FloatAdd                803156     20.91%     49.96% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     49.96% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     5      0.00%     49.96% # Class of executed instruction
system.cpu09.op_class::FloatMult               753859     19.63%     69.58% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     69.58% # Class of executed instruction
system.cpu09.op_class::MemRead                 638793     16.63%     86.21% # Class of executed instruction
system.cpu09.op_class::MemWrite                244799      6.37%     92.59% # Class of executed instruction
system.cpu09.op_class::IprAccess               284669      7.41%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  3840873                       # Class of executed instruction
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     73                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    29641                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    595     31.32%     31.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    84      4.42%     35.74% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    42      2.21%     37.95% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  1179     62.05%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               1900                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     595     46.30%     46.30% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     84      6.54%     52.84% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     42      3.27%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    564     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                1285                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            79171790000     96.51%     96.51% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              82320000      0.10%     96.61% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             122950000      0.15%     96.76% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            2654190000      3.24%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.478372                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.676316                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu09.kern.syscall::17                       1     50.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    2                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                   6      0.29%      0.29% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  49      2.38%      2.67% # number of callpals executed
system.cpu09.kern.callpal::tbi                      5      0.24%      2.92% # number of callpals executed
system.cpu09.kern.callpal::swpipl                1569     76.28%     79.19% # number of callpals executed
system.cpu09.kern.callpal::rdps                   168      8.17%     87.36% # number of callpals executed
system.cpu09.kern.callpal::rti                    205      9.97%     97.33% # number of callpals executed
system.cpu09.kern.callpal::callsys                 35      1.70%     99.03% # number of callpals executed
system.cpu09.kern.callpal::rdunique                20      0.97%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 2057                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             254                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               125                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel               125                      
system.cpu09.kern.mode_good::user                 125                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.492126                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.659631                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      44781190000     57.00%     57.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        33779400000     43.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     49                       # number of times the context was actually changed
system.cpu09.icache.tags.replacements            4363                       # number of replacements
system.cpu09.icache.tags.tagsinuse         509.253651                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2999681                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4363                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          687.527160                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   509.253651                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.994636                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.994636                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         7686117                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        7686117                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      3836502                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3836502                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      3836502                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3836502                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      3836502                       # number of overall hits
system.cpu09.icache.overall_hits::total       3836502                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4371                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4371                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4371                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4371                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4371                       # number of overall misses
system.cpu09.icache.overall_misses::total         4371                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::cpu09.inst      3840873                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3840873                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      3840873                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3840873                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      3840873                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3840873                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.001138                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001138                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.001138                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001138                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.001138                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001138                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.tags.replacements           33180                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         908.781864                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1720835                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           33180                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           51.863623                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle    4120586340000                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   908.781864                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.887482                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.887482                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          782                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1743642                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1743642                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       617875                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        617875                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       197190                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       197190                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          877                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          877                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          642                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          642                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data       815065                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         815065                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       815065                       # number of overall hits
system.cpu09.dcache.overall_hits::total        815065                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        15215                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        15215                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        21099                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        21099                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data          422                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          422                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data          498                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          498                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data        36314                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        36314                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data        36314                       # number of overall misses
system.cpu09.dcache.overall_misses::total        36314                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::cpu09.data       633090                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       633090                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       218289                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       218289                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data         1299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data         1140                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1140                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       851379                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       851379                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       851379                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       851379                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.024033                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.024033                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.096656                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.096656                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.324865                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.324865                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.436842                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.436842                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.042653                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.042653                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.042653                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.042653                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        21459                       # number of writebacks
system.cpu09.dcache.writebacks::total           21459                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                     660969                       # DTB read hits
system.cpu10.dtb.read_misses                     2611                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                 573187                       # DTB read accesses
system.cpu10.dtb.write_hits                    241486                       # DTB write hits
system.cpu10.dtb.write_misses                   24944                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                173397                       # DTB write accesses
system.cpu10.dtb.data_hits                     902455                       # DTB hits
system.cpu10.dtb.data_misses                    27555                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                 746584                       # DTB accesses
system.cpu10.itb.fetch_hits                   3520205                       # ITB hits
system.cpu10.itb.fetch_misses                      20                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses               3520225                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        8203201                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3928194                       # Number of instructions committed
system.cpu10.committedOps                     3928194                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             2290748                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses              1592629                       # Number of float alu accesses
system.cpu10.num_func_calls                     14045                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       188714                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    2290748                       # number of integer instructions
system.cpu10.num_fp_insts                     1592629                       # number of float instructions
system.cpu10.num_int_register_reads           4593664                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          1811700                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads            2705620                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes           1574793                       # number of times the floating registers were written
system.cpu10.num_mem_refs                      933132                       # number of memory refs
system.cpu10.num_load_insts                    666404                       # Number of load instructions
system.cpu10.num_store_insts                   266728                       # Number of store instructions
system.cpu10.num_idle_cycles             4258384.064016                       # Number of idle cycles
system.cpu10.num_busy_cycles             3944816.935984                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.480888                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.519112                       # Percentage of idle cycles
system.cpu10.Branches                          208843                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               69769      1.76%      1.76% # Class of executed instruction
system.cpu10.op_class::IntAlu                 1106074     27.96%     29.72% # Class of executed instruction
system.cpu10.op_class::IntMult                   1219      0.03%     29.76% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     29.76% # Class of executed instruction
system.cpu10.op_class::FloatAdd                803174     20.30%     50.06% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     50.06% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     5      0.00%     50.06% # Class of executed instruction
system.cpu10.op_class::FloatMult               753869     19.06%     69.12% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     69.12% # Class of executed instruction
system.cpu10.op_class::MemRead                 668516     16.90%     86.02% # Class of executed instruction
system.cpu10.op_class::MemWrite                266825      6.75%     92.76% # Class of executed instruction
system.cpu10.op_class::IprAccess               286298      7.24%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  3955749                       # Class of executed instruction
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     76                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    29876                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    625     31.89%     31.89% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    84      4.29%     36.17% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    43      2.19%     38.37% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  1208     61.63%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               1960                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     625     46.54%     46.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     84      6.25%     52.79% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     43      3.20%     55.99% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    591     44.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1343                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            79305460000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              82320000      0.10%     96.78% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             121590000      0.15%     96.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            2521880000      3.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.489238                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.685204                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  25      1.15%      1.15% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  49      2.25%      3.40% # number of callpals executed
system.cpu10.kern.callpal::tbi                      5      0.23%      3.63% # number of callpals executed
system.cpu10.kern.callpal::swpipl                1612     74.11%     77.75% # number of callpals executed
system.cpu10.kern.callpal::rdps                   169      7.77%     85.52% # number of callpals executed
system.cpu10.kern.callpal::rti                    222     10.21%     95.72% # number of callpals executed
system.cpu10.kern.callpal::callsys                 46      2.11%     97.84% # number of callpals executed
system.cpu10.kern.callpal::rdunique                47      2.16%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 2175                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             271                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               140                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               140                      
system.cpu10.kern.mode_good::user                 140                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.516605                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.681265                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      43931210000     55.73%     55.73% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        34896320000     44.27%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     49                       # number of times the context was actually changed
system.cpu10.icache.tags.replacements            4768                       # number of replacements
system.cpu10.icache.tags.tagsinuse         502.290498                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2992288                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            4768                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          627.577181                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   502.290498                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.981036                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.981036                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         7916284                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        7916284                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      3950963                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       3950963                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      3950963                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        3950963                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      3950963                       # number of overall hits
system.cpu10.icache.overall_hits::total       3950963                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4786                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4786                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4786                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4786                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4786                       # number of overall misses
system.cpu10.icache.overall_misses::total         4786                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::cpu10.inst      3955749                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      3955749                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      3955749                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      3955749                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      3955749                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      3955749                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.001210                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001210                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.001210                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001210                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.001210                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001210                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.tags.replacements           40150                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         867.199136                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1556222                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           40150                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           38.760199                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    4111552170000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   867.199136                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.846874                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.846874                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          839                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1853757                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1853757                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       641394                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        641394                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       216922                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       216922                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          965                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          965                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          728                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          728                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data       858316                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         858316                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       858316                       # number of overall hits
system.cpu10.dcache.overall_hits::total        858316                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        20916                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        20916                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        23042                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        23042                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data          518                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          518                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data          584                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          584                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data        43958                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        43958                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data        43958                       # number of overall misses
system.cpu10.dcache.overall_misses::total        43958                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::cpu10.data       662310                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       662310                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       239964                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       239964                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data         1483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data         1312                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1312                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       902274                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       902274                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       902274                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       902274                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.031580                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.031580                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.096023                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.096023                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.349292                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.349292                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.445122                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.445122                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.048719                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.048719                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.048719                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.048719                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        24454                       # number of writebacks
system.cpu10.dcache.writebacks::total           24454                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                     612613                       # DTB read hits
system.cpu11.dtb.read_misses                     2576                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                 535471                       # DTB read accesses
system.cpu11.dtb.write_hits                    215759                       # DTB write hits
system.cpu11.dtb.write_misses                   24830                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                156453                       # DTB write accesses
system.cpu11.dtb.data_hits                     828372                       # DTB hits
system.cpu11.dtb.data_misses                    27406                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                 691924                       # DTB accesses
system.cpu11.itb.fetch_hits                   3385029                       # ITB hits
system.cpu11.itb.fetch_misses                      19                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses               3385048                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        8203200                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3744350                       # Number of instructions committed
system.cpu11.committedOps                     3744350                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             2109334                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses              1592198                       # Number of float alu accesses
system.cpu11.num_func_calls                     12123                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       172283                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    2109334                       # number of integer instructions
system.cpu11.num_fp_insts                     1592198                       # number of float instructions
system.cpu11.num_int_register_reads           4349741                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          1673321                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads            2705375                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes           1574563                       # number of times the floating registers were written
system.cpu11.num_mem_refs                      858780                       # number of memory refs
system.cpu11.num_load_insts                    617939                       # Number of load instructions
system.cpu11.num_store_insts                   240841                       # Number of store instructions
system.cpu11.num_idle_cycles             4441868.853282                       # Number of idle cycles
system.cpu11.num_busy_cycles             3761331.146718                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.458520                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.541480                       # Percentage of idle cycles
system.cpu11.Branches                          189821                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               68642      1.82%      1.82% # Class of executed instruction
system.cpu11.op_class::IntAlu                 1000359     26.52%     28.34% # Class of executed instruction
system.cpu11.op_class::IntMult                   1154      0.03%     28.37% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     28.37% # Class of executed instruction
system.cpu11.op_class::FloatAdd                803146     21.29%     49.67% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     49.67% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     5      0.00%     49.67% # Class of executed instruction
system.cpu11.op_class::FloatMult               753858     19.99%     69.65% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     69.65% # Class of executed instruction
system.cpu11.op_class::MemRead                 619655     16.43%     86.08% # Class of executed instruction
system.cpu11.op_class::MemWrite                240893      6.39%     92.47% # Class of executed instruction
system.cpu11.op_class::IprAccess               284044      7.53%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  3771756                       # Class of executed instruction
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     75                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    29543                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    579     31.33%     31.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    84      4.55%     35.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    40      2.16%     38.04% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  1145     61.96%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1848                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     579     46.36%     46.36% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     84      6.73%     53.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     40      3.20%     56.29% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    546     43.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1249                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            79567020000     97.00%     97.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              82320000      0.10%     97.10% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             116980000      0.14%     97.24% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2264930000      2.76%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.476856                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.675866                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   2      0.10%      0.10% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  42      2.11%      2.21% # number of callpals executed
system.cpu11.kern.callpal::tbi                      5      0.25%      2.46% # number of callpals executed
system.cpu11.kern.callpal::swpipl                1522     76.33%     78.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                   168      8.43%     87.21% # number of callpals executed
system.cpu11.kern.callpal::rti                    202     10.13%     97.34% # number of callpals executed
system.cpu11.kern.callpal::callsys                 33      1.65%     99.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                20      1.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 1994                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             244                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               120                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               120                      
system.cpu11.kern.mode_good::user                 120                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.491803                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.659341                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      45083490000     57.32%     57.32% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        33565910000     42.68%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     42                       # number of times the context was actually changed
system.cpu11.icache.tags.replacements            3834                       # number of replacements
system.cpu11.icache.tags.tagsinuse         507.367995                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           1581196                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3834                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          412.414189                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   507.367995                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.990953                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.990953                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         7547353                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        7547353                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      3767915                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       3767915                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      3767915                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        3767915                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      3767915                       # number of overall hits
system.cpu11.icache.overall_hits::total       3767915                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         3841                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3841                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         3841                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3841                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         3841                       # number of overall misses
system.cpu11.icache.overall_misses::total         3841                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::cpu11.inst      3771756                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      3771756                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      3771756                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      3771756                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      3771756                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      3771756                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.001018                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001018                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.001018                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001018                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.001018                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001018                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.tags.replacements           32187                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         862.225336                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1077126                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           32187                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           33.464629                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    4112855540000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   862.225336                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.842017                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.842017                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          838                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1696934                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1696934                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       599471                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        599471                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       193708                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       193708                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          822                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          822                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          568                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data       793179                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         793179                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       793179                       # number of overall hits
system.cpu11.dcache.overall_hits::total        793179                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        14664                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        14664                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        20780                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        20780                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data          406                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          406                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data          483                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          483                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data        35444                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        35444                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data        35444                       # number of overall misses
system.cpu11.dcache.overall_misses::total        35444                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::cpu11.data       614135                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       614135                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       214488                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       214488                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data         1228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data         1051                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1051                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       828623                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       828623                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       828623                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       828623                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.023877                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.023877                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.096882                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.096882                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.330619                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.330619                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.459562                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.459562                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.042775                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.042775                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.042775                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.042775                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        21154                       # number of writebacks
system.cpu11.dcache.writebacks::total           21154                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                     634594                       # DTB read hits
system.cpu12.dtb.read_misses                     2584                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                 550103                       # DTB read accesses
system.cpu12.dtb.write_hits                    222911                       # DTB write hits
system.cpu12.dtb.write_misses                   24953                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                162819                       # DTB write accesses
system.cpu12.dtb.data_hits                     857505                       # DTB hits
system.cpu12.dtb.data_misses                    27537                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                 712922                       # DTB accesses
system.cpu12.itb.fetch_hits                   3437174                       # ITB hits
system.cpu12.itb.fetch_misses                      15                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses               3437189                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        8203200                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3816924                       # Number of instructions committed
system.cpu12.committedOps                     3816924                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             2181078                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses              1592080                       # Number of float alu accesses
system.cpu12.num_func_calls                     12735                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       182121                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    2181078                       # number of integer instructions
system.cpu12.num_fp_insts                     1592080                       # number of float instructions
system.cpu12.num_int_register_reads           4440436                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          1727861                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads            2705345                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes           1574518                       # number of times the floating registers were written
system.cpu12.num_mem_refs                      888012                       # number of memory refs
system.cpu12.num_load_insts                    639898                       # Number of load instructions
system.cpu12.num_store_insts                   248114                       # Number of store instructions
system.cpu12.num_idle_cycles             4369368.810941                       # Number of idle cycles
system.cpu12.num_busy_cycles             3833831.189059                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.467358                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.532642                       # Percentage of idle cycles
system.cpu12.Branches                          200455                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               68906      1.79%      1.79% # Class of executed instruction
system.cpu12.op_class::IntAlu                 1041877     27.10%     28.89% # Class of executed instruction
system.cpu12.op_class::IntMult                   1165      0.03%     28.92% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     28.92% # Class of executed instruction
system.cpu12.op_class::FloatAdd                803156     20.89%     49.81% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     49.81% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     5      0.00%     49.81% # Class of executed instruction
system.cpu12.op_class::FloatMult               753868     19.61%     69.42% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     69.42% # Class of executed instruction
system.cpu12.op_class::MemRead                 641920     16.70%     86.12% # Class of executed instruction
system.cpu12.op_class::MemWrite                248191      6.46%     92.58% # Class of executed instruction
system.cpu12.op_class::IprAccess               285373      7.42%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  3844461                       # Class of executed instruction
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     75                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    29714                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    584     31.15%     31.15% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    84      4.48%     35.63% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    39      2.08%     37.71% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  1168     62.29%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1875                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     584     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     84      6.68%     53.10% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     39      3.10%     56.20% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    551     43.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1258                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            79568940000     97.00%     97.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              82320000      0.10%     97.10% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30             110140000      0.13%     97.23% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            2269850000      2.77%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.471747                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.670933                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  20      0.98%      0.98% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  36      1.76%      2.75% # number of callpals executed
system.cpu12.kern.callpal::tbi                      5      0.25%      2.99% # number of callpals executed
system.cpu12.kern.callpal::swpipl                1552     76.08%     79.07% # number of callpals executed
system.cpu12.kern.callpal::rdps                   169      8.28%     87.35% # number of callpals executed
system.cpu12.kern.callpal::rti                    201      9.85%     97.21% # number of callpals executed
system.cpu12.kern.callpal::callsys                 33      1.62%     98.82% # number of callpals executed
system.cpu12.kern.callpal::rdunique                24      1.18%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 2040                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             237                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               120                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               120                      
system.cpu12.kern.mode_good::user                 120                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.506329                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.672269                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     173826820000     83.61%     83.61% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        34085540000     16.39%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu12.icache.tags.replacements            4214                       # number of replacements
system.cpu12.icache.tags.tagsinuse         508.648422                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           3473498                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4214                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          824.275748                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    4123091020000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   508.648422                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.993454                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.993454                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         7693149                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        7693149                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      3840234                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       3840234                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      3840234                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        3840234                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      3840234                       # number of overall hits
system.cpu12.icache.overall_hits::total       3840234                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4227                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4227                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4227                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4227                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4227                       # number of overall misses
system.cpu12.icache.overall_misses::total         4227                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::cpu12.inst      3844461                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      3844461                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      3844461                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      3844461                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      3844461                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      3844461                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001100                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001100                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001100                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001100                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001100                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001100                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.tags.replacements           34138                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         861.695450                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           2756419                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           34138                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           80.743424                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    4121300260000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   861.695450                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.841499                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.841499                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          864                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1757047                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1757047                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       620056                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        620056                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       200092                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       200092                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          883                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          883                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          616                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          616                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data       820148                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         820148                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       820148                       # number of overall hits
system.cpu12.dcache.overall_hits::total        820148                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        15948                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        15948                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        21449                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        21449                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data          427                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          427                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data          517                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          517                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data        37397                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        37397                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data        37397                       # number of overall misses
system.cpu12.dcache.overall_misses::total        37397                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::cpu12.data       636004                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       636004                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       221541                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       221541                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data         1310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data         1133                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1133                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       857545                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       857545                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       857545                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       857545                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.025075                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.025075                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.096817                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.096817                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.325954                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.325954                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.456311                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.456311                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.043609                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.043609                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.043609                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.043609                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        21644                       # number of writebacks
system.cpu12.dcache.writebacks::total           21644                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                     634124                       # DTB read hits
system.cpu13.dtb.read_misses                     2593                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                 541827                       # DTB read accesses
system.cpu13.dtb.write_hits                    219240                       # DTB write hits
system.cpu13.dtb.write_misses                   25004                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                158681                       # DTB write accesses
system.cpu13.dtb.data_hits                     853364                       # DTB hits
system.cpu13.dtb.data_misses                    27597                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                 700508                       # DTB accesses
system.cpu13.itb.fetch_hits                   3409260                       # ITB hits
system.cpu13.itb.fetch_misses                      17                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses               3409277                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        8203199                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3814239                       # Number of instructions committed
system.cpu13.committedOps                     3814239                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             2178107                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses              1591950                       # Number of float alu accesses
system.cpu13.num_func_calls                     13309                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       187127                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    2178107                       # number of integer instructions
system.cpu13.num_fp_insts                     1591950                       # number of float instructions
system.cpu13.num_int_register_reads           4434664                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          1723353                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads            2705282                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes           1574450                       # number of times the floating registers were written
system.cpu13.num_mem_refs                      883942                       # number of memory refs
system.cpu13.num_load_insts                    639447                       # Number of load instructions
system.cpu13.num_store_insts                   244495                       # Number of store instructions
system.cpu13.num_idle_cycles             4371982.807999                       # Number of idle cycles
system.cpu13.num_busy_cycles             3831216.192001                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.467039                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.532961                       # Percentage of idle cycles
system.cpu13.Branches                          206259                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               69020      1.80%      1.80% # Class of executed instruction
system.cpu13.op_class::IntAlu                 1042482     27.13%     28.93% # Class of executed instruction
system.cpu13.op_class::IntMult                   1214      0.03%     28.96% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     28.96% # Class of executed instruction
system.cpu13.op_class::FloatAdd                803151     20.91%     49.87% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     49.87% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     5      0.00%     49.87% # Class of executed instruction
system.cpu13.op_class::FloatMult               753868     19.62%     69.49% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     69.49% # Class of executed instruction
system.cpu13.op_class::MemRead                 641338     16.69%     86.18% # Class of executed instruction
system.cpu13.op_class::MemWrite                244602      6.37%     92.55% # Class of executed instruction
system.cpu13.op_class::IprAccess               286156      7.45%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  3841836                       # Class of executed instruction
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     74                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    29820                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    594     30.91%     30.91% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    84      4.37%     35.28% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    38      1.98%     37.25% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  1206     62.75%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1922                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     594     46.55%     46.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     84      6.58%     53.13% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     38      2.98%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    560     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1276                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            79334170000     96.71%     96.71% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              82320000      0.10%     96.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30             112030000      0.14%     96.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            2502730000      3.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.464345                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.663892                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  21      1.01%      1.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  36      1.73%      2.74% # number of callpals executed
system.cpu13.kern.callpal::tbi                      5      0.24%      2.98% # number of callpals executed
system.cpu13.kern.callpal::swpipl                1600     76.78%     79.75% # number of callpals executed
system.cpu13.kern.callpal::rdps                   168      8.06%     87.81% # number of callpals executed
system.cpu13.kern.callpal::rti                    200      9.60%     97.41% # number of callpals executed
system.cpu13.kern.callpal::callsys                 34      1.63%     99.04% # number of callpals executed
system.cpu13.kern.callpal::rdunique                20      0.96%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 2084                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             236                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               118                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel               118                      
system.cpu13.kern.mode_good::user                 118                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.666667                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     173964590000     83.73%     83.73% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        33802490000     16.27%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     36                       # number of times the context was actually changed
system.cpu13.icache.tags.replacements            4139                       # number of replacements
system.cpu13.icache.tags.tagsinuse         510.520133                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           4384037                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4139                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1059.201981                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   510.520133                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.997110                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.997110                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         7687813                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        7687813                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      3837695                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       3837695                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      3837695                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        3837695                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      3837695                       # number of overall hits
system.cpu13.icache.overall_hits::total       3837695                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4141                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4141                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4141                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4141                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4141                       # number of overall misses
system.cpu13.icache.overall_misses::total         4141                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::cpu13.inst      3841836                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      3841836                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      3841836                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      3841836                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      3841836                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      3841836                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001078                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001078                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001078                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001078                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001078                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001078                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.tags.replacements           36220                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         871.255312                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           4031782                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           36220                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          111.313694                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    4121781540000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   871.255312                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.850835                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.850835                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          847                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.856445                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1750862                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1750862                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       617473                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        617473                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       196222                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       196222                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          920                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          920                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          612                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          612                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data       813695                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         813695                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       813695                       # number of overall hits
system.cpu13.dcache.overall_hits::total        813695                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        18034                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        18034                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        21610                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        21610                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data          427                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          427                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          545                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          545                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data        39644                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        39644                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data        39644                       # number of overall misses
system.cpu13.dcache.overall_misses::total        39644                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::cpu13.data       635507                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       635507                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       217832                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       217832                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data         1347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data         1157                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1157                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       853339                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       853339                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       853339                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       853339                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.028377                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.028377                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.099205                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.099205                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.317001                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.317001                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.471046                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.471046                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.046458                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.046458                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.046458                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.046458                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        23285                       # number of writebacks
system.cpu13.dcache.writebacks::total           23285                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                     649764                       # DTB read hits
system.cpu14.dtb.read_misses                     2611                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                 564877                       # DTB read accesses
system.cpu14.dtb.write_hits                    231632                       # DTB write hits
system.cpu14.dtb.write_misses                   25045                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                169253                       # DTB write accesses
system.cpu14.dtb.data_hits                     881396                       # DTB hits
system.cpu14.dtb.data_misses                    27656                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                 734130                       # DTB accesses
system.cpu14.itb.fetch_hits                   3490125                       # ITB hits
system.cpu14.itb.fetch_misses                      15                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               3490140                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        8203201                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                   3872153                       # Number of instructions committed
system.cpu14.committedOps                     3872153                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses             2235728                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses              1592099                       # Number of float alu accesses
system.cpu14.num_func_calls                     12667                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts       187606                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                    2235728                       # number of integer instructions
system.cpu14.num_fp_insts                     1592099                       # number of float instructions
system.cpu14.num_int_register_reads           4513652                       # number of times the integer registers were read
system.cpu14.num_int_register_writes          1768158                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads            2705384                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes           1574541                       # number of times the floating registers were written
system.cpu14.num_mem_refs                      912014                       # number of memory refs
system.cpu14.num_load_insts                    655103                       # Number of load instructions
system.cpu14.num_store_insts                   256911                       # Number of store instructions
system.cpu14.num_idle_cycles             4314175.503705                       # Number of idle cycles
system.cpu14.num_busy_cycles             3889025.496295                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.474086                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.525914                       # Percentage of idle cycles
system.cpu14.Branches                          205903                       # Number of branches fetched
system.cpu14.op_class::No_OpClass               69530      1.78%      1.78% # Class of executed instruction
system.cpu14.op_class::IntAlu                 1071313     27.47%     29.25% # Class of executed instruction
system.cpu14.op_class::IntMult                   1143      0.03%     29.28% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     29.28% # Class of executed instruction
system.cpu14.op_class::FloatAdd                803168     20.60%     49.88% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     49.88% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     5      0.00%     49.88% # Class of executed instruction
system.cpu14.op_class::FloatMult               753878     19.33%     69.21% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     69.21% # Class of executed instruction
system.cpu14.op_class::MemRead                 657003     16.85%     86.06% # Class of executed instruction
system.cpu14.op_class::MemWrite                256986      6.59%     92.65% # Class of executed instruction
system.cpu14.op_class::IprAccess               286783      7.35%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                  3899809                       # Class of executed instruction
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     76                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    29869                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    598     31.42%     31.42% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    84      4.41%     35.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    40      2.10%     37.94% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  1181     62.06%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               1903                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     598     46.46%     46.46% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     84      6.53%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     40      3.11%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    565     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1287                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            79509250000     96.93%     96.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              82320000      0.10%     97.03% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             111660000      0.14%     97.16% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            2328020000      2.84%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        82031250000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.478408                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.676301                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                   9      0.43%      0.43% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  34      1.64%      2.07% # number of callpals executed
system.cpu14.kern.callpal::tbi                      5      0.24%      2.31% # number of callpals executed
system.cpu14.kern.callpal::swpipl                1569     75.61%     77.93% # number of callpals executed
system.cpu14.kern.callpal::rdps                   168      8.10%     86.02% # number of callpals executed
system.cpu14.kern.callpal::rti                    211     10.17%     96.19% # number of callpals executed
system.cpu14.kern.callpal::callsys                 41      1.98%     98.17% # number of callpals executed
system.cpu14.kern.callpal::rdunique                38      1.83%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 2075                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             245                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               131                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel               131                      
system.cpu14.kern.mode_good::user                 131                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.534694                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.696809                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel      35983770000     50.97%     50.97% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        34612590000     49.03%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     34                       # number of times the context was actually changed
system.cpu14.icache.tags.replacements            4372                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2509319                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            4372                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          573.952196                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         7803990                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        7803990                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      3895437                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3895437                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      3895437                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3895437                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      3895437                       # number of overall hits
system.cpu14.icache.overall_hits::total       3895437                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4372                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4372                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4372                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4372                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4372                       # number of overall misses
system.cpu14.icache.overall_misses::total         4372                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::cpu14.inst      3899809                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3899809                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      3899809                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3899809                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      3899809                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3899809                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.001121                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001121                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.001121                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001121                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.001121                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001121                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.tags.replacements           36100                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         941.951948                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1086930                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           36100                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           30.108864                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   941.951948                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.919875                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.919875                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          777                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          748                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.758789                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1806446                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1806446                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       633945                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        633945                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       208307                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       208307                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          960                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          960                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          652                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          652                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data       842252                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         842252                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       842252                       # number of overall hits
system.cpu14.dcache.overall_hits::total        842252                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        17150                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        17150                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        21845                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        21845                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data          437                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          437                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data          546                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          546                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data        38995                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        38995                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data        38995                       # number of overall misses
system.cpu14.dcache.overall_misses::total        38995                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::cpu14.data       651095                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       651095                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       230152                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       230152                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data         1397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data         1198                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1198                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       881247                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       881247                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       881247                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       881247                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.026340                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.026340                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.094916                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.094916                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.312813                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.312813                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.455760                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.455760                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.044250                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.044250                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.044250                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.044250                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        22190                       # number of writebacks
system.cpu14.dcache.writebacks::total           22190                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                     625970                       # DTB read hits
system.cpu15.dtb.read_misses                     2599                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                 541791                       # DTB read accesses
system.cpu15.dtb.write_hits                    216626                       # DTB write hits
system.cpu15.dtb.write_misses                   24957                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                158630                       # DTB write accesses
system.cpu15.dtb.data_hits                     842596                       # DTB hits
system.cpu15.dtb.data_misses                    27556                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                 700421                       # DTB accesses
system.cpu15.itb.fetch_hits                   3408708                       # ITB hits
system.cpu15.itb.fetch_misses                      15                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses               3408723                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        8203342                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                   3780775                       # Number of instructions committed
system.cpu15.committedOps                     3780775                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses             2145088                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses              1591808                       # Number of float alu accesses
system.cpu15.num_func_calls                     12401                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts       181213                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                    2145088                       # number of integer instructions
system.cpu15.num_fp_insts                     1591808                       # number of float instructions
system.cpu15.num_int_register_reads           4389717                       # number of times the integer registers were read
system.cpu15.num_int_register_writes          1699310                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads            2705212                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes           1574382                       # number of times the floating registers were written
system.cpu15.num_mem_refs                      873065                       # number of memory refs
system.cpu15.num_load_insts                    631253                       # Number of load instructions
system.cpu15.num_store_insts                   241812                       # Number of store instructions
system.cpu15.num_idle_cycles             4405476.320119                       # Number of idle cycles
system.cpu15.num_busy_cycles             3797865.679881                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.462966                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.537034                       # Percentage of idle cycles
system.cpu15.Branches                          199210                       # Number of branches fetched
system.cpu15.op_class::No_OpClass               68727      1.80%      1.80% # Class of executed instruction
system.cpu15.op_class::IntAlu                 1020424     26.79%     28.60% # Class of executed instruction
system.cpu15.op_class::IntMult                   1131      0.03%     28.63% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     28.63% # Class of executed instruction
system.cpu15.op_class::FloatAdd                803147     21.09%     49.72% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     49.72% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     5      0.00%     49.72% # Class of executed instruction
system.cpu15.op_class::FloatMult               753868     19.80%     69.51% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.51% # Class of executed instruction
system.cpu15.op_class::MemRead                 633146     16.63%     86.14% # Class of executed instruction
system.cpu15.op_class::MemWrite                241931      6.35%     92.49% # Class of executed instruction
system.cpu15.op_class::IprAccess               285952      7.51%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                  3808331                       # Class of executed instruction
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     76                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    29842                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    620     31.05%     31.05% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    84      4.21%     35.25% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    53      2.65%     37.91% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  1240     62.09%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               1997                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     620     45.62%     45.62% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     84      6.18%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     53      3.90%     55.70% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    602     44.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                1359                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            79530200000     96.95%     96.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              82320000      0.10%     97.05% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30             116330000      0.14%     97.19% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            2303810000      2.81%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        82032660000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.485484                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.680521                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  18      0.84%      0.84% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  30      1.40%      2.23% # number of callpals executed
system.cpu15.kern.callpal::tbi                      5      0.23%      2.47% # number of callpals executed
system.cpu15.kern.callpal::swpipl                1678     78.05%     80.51% # number of callpals executed
system.cpu15.kern.callpal::rdps                   168      7.81%     88.33% # number of callpals executed
system.cpu15.kern.callpal::rti                    198      9.21%     97.53% # number of callpals executed
system.cpu15.kern.callpal::callsys                 33      1.53%     99.07% # number of callpals executed
system.cpu15.kern.callpal::rdunique                20      0.93%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 2150                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             228                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               116                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               116                      
system.cpu15.kern.mode_good::user                 116                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.508772                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.674419                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     163056150000     82.83%     82.83% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        33793740000     17.17%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu15.icache.tags.replacements            3752                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2642923                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            3752                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          704.403785                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         7620414                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        7620414                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      3804579                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       3804579                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      3804579                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        3804579                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      3804579                       # number of overall hits
system.cpu15.icache.overall_hits::total       3804579                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         3752                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         3752                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         3752                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         3752                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         3752                       # number of overall misses
system.cpu15.icache.overall_misses::total         3752                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::cpu15.inst      3808331                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      3808331                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      3808331                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      3808331                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      3808331                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      3808331                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000985                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000985                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000985                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000985                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000985                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000985                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.tags.replacements           33095                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         946.196085                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            610946                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           33095                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.460372                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   946.196085                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.924020                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.924020                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          773                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1725530                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1725530                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       612478                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        612478                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       194187                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       194187                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          901                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          901                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          628                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          628                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data       806665                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         806665                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       806665                       # number of overall hits
system.cpu15.dcache.overall_hits::total        806665                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        14852                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        14852                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        21038                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        21038                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data          423                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          423                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data          515                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          515                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data        35890                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        35890                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data        35890                       # number of overall misses
system.cpu15.dcache.overall_misses::total        35890                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::cpu15.data       627330                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       627330                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       215225                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       215225                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data         1324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data         1143                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1143                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       842555                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       842555                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       842555                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       842555                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.023675                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.023675                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.097749                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.097749                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.319486                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.319486                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.450569                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.450569                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.042597                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.042597                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.042597                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.042597                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        21671                       # number of writebacks
system.cpu15.dcache.writebacks::total           21671                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007584                       # Number of seconds simulated
sim_ticks                                  7583620000                       # Number of ticks simulated
final_tick                               4170401110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1734142124                       # Simulator instruction rate (inst/s)
host_op_rate                               1734071988                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            21873637561                       # Simulator tick rate (ticks/s)
host_mem_usage                                 516588                       # Number of bytes of host memory used
host_seconds                                     0.35                       # Real time elapsed on the host
sim_insts                                   601163825                       # Number of instructions simulated
sim_ops                                     601163825                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst        183680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        269824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         92736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        116160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst        329088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        683200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1695552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst       183680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        92736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst       329088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        620032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       707200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          707200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst           2870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           4216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst           1449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           1815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst           5142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          10675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11050                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst           455719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data            50635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data            50635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           346009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data           135028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data            42196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         24220623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         35579842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         12228461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         15317223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         43394579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         90088902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data            84392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           101271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data            59075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             223580823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst       455719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       346009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     24220623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     12228461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     43394579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       101271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81759371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        93253618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93253618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        93253618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst          455719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data           50635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data           50635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          346009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data          135028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data           42196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        24220623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        35579842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        12228461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        15317223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        43394579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        90088902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data           84392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          101271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data           59075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316834441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7323041250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       253240000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        272389821600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        272389821600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         90215470350                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         90215470350                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2423099787750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2423099787750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2785705079700                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2785705079700                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               19477                       # Transaction distribution
system.membus.trans_dist::ReadResp              19477                       # Transaction distribution
system.membus.trans_dist::WriteReq                162                       # Transaction distribution
system.membus.trans_dist::WriteResp               162                       # Transaction distribution
system.membus.trans_dist::Writeback             11050                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              315                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            246                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             561                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9388                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9388                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::total          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port          227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total          245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total          256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port         5740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total         5740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port        12713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total        12733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port         2898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total         2898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port         5109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total         5131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port        10286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total        10286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port        30377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total        30425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total          151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total          171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total          194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total          206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total          223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total          272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::total         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::total          968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total         1928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         6464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total         6536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total         6600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port       183680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total       183680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port       498880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total       498960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port        92736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total        92736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port       187200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total       187288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port       329152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total       329152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port      1191680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total      1191872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total         2952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total         3400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         3776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total         3848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total         4168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total         4552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         4864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         5184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total         5256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total         6024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total         6472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2555856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             40476                       # Request fanout histogram
system.membus.snoop_fanout::mean                   32                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                  40476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              32                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total               40476                       # Request fanout histogram
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                       3580                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                      2009                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                       5589                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                      1927                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                  1927                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                         781259                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                     15506                       # Number of instructions committed
system.cpu00.committedOps                       15506                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses               14817                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                       728                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts         1035                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                      14817                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads             19965                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            11616                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                        5598                       # number of memory refs
system.cpu00.num_load_insts                      3580                       # Number of load instructions
system.cpu00.num_store_insts                     2018                       # Number of store instructions
system.cpu00.num_idle_cycles             765291.013078                       # Number of idle cycles
system.cpu00.num_busy_cycles             15967.986922                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.020439                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.979561                       # Percentage of idle cycles
system.cpu00.Branches                            2074                       # Number of branches fetched
system.cpu00.op_class::No_OpClass                  74      0.48%      0.48% # Class of executed instruction
system.cpu00.op_class::IntAlu                    8980     57.91%     58.39% # Class of executed instruction
system.cpu00.op_class::IntMult                     56      0.36%     58.75% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     58.75% # Class of executed instruction
system.cpu00.op_class::MemRead                   3697     23.84%     82.59% # Class of executed instruction
system.cpu00.op_class::MemWrite                  2034     13.12%     95.71% # Class of executed instruction
system.cpu00.op_class::IprAccess                  665      4.29%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                    15506                       # Class of executed instruction
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      162                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                     33     22.60%     22.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     8      5.48%     28.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.68%     28.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   104     71.23%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             7677250000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               7840000      0.10%     98.37% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               3290000      0.04%     98.41% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             124120000      1.59%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.307692                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.506849                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 128     83.66%     83.66% # number of callpals executed
system.cpu00.kern.callpal::rdps                    16     10.46%     94.12% # number of callpals executed
system.cpu00.kern.callpal::rti                      9      5.88%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  153                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                 162                       # Transaction distribution
system.iobus.trans_dist::WriteResp                162                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu00.icache.tags.replacements              54                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           2006198                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             566                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         3544.519435                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           31066                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          31066                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        15452                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         15452                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        15452                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          15452                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        15452                       # number of overall hits
system.cpu00.icache.overall_hits::total         15452                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst           54                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst           54                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst           54                       # number of overall misses
system.cpu00.icache.overall_misses::total           54                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::cpu00.inst        15506                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        15506                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        15506                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        15506                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        15506                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        15506                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.003483                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003483                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.003483                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003483                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.003483                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003483                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.tags.replacements               3                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         823.151372                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            235237                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             791                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          297.391909                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   823.151372                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.803859                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.803859                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          788                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          783                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           11172                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          11172                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         3517                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          3517                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         1908                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         1908                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           53                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           38                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         5425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           5425                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         5425                       # number of overall hits
system.cpu00.dcache.overall_hits::total          5425                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data            7                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data           36                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           18                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data           43                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data           43                       # number of overall misses
system.cpu00.dcache.overall_misses::total           43                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::cpu00.data         3524                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         3524                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         1944                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         1944                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data         5468                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total         5468                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data         5468                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total         5468                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.001986                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001986                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.018519                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.053571                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.053571                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.321429                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.321429                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.007864                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.007864                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.007864                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.007864                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu00.dcache.writebacks::total               2                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                       2630                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                      1459                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                       4089                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                      1783                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         781259                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                     11742                       # Number of instructions committed
system.cpu01.committedOps                       11742                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses               11187                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                       504                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts          815                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                      11187                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads             15073                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             8830                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                        4098                       # number of memory refs
system.cpu01.num_load_insts                      2630                       # Number of load instructions
system.cpu01.num_store_insts                     1468                       # Number of store instructions
system.cpu01.num_idle_cycles             769168.658418                       # Number of idle cycles
system.cpu01.num_busy_cycles             12090.341582                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.015475                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.984525                       # Percentage of idle cycles
system.cpu01.Branches                            1576                       # Number of branches fetched
system.cpu01.op_class::No_OpClass                  74      0.63%      0.63% # Class of executed instruction
system.cpu01.op_class::IntAlu                    6860     58.42%     59.05% # Class of executed instruction
system.cpu01.op_class::IntMult                     40      0.34%     59.39% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     59.39% # Class of executed instruction
system.cpu01.op_class::MemRead                   2699     22.99%     82.38% # Class of executed instruction
system.cpu01.op_class::MemWrite                  1468     12.50%     94.88% # Class of executed instruction
system.cpu01.op_class::IprAccess                  601      5.12%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                    11742                       # Class of executed instruction
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu01.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu01.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  137                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 9                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.icache.tags.replacements              12                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           1624807                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3100.776718                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           23496                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          23496                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        11730                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         11730                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        11730                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          11730                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        11730                       # number of overall hits
system.cpu01.icache.overall_hits::total         11730                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           12                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           12                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           12                       # number of overall misses
system.cpu01.icache.overall_misses::total           12                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::cpu01.inst        11742                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        11742                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        11742                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        11742                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        11742                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        11742                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.001022                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.001022                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.001022                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.001022                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.001022                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.001022                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.tags.replacements               4                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         882.579494                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             79930                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             853                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           93.704572                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   882.579494                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.861894                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.861894                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          844                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            8182                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           8182                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         2575                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          2575                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         1405                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1405                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           31                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           22                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data         3980                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           3980                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         3980                       # number of overall hits
system.cpu01.dcache.overall_hits::total          3980                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data           21                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           11                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            3                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           10                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data           32                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           32                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data           32                       # number of overall misses
system.cpu01.dcache.overall_misses::total           32                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::cpu01.data         2596                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         2596                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4012                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4012                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4012                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4012                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.008089                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.008089                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.007768                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.007768                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.312500                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.312500                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.007976                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.007976                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.007976                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.007976                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu01.dcache.writebacks::total               3                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       3470                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                      1749                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                       5219                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                      1819                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  1819                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         781259                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                     16096                       # Number of instructions committed
system.cpu02.committedOps                       16096                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses               15476                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                       652                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts         1271                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                      15476                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads             21169                       # number of times the integer registers were read
system.cpu02.num_int_register_writes            12303                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                        5228                       # number of memory refs
system.cpu02.num_load_insts                      3470                       # Number of load instructions
system.cpu02.num_store_insts                     1758                       # Number of store instructions
system.cpu02.num_idle_cycles             764683.199382                       # Number of idle cycles
system.cpu02.num_busy_cycles             16575.800618                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.021217                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.978783                       # Percentage of idle cycles
system.cpu02.Branches                            2236                       # Number of branches fetched
system.cpu02.op_class::No_OpClass                  77      0.48%      0.48% # Class of executed instruction
system.cpu02.op_class::IntAlu                   10044     62.40%     62.88% # Class of executed instruction
system.cpu02.op_class::IntMult                     59      0.37%     63.25% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.25% # Class of executed instruction
system.cpu02.op_class::MemRead                   3541     22.00%     85.24% # Class of executed instruction
system.cpu02.op_class::MemWrite                  1758     10.92%     96.17% # Class of executed instruction
system.cpu02.op_class::IprAccess                  617      3.83%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                    16096                       # Class of executed instruction
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                      150                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                     33     24.63%     24.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     8      5.97%     30.60% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.75%     31.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                    92     68.66%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                134                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             7714410000     98.74%     98.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               7840000      0.10%     98.84% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               3290000      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              86960000      1.11%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.552239                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::swpipl                 116     82.27%     82.27% # number of callpals executed
system.cpu02.kern.callpal::rdps                    16     11.35%     93.62% # number of callpals executed
system.cpu02.kern.callpal::rti                      9      6.38%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  141                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.icache.tags.replacements              41                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             63825                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          115.415913                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           32233                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          32233                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        16055                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         16055                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        16055                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          16055                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        16055                       # number of overall hits
system.cpu02.icache.overall_hits::total         16055                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           41                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           41                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           41                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           41                       # number of overall misses
system.cpu02.icache.overall_misses::total           41                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::cpu02.inst        16096                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        16096                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        16096                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        16096                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        16096                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        16096                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.002547                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002547                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.002547                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002547                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.002547                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002547                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.tags.replacements              48                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         571.951927                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             14758                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             610                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           24.193443                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   571.951927                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.558547                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.558547                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          562                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          535                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           10512                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          10512                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3349                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3349                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         1695                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         1695                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           29                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           24                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         5044                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           5044                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         5044                       # number of overall hits
system.cpu02.dcache.overall_hits::total          5044                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data           87                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           11                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            5                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            8                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data           98                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data           98                       # number of overall misses
system.cpu02.dcache.overall_misses::total           98                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::cpu02.data         3436                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         3436                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1706                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1706                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         5142                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         5142                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         5142                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         5142                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.025320                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.025320                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.006448                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.006448                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.147059                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.147059                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.019059                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.019059                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.019059                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.019059                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu02.dcache.writebacks::total               5                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       3025                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                      1523                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                       4548                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                      1783                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         781259                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                     13078                       # Number of instructions committed
system.cpu03.committedOps                       13078                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses               12417                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                       536                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts         1146                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                      12417                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads             16559                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             9673                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                        4557                       # number of memory refs
system.cpu03.num_load_insts                      3025                       # Number of load instructions
system.cpu03.num_store_insts                     1532                       # Number of store instructions
system.cpu03.num_idle_cycles             767792.320965                       # Number of idle cycles
system.cpu03.num_busy_cycles             13466.679035                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.017237                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.982763                       # Percentage of idle cycles
system.cpu03.Branches                            1965                       # Number of branches fetched
system.cpu03.op_class::No_OpClass                 106      0.81%      0.81% # Class of executed instruction
system.cpu03.op_class::IntAlu                    7657     58.55%     59.36% # Class of executed instruction
system.cpu03.op_class::IntMult                     40      0.31%     59.67% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     59.67% # Class of executed instruction
system.cpu03.op_class::MemRead                   3142     24.03%     83.69% # Class of executed instruction
system.cpu03.op_class::MemWrite                  1532     11.71%     95.40% # Class of executed instruction
system.cpu03.op_class::IprAccess                  601      4.60%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                    13078                       # Class of executed instruction
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             7707170000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               7840000      0.10%     98.75% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               3290000      0.04%     98.79% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              94200000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu03.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu03.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  137                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.icache.tags.replacements              12                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            171626                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          327.530534                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           26168                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          26168                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        13066                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         13066                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        13066                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          13066                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        13066                       # number of overall hits
system.cpu03.icache.overall_hits::total         13066                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           12                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           12                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           12                       # number of overall misses
system.cpu03.icache.overall_misses::total           12                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::cpu03.inst        13078                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        13078                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        13078                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        13078                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        13078                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        13078                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000918                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000918                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000918                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000918                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000918                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000918                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         893.505118                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             41290                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             889                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           46.445444                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   893.505118                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.872564                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.872564                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          882                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.866211                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            9144                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           9144                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         2868                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          2868                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         1446                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         1446                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           57                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           31                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4314                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4314                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4314                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4314                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           97                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           10                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            9                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          107                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          107                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          107                       # number of overall misses
system.cpu03.dcache.overall_misses::total          107                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::cpu03.data         2965                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         2965                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1456                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1456                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4421                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4421                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4421                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4421                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.032715                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.032715                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.006868                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.006868                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.225000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.225000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.024203                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.024203                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.024203                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.024203                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      41236                       # DTB read hits
system.cpu04.dtb.read_misses                       86                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  10999                       # DTB read accesses
system.cpu04.dtb.write_hits                     32891                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.dtb.write_acv                          7                       # DTB write access violations
system.cpu04.dtb.write_accesses                  6624                       # DTB write accesses
system.cpu04.dtb.data_hits                      74127                       # DTB hits
system.cpu04.dtb.data_misses                      100                       # DTB misses
system.cpu04.dtb.data_acv                           7                       # DTB access violations
system.cpu04.dtb.data_accesses                  17623                       # DTB accesses
system.cpu04.itb.fetch_hits                     57114                       # ITB hits
system.cpu04.itb.fetch_misses                      92                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 57206                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         713338                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                    200239                       # Number of instructions committed
system.cpu04.committedOps                      200239                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses              193482                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                  261                       # Number of float alu accesses
system.cpu04.num_func_calls                      5443                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts        19894                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                     193482                       # number of integer instructions
system.cpu04.num_fp_insts                         261                       # number of float instructions
system.cpu04.num_int_register_reads            267381                       # number of times the integer registers were read
system.cpu04.num_int_register_writes           138818                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                135                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes               102                       # number of times the floating registers were written
system.cpu04.num_mem_refs                       74388                       # number of memory refs
system.cpu04.num_load_insts                     41430                       # Number of load instructions
system.cpu04.num_store_insts                    32958                       # Number of store instructions
system.cpu04.num_idle_cycles             524804.014465                       # Number of idle cycles
system.cpu04.num_busy_cycles             188533.985535                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.264298                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.735702                       # Percentage of idle cycles
system.cpu04.Branches                           27088                       # Number of branches fetched
system.cpu04.op_class::No_OpClass                3081      1.54%      1.54% # Class of executed instruction
system.cpu04.op_class::IntAlu                  117366     58.58%     60.12% # Class of executed instruction
system.cpu04.op_class::IntMult                    256      0.13%     60.25% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     60.25% # Class of executed instruction
system.cpu04.op_class::FloatAdd                    30      0.01%     60.26% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     60.26% # Class of executed instruction
system.cpu04.op_class::MemRead                  42471     21.20%     81.46% # Class of executed instruction
system.cpu04.op_class::MemWrite                 33239     16.59%     98.05% # Class of executed instruction
system.cpu04.op_class::IprAccess                 3903      1.95%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                   200346                       # Class of executed instruction
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      746                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    212     41.90%     41.90% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     8      1.58%     43.48% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.20%     43.68% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   285     56.32%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                506                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     212     49.07%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      8      1.85%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.23%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    211     48.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 432                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             6727360000     94.24%     94.24% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               7840000      0.11%     94.35% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               3290000      0.05%     94.39% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             400220000      5.61%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         7138710000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.740351                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.853755                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     50.00%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     50.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      2.23%      2.42% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.19%      2.60% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 470     87.36%     89.96% # number of callpals executed
system.cpu04.kern.callpal::rdps                    16      2.97%     92.94% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.19%     93.12% # number of callpals executed
system.cpu04.kern.callpal::rti                     27      5.02%     98.14% # number of callpals executed
system.cpu04.kern.callpal::callsys                 10      1.86%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  538                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                18                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                19                      
system.cpu04.kern.mode_good::user                  18                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.475000                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.637931                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       1339100000     72.21%     72.21% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user          515330000     27.79%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.icache.tags.replacements            2870                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            338836                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            3382                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          100.188054                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          403562                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         403562                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       197476                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        197476                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       197476                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         197476                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       197476                       # number of overall hits
system.cpu04.icache.overall_hits::total        197476                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         2870                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2870                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         2870                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2870                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         2870                       # number of overall misses
system.cpu04.icache.overall_misses::total         2870                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::cpu04.inst       200346                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       200346                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       200346                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       200346                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       200346                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       200346                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.014325                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014325                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.014325                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014325                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.014325                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014325                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.tags.replacements            4692                       # number of replacements
system.cpu04.dcache.tags.tagsinuse        1000.268406                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             98474                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            5681                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.333920                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data  1000.268406                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.976825                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.976825                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          989                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          940                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          153236                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         153236                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        38089                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         38089                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        30120                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        30120                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          563                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          563                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          639                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          639                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        68209                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          68209                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        68209                       # number of overall hits
system.cpu04.dcache.overall_hits::total         68209                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2592                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2592                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         2118                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2118                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data          100                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           23                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         4710                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4710                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         4710                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4710                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::cpu04.data        40681                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        40681                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        32238                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        32238                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          662                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          662                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        72919                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        72919                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        72919                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        72919                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.063715                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.063715                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.065699                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.065699                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.150830                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.150830                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.034743                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034743                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.064592                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.064592                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.064592                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.064592                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         3047                       # number of writebacks
system.cpu04.dcache.writebacks::total            3047                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      28248                       # DTB read hits
system.cpu05.dtb.read_misses                      324                       # DTB read misses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_accesses                   1820                       # DTB read accesses
system.cpu05.dtb.write_hits                     15617                       # DTB write hits
system.cpu05.dtb.write_misses                      38                       # DTB write misses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_accesses                   875                       # DTB write accesses
system.cpu05.dtb.data_hits                      43865                       # DTB hits
system.cpu05.dtb.data_misses                      362                       # DTB misses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_accesses                   2695                       # DTB accesses
system.cpu05.itb.fetch_hits                     24949                       # ITB hits
system.cpu05.itb.fetch_misses                     125                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 25074                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         781259                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                    156484                       # Number of instructions committed
system.cpu05.committedOps                      156484                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses              150553                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                  296                       # Number of float alu accesses
system.cpu05.num_func_calls                      3443                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts        18945                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                     150553                       # number of integer instructions
system.cpu05.num_fp_insts                         296                       # number of float instructions
system.cpu05.num_int_register_reads            200004                       # number of times the integer registers were read
system.cpu05.num_int_register_writes           114659                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                153                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes               155                       # number of times the floating registers were written
system.cpu05.num_mem_refs                       44979                       # number of memory refs
system.cpu05.num_load_insts                     29130                       # Number of load instructions
system.cpu05.num_store_insts                    15849                       # Number of store instructions
system.cpu05.num_idle_cycles             619533.940710                       # Number of idle cycles
system.cpu05.num_busy_cycles             161725.059290                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.207006                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.792994                       # Percentage of idle cycles
system.cpu05.Branches                           23754                       # Number of branches fetched
system.cpu05.op_class::No_OpClass                2861      1.82%      1.82% # Class of executed instruction
system.cpu05.op_class::IntAlu                  100699     64.19%     66.02% # Class of executed instruction
system.cpu05.op_class::IntMult                    153      0.10%     66.12% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     66.12% # Class of executed instruction
system.cpu05.op_class::FloatAdd                    24      0.02%     66.13% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     3      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     66.13% # Class of executed instruction
system.cpu05.op_class::MemRead                  30259     19.29%     85.42% # Class of executed instruction
system.cpu05.op_class::MemWrite                 15858     10.11%     95.53% # Class of executed instruction
system.cpu05.op_class::IprAccess                 7010      4.47%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                   156867                       # Class of executed instruction
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      944                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    136     39.31%     39.31% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     8      2.31%     41.62% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.58%     42.20% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   200     57.80%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                346                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     136     48.57%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      8      2.86%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      0.71%     52.14% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    134     47.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 280                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             7551880000     96.66%     96.66% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               7840000      0.10%     96.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6610000      0.08%     96.85% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             246170000      3.15%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.670000                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.809249                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.23%      0.23% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     13.62%     13.85% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.94%     14.79% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 259     60.80%     75.59% # number of callpals executed
system.cpu05.kern.callpal::rdps                    17      3.99%     79.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     77     18.08%     97.65% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      2.11%     99.77% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.23%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  426                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             135                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.496296                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.663366                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      22592740000     99.28%     99.28% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          163410000      0.72%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.icache.tags.replacements            1449                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           1509978                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1961                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          770.004080                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          315183                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         315183                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       155418                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        155418                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       155418                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         155418                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       155418                       # number of overall hits
system.cpu05.icache.overall_hits::total        155418                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1449                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1449                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1449                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1449                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1449                       # number of overall misses
system.cpu05.icache.overall_misses::total         1449                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::cpu05.inst       156867                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       156867                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       156867                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       156867                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       156867                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       156867                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.009237                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.009237                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009237                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.009237                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009237                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.tags.replacements            1828                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         778.047938                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            133809                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            2446                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           54.705233                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   778.047938                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.759812                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.759812                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          618                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          555                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           91048                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          91048                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        26871                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         26871                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        14492                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        14492                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          512                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          512                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          515                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          515                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        41363                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          41363                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        41363                       # number of overall hits
system.cpu05.dcache.overall_hits::total         41363                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1375                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1375                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          675                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          675                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           36                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           27                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2050                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2050                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2050                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2050                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::cpu05.data        28246                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        28246                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        15167                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        15167                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        43413                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        43413                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        43413                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        43413                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.048679                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.048679                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.044505                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.044505                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.065693                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.065693                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.049815                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.049815                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.047221                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.047221                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.047221                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.047221                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu05.dcache.writebacks::total             883                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      87998                       # DTB read hits
system.cpu06.dtb.read_misses                      371                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  34021                       # DTB read accesses
system.cpu06.dtb.write_hits                     91167                       # DTB write hits
system.cpu06.dtb.write_misses                     106                       # DTB write misses
system.cpu06.dtb.write_acv                          5                       # DTB write access violations
system.cpu06.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu06.dtb.data_hits                     179165                       # DTB hits
system.cpu06.dtb.data_misses                      477                       # DTB misses
system.cpu06.dtb.data_acv                           5                       # DTB access violations
system.cpu06.dtb.data_accesses                  49536                       # DTB accesses
system.cpu06.itb.fetch_hits                    163696                       # ITB hits
system.cpu06.itb.fetch_misses                     152                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                163848                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         827661                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                    474821                       # Number of instructions committed
system.cpu06.committedOps                      474821                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses              457072                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                 3618                       # Number of float alu accesses
system.cpu06.num_func_calls                      9395                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts        49578                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                     457072                       # number of integer instructions
system.cpu06.num_fp_insts                        3618                       # number of float instructions
system.cpu06.num_int_register_reads            655693                       # number of times the integer registers were read
system.cpu06.num_int_register_writes           312038                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads               2367                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes              2352                       # number of times the floating registers were written
system.cpu06.num_mem_refs                      180298                       # number of memory refs
system.cpu06.num_load_insts                     88837                       # Number of load instructions
system.cpu06.num_store_insts                    91461                       # Number of store instructions
system.cpu06.num_idle_cycles             308762.271157                       # Number of idle cycles
system.cpu06.num_busy_cycles             518898.728843                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.626946                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.373054                       # Percentage of idle cycles
system.cpu06.Branches                           62234                       # Number of branches fetched
system.cpu06.op_class::No_OpClass                9869      2.08%      2.08% # Class of executed instruction
system.cpu06.op_class::IntAlu                  271016     57.02%     59.10% # Class of executed instruction
system.cpu06.op_class::IntMult                    716      0.15%     59.25% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     59.25% # Class of executed instruction
system.cpu06.op_class::FloatAdd                  1172      0.25%     59.49% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     59.49% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     59.49% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     59.49% # Class of executed instruction
system.cpu06.op_class::FloatDiv                   227      0.05%     59.54% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     59.54% # Class of executed instruction
system.cpu06.op_class::MemRead                  91173     19.18%     78.72% # Class of executed instruction
system.cpu06.op_class::MemWrite                 91541     19.26%     97.98% # Class of executed instruction
system.cpu06.op_class::IprAccess                 9589      2.02%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                   475303                       # Class of executed instruction
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1366                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    280     44.66%     44.66% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     8      1.28%     45.93% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.16%     46.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   338     53.91%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                627                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     278     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      8      1.42%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.18%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    277     49.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 564                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             7917280000     95.70%     95.70% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               7840000      0.09%     95.80% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               2240000      0.03%     95.82% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             345400000      4.18%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         8272760000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992857                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.819527                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.899522                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.07%      2.07% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      7.33%      9.41% # number of callpals executed
system.cpu06.kern.callpal::tbi                      1      0.14%      9.54% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 510     70.54%     80.08% # number of callpals executed
system.cpu06.kern.callpal::rdps                    17      2.35%     82.43% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.14%     82.57% # number of callpals executed
system.cpu06.kern.callpal::rti                    108     14.94%     97.51% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.07%     99.59% # number of callpals executed
system.cpu06.kern.callpal::imb                      3      0.41%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  723                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             160                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                97                      
system.cpu06.kern.mode_good::user                  98                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.606250                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.755814                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      26214240000     94.55%     94.55% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         1510000000      5.45%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.icache.tags.replacements            5142                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.871844                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           3336443                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            5653                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          590.207500                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   511.871844                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.999750                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          955749                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         955749                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       470160                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        470160                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       470160                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         470160                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       470160                       # number of overall hits
system.cpu06.icache.overall_hits::total        470160                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         5143                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         5143                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         5143                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         5143                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         5143                       # number of overall misses
system.cpu06.icache.overall_misses::total         5143                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::cpu06.inst       475303                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       475303                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       475303                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       475303                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       475303                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       475303                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.010820                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.010820                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.010820                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.010820                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.010820                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.010820                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.tags.replacements           11296                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         968.425781                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            301694                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12320                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           24.488149                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   968.425781                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.945728                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.945728                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          595                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          370871                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         370871                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        82403                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         82403                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        83163                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        83163                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data         1206                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1206                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data         1256                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1256                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data       165566                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         165566                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       165566                       # number of overall hits
system.cpu06.dcache.overall_hits::total        165566                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         4731                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         4731                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         6730                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6730                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data          126                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           56                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data        11461                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        11461                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data        11461                       # number of overall misses
system.cpu06.dcache.overall_misses::total        11461                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::cpu06.data        87134                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        87134                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        89893                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        89893                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data         1332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data         1312                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1312                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       177027                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       177027                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       177027                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       177027                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.054296                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.054296                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.074867                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.074867                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.094595                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.094595                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.042683                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.042683                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.064742                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.064742                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.064742                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.064742                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         7091                       # number of writebacks
system.cpu06.dcache.writebacks::total            7091                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       2708                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                      1465                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                       4173                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                      1783                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         781259                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                     11922                       # Number of instructions committed
system.cpu07.committedOps                       11922                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses               11361                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                       504                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts          899                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                      11361                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads             15253                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             8920                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                        4182                       # number of memory refs
system.cpu07.num_load_insts                      2708                       # Number of load instructions
system.cpu07.num_store_insts                     1474                       # Number of store instructions
system.cpu07.num_idle_cycles             768983.223731                       # Number of idle cycles
system.cpu07.num_busy_cycles             12275.776269                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.015713                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.984287                       # Percentage of idle cycles
system.cpu07.Branches                            1666                       # Number of branches fetched
system.cpu07.op_class::No_OpClass                  74      0.62%      0.62% # Class of executed instruction
system.cpu07.op_class::IntAlu                    6956     58.35%     58.97% # Class of executed instruction
system.cpu07.op_class::IntMult                     40      0.34%     59.30% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     59.30% # Class of executed instruction
system.cpu07.op_class::MemRead                   2777     23.29%     82.60% # Class of executed instruction
system.cpu07.op_class::MemWrite                  1474     12.36%     94.96% # Class of executed instruction
system.cpu07.op_class::IprAccess                  601      5.04%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                    11922                       # Class of executed instruction
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu07.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu07.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  137                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.icache.tags.replacements              12                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1698693                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         3241.780534                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           23856                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          23856                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        11910                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         11910                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        11910                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          11910                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        11910                       # number of overall hits
system.cpu07.icache.overall_hits::total         11910                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           12                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           12                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           12                       # number of overall misses
system.cpu07.icache.overall_misses::total           12                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::cpu07.inst        11922                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        11922                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        11922                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        11922                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        11922                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        11922                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.001007                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001007                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.001007                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001007                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.001007                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001007                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.tags.replacements               4                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         880.402634                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            217996                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             861                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          253.189315                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   880.402634                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.859768                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.859768                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          851                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            8356                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           8356                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         2629                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          2629                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         1403                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         1403                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           37                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           21                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         4032                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           4032                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         4032                       # number of overall hits
system.cpu07.dcache.overall_hits::total          4032                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data           39                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           13                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            3                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           11                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data           52                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data           52                       # number of overall misses
system.cpu07.dcache.overall_misses::total           52                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::cpu07.data         2668                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         2668                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         4084                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         4084                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         4084                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         4084                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.014618                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.014618                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.009181                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.009181                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.075000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.075000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.343750                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.343750                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.012733                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.012733                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.012733                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.012733                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu07.dcache.writebacks::total               1                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       2734                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                      1467                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                       4201                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                      1783                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         781259                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                     11982                       # Number of instructions committed
system.cpu08.committedOps                       11982                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses               11419                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                       504                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts          927                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                      11419                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads             15313                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             8950                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                        4210                       # number of memory refs
system.cpu08.num_load_insts                      2734                       # Number of load instructions
system.cpu08.num_store_insts                     1476                       # Number of store instructions
system.cpu08.num_idle_cycles             768921.412169                       # Number of idle cycles
system.cpu08.num_busy_cycles             12337.587831                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.015792                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.984208                       # Percentage of idle cycles
system.cpu08.Branches                            1696                       # Number of branches fetched
system.cpu08.op_class::No_OpClass                  74      0.62%      0.62% # Class of executed instruction
system.cpu08.op_class::IntAlu                    6988     58.32%     58.94% # Class of executed instruction
system.cpu08.op_class::IntMult                     40      0.33%     59.27% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     59.27% # Class of executed instruction
system.cpu08.op_class::MemRead                   2803     23.39%     82.67% # Class of executed instruction
system.cpu08.op_class::MemWrite                  1476     12.32%     94.98% # Class of executed instruction
system.cpu08.op_class::IprAccess                  601      5.02%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                    11982                       # Class of executed instruction
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu08.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu08.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  137                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.icache.tags.replacements              12                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           3136822                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5986.301527                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           23976                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          23976                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        11970                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         11970                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        11970                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          11970                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        11970                       # number of overall hits
system.cpu08.icache.overall_hits::total         11970                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           12                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           12                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           12                       # number of overall misses
system.cpu08.icache.overall_misses::total           12                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::cpu08.inst        11982                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        11982                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        11982                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        11982                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        11982                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        11982                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001002                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001002                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001002                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001002                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001002                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001002                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.tags.replacements               3                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         885.043325                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            121093                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             851                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          142.294947                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   885.043325                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.864300                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.864300                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          842                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            8414                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           8414                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         2647                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          2647                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         1405                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         1405                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           39                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           22                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         4052                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           4052                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         4052                       # number of overall hits
system.cpu08.dcache.overall_hits::total          4052                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           45                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           11                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           10                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data           56                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           56                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data           56                       # number of overall misses
system.cpu08.dcache.overall_misses::total           56                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::cpu08.data         2692                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         2692                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         4108                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         4108                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         4108                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         4108                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.016716                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.016716                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.007768                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.007768                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.312500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.312500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.013632                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.013632                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.013632                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.013632                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu08.dcache.writebacks::total               2                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       2760                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                      1469                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                       4229                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                      1783                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         781259                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                     12042                       # Number of instructions committed
system.cpu09.committedOps                       12042                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses               11477                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                       504                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts          955                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                      11477                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads             15373                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             8980                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                        4238                       # number of memory refs
system.cpu09.num_load_insts                      2760                       # Number of load instructions
system.cpu09.num_store_insts                     1478                       # Number of store instructions
system.cpu09.num_idle_cycles             768859.600607                       # Number of idle cycles
system.cpu09.num_busy_cycles             12399.399393                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.015871                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.984129                       # Percentage of idle cycles
system.cpu09.Branches                            1726                       # Number of branches fetched
system.cpu09.op_class::No_OpClass                  74      0.61%      0.61% # Class of executed instruction
system.cpu09.op_class::IntAlu                    7020     58.30%     58.91% # Class of executed instruction
system.cpu09.op_class::IntMult                     40      0.33%     59.24% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     59.24% # Class of executed instruction
system.cpu09.op_class::MemRead                   2829     23.49%     82.74% # Class of executed instruction
system.cpu09.op_class::MemWrite                  1478     12.27%     95.01% # Class of executed instruction
system.cpu09.op_class::IprAccess                  601      4.99%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                    12042                       # Class of executed instruction
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu09.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu09.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  137                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.icache.tags.replacements              12                       # number of replacements
system.cpu09.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           3295553                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             523                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         6301.248566                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          511                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.998047                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           24096                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          24096                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        12030                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         12030                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        12030                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          12030                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        12030                       # number of overall hits
system.cpu09.icache.overall_hits::total         12030                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           12                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           12                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           12                       # number of overall misses
system.cpu09.icache.overall_misses::total           12                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::cpu09.inst        12042                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        12042                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        12042                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        12042                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        12042                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        12042                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000997                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000997                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000997                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000997                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000997                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000997                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.tags.replacements               3                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         806.829199                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            134268                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             773                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          173.697283                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   806.829199                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.787919                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.787919                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          770                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          764                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            8472                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           8472                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         2665                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          2665                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         1405                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         1405                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           41                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           22                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         4070                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           4070                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         4070                       # number of overall hits
system.cpu09.dcache.overall_hits::total          4070                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           51                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           11                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           10                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data           62                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data           62                       # number of overall misses
system.cpu09.dcache.overall_misses::total           62                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::cpu09.data         2716                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         2716                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         4132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         4132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         4132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         4132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.018778                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.018778                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.007768                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.007768                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.068182                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.068182                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.312500                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.312500                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.015005                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.015005                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.015005                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.015005                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu09.dcache.writebacks::total               3                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       2786                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                      1471                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                       4257                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                      1783                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         781259                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                     12102                       # Number of instructions committed
system.cpu10.committedOps                       12102                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses               11535                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                       504                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts          983                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                      11535                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads             15433                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             9010                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                        4266                       # number of memory refs
system.cpu10.num_load_insts                      2786                       # Number of load instructions
system.cpu10.num_store_insts                     1480                       # Number of store instructions
system.cpu10.num_idle_cycles             768797.789044                       # Number of idle cycles
system.cpu10.num_busy_cycles             12461.210956                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.015950                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.984050                       # Percentage of idle cycles
system.cpu10.Branches                            1756                       # Number of branches fetched
system.cpu10.op_class::No_OpClass                  74      0.61%      0.61% # Class of executed instruction
system.cpu10.op_class::IntAlu                    7052     58.27%     58.88% # Class of executed instruction
system.cpu10.op_class::IntMult                     40      0.33%     59.21% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     59.21% # Class of executed instruction
system.cpu10.op_class::MemRead                   2855     23.59%     82.80% # Class of executed instruction
system.cpu10.op_class::MemWrite                  1480     12.23%     95.03% # Class of executed instruction
system.cpu10.op_class::IprAccess                  601      4.97%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                    12102                       # Class of executed instruction
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu10.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu10.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  137                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.icache.tags.replacements              12                       # number of replacements
system.cpu10.icache.tags.tagsinuse                507                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2982228                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             519                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5746.104046                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          507                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.990234                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           24216                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          24216                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        12090                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         12090                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        12090                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          12090                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        12090                       # number of overall hits
system.cpu10.icache.overall_hits::total         12090                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           12                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           12                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           12                       # number of overall misses
system.cpu10.icache.overall_misses::total           12                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::cpu10.inst        12102                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        12102                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        12102                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        12102                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        12102                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        12102                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000992                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000992                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000992                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000992                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000992                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000992                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.tags.replacements               2                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         866.327359                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             78818                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             840                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           93.830952                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   866.327359                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.846023                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.846023                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          832                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            8530                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           8530                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         2683                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          2683                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         1405                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         1405                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           43                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           22                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         4088                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           4088                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         4088                       # number of overall hits
system.cpu10.dcache.overall_hits::total          4088                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           57                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           11                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            3                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           10                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data           68                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data           68                       # number of overall misses
system.cpu10.dcache.overall_misses::total           68                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::cpu10.data         2740                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         2740                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         4156                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         4156                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         4156                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         4156                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.020803                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.020803                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.007768                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.007768                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.065217                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.065217                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.312500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.312500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.016362                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.016362                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.016362                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.016362                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu10.dcache.writebacks::total               2                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       2812                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                      1473                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                       4285                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                      1783                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         781259                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                     12162                       # Number of instructions committed
system.cpu11.committedOps                       12162                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses               11593                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                       504                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts         1011                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                      11593                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads             15493                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             9040                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                        4294                       # number of memory refs
system.cpu11.num_load_insts                      2812                       # Number of load instructions
system.cpu11.num_store_insts                     1482                       # Number of store instructions
system.cpu11.num_idle_cycles             768735.977482                       # Number of idle cycles
system.cpu11.num_busy_cycles             12523.022518                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.016029                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.983971                       # Percentage of idle cycles
system.cpu11.Branches                            1786                       # Number of branches fetched
system.cpu11.op_class::No_OpClass                  74      0.61%      0.61% # Class of executed instruction
system.cpu11.op_class::IntAlu                    7084     58.25%     58.86% # Class of executed instruction
system.cpu11.op_class::IntMult                     40      0.33%     59.18% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     59.18% # Class of executed instruction
system.cpu11.op_class::MemRead                   2881     23.69%     82.87% # Class of executed instruction
system.cpu11.op_class::MemWrite                  1482     12.19%     95.06% # Class of executed instruction
system.cpu11.op_class::IprAccess                  601      4.94%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                    12162                       # Class of executed instruction
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu11.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu11.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  137                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.icache.tags.replacements              12                       # number of replacements
system.cpu11.icache.tags.tagsinuse                509                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           3535023                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             521                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         6785.072937                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          509                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.994141                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           24336                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          24336                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        12150                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         12150                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        12150                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          12150                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        12150                       # number of overall hits
system.cpu11.icache.overall_hits::total         12150                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           12                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           12                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           12                       # number of overall misses
system.cpu11.icache.overall_misses::total           12                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::cpu11.inst        12162                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        12162                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        12162                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        12162                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        12162                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        12162                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000987                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000987                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000987                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000987                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000987                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.tags.replacements               3                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         865.638266                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             82803                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             835                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           99.165269                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   865.638266                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.845350                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.845350                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          832                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            8588                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           8588                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         2701                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          2701                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         1405                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         1405                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           45                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           22                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         4106                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           4106                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         4106                       # number of overall hits
system.cpu11.dcache.overall_hits::total          4106                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           63                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           11                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           10                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           74                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           74                       # number of overall misses
system.cpu11.dcache.overall_misses::total           74                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::cpu11.data         2764                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         2764                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         4180                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         4180                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         4180                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         4180                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.022793                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.022793                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.007768                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007768                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.312500                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.312500                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.017703                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.017703                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.017703                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.017703                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu11.dcache.writebacks::total               2                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       2838                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                      1475                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                       4313                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                      1783                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         781259                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                     12222                       # Number of instructions committed
system.cpu12.committedOps                       12222                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses               11651                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                       504                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts         1039                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                      11651                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads             15553                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             9070                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                        4322                       # number of memory refs
system.cpu12.num_load_insts                      2838                       # Number of load instructions
system.cpu12.num_store_insts                     1484                       # Number of store instructions
system.cpu12.num_idle_cycles             768674.165920                       # Number of idle cycles
system.cpu12.num_busy_cycles             12584.834080                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.016108                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.983892                       # Percentage of idle cycles
system.cpu12.Branches                            1816                       # Number of branches fetched
system.cpu12.op_class::No_OpClass                  74      0.61%      0.61% # Class of executed instruction
system.cpu12.op_class::IntAlu                    7116     58.22%     58.83% # Class of executed instruction
system.cpu12.op_class::IntMult                     40      0.33%     59.16% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     59.16% # Class of executed instruction
system.cpu12.op_class::MemRead                   2907     23.78%     82.94% # Class of executed instruction
system.cpu12.op_class::MemWrite                  1484     12.14%     95.08% # Class of executed instruction
system.cpu12.op_class::IprAccess                  601      4.92%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                    12222                       # Class of executed instruction
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu12.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu12.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  137                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.icache.tags.replacements              12                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           3823189                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         7296.162214                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           24456                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          24456                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        12210                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         12210                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        12210                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          12210                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        12210                       # number of overall hits
system.cpu12.icache.overall_hits::total         12210                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           12                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           12                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           12                       # number of overall misses
system.cpu12.icache.overall_misses::total           12                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::cpu12.inst        12222                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        12222                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        12222                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        12222                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        12222                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        12222                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000982                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000982                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000982                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000982                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000982                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000982                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.tags.replacements               2                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         889.661262                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            100564                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             852                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          118.032864                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   889.661262                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.868810                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.868810                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          844                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            8646                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           8646                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         2719                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          2719                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         1405                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         1405                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           47                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           22                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         4124                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           4124                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         4124                       # number of overall hits
system.cpu12.dcache.overall_hits::total          4124                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           69                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           11                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           10                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           80                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           80                       # number of overall misses
system.cpu12.dcache.overall_misses::total           80                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::cpu12.data         2788                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         2788                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         4204                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         4204                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         4204                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         4204                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.024749                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.024749                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.007768                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007768                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.060000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.312500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.312500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.019029                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019029                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.019029                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.019029                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu12.dcache.writebacks::total               2                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       2864                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                      1477                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                       4341                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                      1783                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         781259                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                     12282                       # Number of instructions committed
system.cpu13.committedOps                       12282                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses               11709                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                       504                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts         1067                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                      11709                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads             15613                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             9100                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                        4350                       # number of memory refs
system.cpu13.num_load_insts                      2864                       # Number of load instructions
system.cpu13.num_store_insts                     1486                       # Number of store instructions
system.cpu13.num_idle_cycles             768612.354358                       # Number of idle cycles
system.cpu13.num_busy_cycles             12646.645642                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.016188                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.983812                       # Percentage of idle cycles
system.cpu13.Branches                            1846                       # Number of branches fetched
system.cpu13.op_class::No_OpClass                  74      0.60%      0.60% # Class of executed instruction
system.cpu13.op_class::IntAlu                    7148     58.20%     58.80% # Class of executed instruction
system.cpu13.op_class::IntMult                     40      0.33%     59.13% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     59.13% # Class of executed instruction
system.cpu13.op_class::MemRead                   2933     23.88%     83.01% # Class of executed instruction
system.cpu13.op_class::MemWrite                  1486     12.10%     95.11% # Class of executed instruction
system.cpu13.op_class::IprAccess                  601      4.89%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                    12282                       # Class of executed instruction
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu13.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu13.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  137                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.icache.tags.replacements              12                       # number of replacements
system.cpu13.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           3118877                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             523                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5963.435946                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          511                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.998047                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           24576                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          24576                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        12270                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         12270                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        12270                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          12270                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        12270                       # number of overall hits
system.cpu13.icache.overall_hits::total         12270                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           12                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           12                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           12                       # number of overall misses
system.cpu13.icache.overall_misses::total           12                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::cpu13.inst        12282                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        12282                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        12282                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        12282                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        12282                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        12282                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000977                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000977                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000977                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000977                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000977                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000977                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.tags.replacements               2                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         873.650981                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             33087                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             835                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           39.625150                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   873.650981                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.853175                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.853175                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          833                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.813477                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            8704                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           8704                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2737                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2737                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         1403                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         1403                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           49                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           21                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         4140                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           4140                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         4140                       # number of overall hits
system.cpu13.dcache.overall_hits::total          4140                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           75                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           13                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           11                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           88                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           88                       # number of overall misses
system.cpu13.dcache.overall_misses::total           88                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::cpu13.data         2812                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         2812                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         4228                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         4228                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         4228                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         4228                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.026671                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.026671                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.009181                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.009181                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.057692                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.057692                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.343750                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.343750                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.020814                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.020814                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.020814                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.020814                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu13.dcache.writebacks::total               1                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       2890                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                      1479                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                       4369                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                      1783                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  1783                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         781259                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                     12342                       # Number of instructions committed
system.cpu14.committedOps                       12342                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses               11767                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                       504                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts         1095                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                      11767                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads             15673                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             9130                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                        4378                       # number of memory refs
system.cpu14.num_load_insts                      2890                       # Number of load instructions
system.cpu14.num_store_insts                     1488                       # Number of store instructions
system.cpu14.num_idle_cycles             768550.542795                       # Number of idle cycles
system.cpu14.num_busy_cycles             12708.457205                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.016267                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.983733                       # Percentage of idle cycles
system.cpu14.Branches                            1876                       # Number of branches fetched
system.cpu14.op_class::No_OpClass                  74      0.60%      0.60% # Class of executed instruction
system.cpu14.op_class::IntAlu                    7180     58.18%     58.77% # Class of executed instruction
system.cpu14.op_class::IntMult                     40      0.32%     59.10% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     59.10% # Class of executed instruction
system.cpu14.op_class::MemRead                   2959     23.98%     83.07% # Class of executed instruction
system.cpu14.op_class::MemWrite                  1488     12.06%     95.13% # Class of executed instruction
system.cpu14.op_class::IprAccess                  601      4.87%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                    12342                       # Class of executed instruction
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      146                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                     33     25.38%     25.38% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     8      6.15%     31.54% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.77%     32.31% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    88     67.69%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                130                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      33     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      8     10.81%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      1.35%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     32     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  74                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             7715490000     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               7840000      0.10%     98.86% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               3290000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              85880000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         7812500000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.569231                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 112     81.75%     81.75% # number of callpals executed
system.cpu14.kern.callpal::rdps                    16     11.68%     93.43% # number of callpals executed
system.cpu14.kern.callpal::rti                      9      6.57%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  137                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.icache.tags.replacements              12                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1766141                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         3370.498092                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           24696                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          24696                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        12330                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         12330                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        12330                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          12330                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        12330                       # number of overall hits
system.cpu14.icache.overall_hits::total         12330                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           12                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           12                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           12                       # number of overall misses
system.cpu14.icache.overall_misses::total           12                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::cpu14.inst        12342                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        12342                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        12342                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        12342                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        12342                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        12342                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000972                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000972                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000972                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000972                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000972                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000972                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.tags.replacements               6                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         774.399243                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             48387                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             758                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           63.835092                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   774.399243                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.756249                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.756249                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          744                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            8765                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           8765                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         2752                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          2752                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         1404                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         1404                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           51                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           21                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         4156                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           4156                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         4156                       # number of overall hits
system.cpu14.dcache.overall_hits::total          4156                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           84                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           12                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           11                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           96                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           96                       # number of overall misses
system.cpu14.dcache.overall_misses::total           96                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::cpu14.data         2836                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         2836                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         1416                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         1416                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         4252                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         4252                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         4252                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         4252                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.029619                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.029619                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.008475                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.008475                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.343750                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.343750                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.022578                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.022578                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.022578                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.022578                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu14.dcache.writebacks::total               4                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       2953                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                      1502                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                       4455                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                      1819                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  1819                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         781118                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                     12569                       # Number of instructions committed
system.cpu15.committedOps                       12569                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses               11982                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                       510                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts         1141                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                      11982                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads             15941                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             9281                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                        4464                       # number of memory refs
system.cpu15.num_load_insts                      2953                       # Number of load instructions
system.cpu15.num_store_insts                     1511                       # Number of store instructions
system.cpu15.num_idle_cycles             768178.024853                       # Number of idle cycles
system.cpu15.num_busy_cycles             12939.975147                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.016566                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.983434                       # Percentage of idle cycles
system.cpu15.Branches                            1938                       # Number of branches fetched
system.cpu15.op_class::No_OpClass                  66      0.53%      0.53% # Class of executed instruction
system.cpu15.op_class::IntAlu                    7307     58.14%     58.66% # Class of executed instruction
system.cpu15.op_class::IntMult                     40      0.32%     58.98% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     58.98% # Class of executed instruction
system.cpu15.op_class::MemRead                   3027     24.08%     83.06% # Class of executed instruction
system.cpu15.op_class::MemWrite                  1512     12.03%     95.09% # Class of executed instruction
system.cpu15.op_class::IprAccess                  617      4.91%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                    12569                       # Class of executed instruction
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      150                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     34     25.37%     25.37% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     8      5.97%     31.34% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      1.49%     32.84% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    90     67.16%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                134                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      34     43.59%     43.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      8     10.26%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      2.56%     56.41% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     34     43.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  78                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             7713070000     98.75%     98.75% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               7840000      0.10%     98.85% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               3900000      0.05%     98.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              86280000      1.10%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         7811090000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.377778                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.582090                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 116     82.27%     82.27% # number of callpals executed
system.cpu15.kern.callpal::rdps                    16     11.35%     93.62% # number of callpals executed
system.cpu15.kern.callpal::rti                      9      6.38%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  141                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               9                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.icache.tags.replacements              12                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           1420536                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             524                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         2710.946565                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           25150                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          25150                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        12557                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         12557                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        12557                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          12557                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        12557                       # number of overall hits
system.cpu15.icache.overall_hits::total         12557                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           12                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           12                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           12                       # number of overall misses
system.cpu15.icache.overall_misses::total           12                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::cpu15.inst        12569                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        12569                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        12569                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        12569                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        12569                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        12569                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000955                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000955                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000955                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000955                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000955                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.tags.replacements               3                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         814.215478                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            181008                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             796                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          227.396985                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   814.215478                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.795132                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.795132                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          778                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            8942                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           8942                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         2803                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          2803                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         1416                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         1416                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           55                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           22                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         4219                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           4219                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         4219                       # number of overall hits
system.cpu15.dcache.overall_hits::total          4219                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           90                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           19                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            5                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           12                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          109                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          109                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          109                       # number of overall misses
system.cpu15.dcache.overall_misses::total          109                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::cpu15.data         2893                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         2893                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         1435                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         1435                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         4328                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         4328                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         4328                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         4328                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.031110                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.031110                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.013240                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.013240                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.352941                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.352941                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.025185                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.025185                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.025185                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.025185                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
