

================================================================
== Vitis HLS Report for 'encoder'
================================================================
* Date:           Mon Dec  5 17:41:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_encoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.416 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_encoder_Pipeline_VITIS_LOOP_22_1_fu_60  |encoder_Pipeline_VITIS_LOOP_22_1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81  |encoder_Pipeline_VITIS_LOOP_50_2  |        3|        ?|  60.000 ns|         ?|    3|    ?|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     249|     284|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     324|     435|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_encoder_Pipeline_VITIS_LOOP_22_1_fu_60  |encoder_Pipeline_VITIS_LOOP_22_1  |        0|   0|  119|  115|    0|
    |grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81  |encoder_Pipeline_VITIS_LOOP_50_2  |        0|   0|  130|  169|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                  |        0|   0|  249|  284|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_encoder_Pipeline_VITIS_LOOP_22_1_fu_60_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_128_p2                                         |      icmp|   0|  0|  20|          32|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  24|          34|           3|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 127|         26|   84|        257|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |DATA_LEN_1_loc_fu_56                                     |  30|   0|   30|          0|
    |ap_CS_fsm                                                |   7|   0|    7|          0|
    |grp_encoder_Pipeline_VITIS_LOOP_22_1_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln50_reg_165                                        |   1|   0|    1|          0|
    |mul_cast_reg_160                                         |  29|   0|   31|          2|
    |s_V                                                      |   6|   0|    6|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  75|   0|   77|          2|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|            encoder|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|            encoder|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%part_set_i_i_lcssa276_loc = alloca i64 1"   --->   Operation 8 'alloca' 'part_set_i_i_lcssa276_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 11 [2/2] (1.55ns)   --->   "%call_ln0 = call void @encoder_Pipeline_VITIS_LOOP_22_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i30 %DATA_LEN_1_loc"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encoder_Pipeline_VITIS_LOOP_22_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i30 %DATA_LEN_1_loc"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i30 %DATA_LEN_1_loc"   --->   Operation 26 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_17 = trunc i30 %DATA_LEN_1_loc_load"   --->   Operation 27 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %DATA_LEN_1_loc_load, i2 0"   --->   Operation 28 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%mul_cast = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %empty_17, i2 0" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 29 'bitconcatenate' 'mul_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln50 = icmp_sgt  i32 %mul, i32 0" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 30 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %._crit_edge, void %.lr.ph" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 31 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%s_V_load = load i6 %s_V" [ecc_encoder_src/src/encoder.cpp:64]   --->   Operation 32 'load' 's_V_load' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_18 = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty_18' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (1.42ns)   --->   "%call_ln64 = call void @encoder_Pipeline_VITIS_LOOP_50_2, i6 %s_V_load, i31 %mul_cast, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i6 %part_set_i_i_lcssa276_loc" [ecc_encoder_src/src/encoder.cpp:64]   --->   Operation 34 'call' 'call_ln64' <Predicate = (icmp_ln50)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 35 [1/2] (1.42ns)   --->   "%call_ln64 = call void @encoder_Pipeline_VITIS_LOOP_50_2, i6 %s_V_load, i31 %mul_cast, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i6 %part_set_i_i_lcssa276_loc" [ecc_encoder_src/src/encoder.cpp:64]   --->   Operation 35 'call' 'call_ln64' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%part_set_i_i_lcssa276_loc_load = load i6 %part_set_i_i_lcssa276_loc"   --->   Operation 36 'load' 'part_set_i_i_lcssa276_loc_load' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln64 = store i6 %part_set_i_i_lcssa276_loc_load, i6 %s_V" [ecc_encoder_src/src/encoder.cpp:64]   --->   Operation 37 'store' 'store_ln64' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln71 = br void %._crit_edge" [ecc_encoder_src/src/encoder.cpp:71]   --->   Operation 38 'br' 'br_ln71' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [ecc_encoder_src/src/encoder.cpp:71]   --->   Operation 39 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
part_set_i_i_lcssa276_loc      (alloca        ) [ 00111111]
DATA_LEN_1_loc                 (alloca        ) [ 00111100]
empty                          (wait          ) [ 00000000]
call_ln0                       (call          ) [ 00000000]
empty_16                       (wait          ) [ 00000000]
spectopmodule_ln0              (spectopmodule ) [ 00000000]
specinterface_ln0              (specinterface ) [ 00000000]
specinterface_ln0              (specinterface ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specinterface_ln0              (specinterface ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000]
DATA_LEN_1_loc_load            (load          ) [ 00000000]
empty_17                       (trunc         ) [ 00000000]
mul                            (bitconcatenate) [ 00000000]
mul_cast                       (bitconcatenate) [ 00000010]
icmp_ln50                      (icmp          ) [ 00000111]
br_ln50                        (br            ) [ 00000000]
s_V_load                       (load          ) [ 00000010]
empty_18                       (wait          ) [ 00000000]
call_ln64                      (call          ) [ 00000000]
part_set_i_i_lcssa276_loc_load (load          ) [ 00000000]
store_ln64                     (store         ) [ 00000000]
br_ln71                        (br            ) [ 00000000]
ret_ln71                       (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i29.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder_Pipeline_VITIS_LOOP_50_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="part_set_i_i_lcssa276_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_set_i_i_lcssa276_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="DATA_LEN_1_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN_1_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_encoder_Pipeline_VITIS_LOOP_22_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="0" index="3" bw="8" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="0"/>
<pin id="66" dir="0" index="5" bw="64" slack="0"/>
<pin id="67" dir="0" index="6" bw="8" slack="0"/>
<pin id="68" dir="0" index="7" bw="8" slack="0"/>
<pin id="69" dir="0" index="8" bw="1" slack="0"/>
<pin id="70" dir="0" index="9" bw="30" slack="1"/>
<pin id="71" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="6" slack="0"/>
<pin id="84" dir="0" index="2" bw="31" slack="0"/>
<pin id="85" dir="0" index="3" bw="64" slack="0"/>
<pin id="86" dir="0" index="4" bw="8" slack="0"/>
<pin id="87" dir="0" index="5" bw="8" slack="0"/>
<pin id="88" dir="0" index="6" bw="1" slack="0"/>
<pin id="89" dir="0" index="7" bw="64" slack="0"/>
<pin id="90" dir="0" index="8" bw="8" slack="0"/>
<pin id="91" dir="0" index="9" bw="8" slack="0"/>
<pin id="92" dir="0" index="10" bw="1" slack="0"/>
<pin id="93" dir="0" index="11" bw="6" slack="4"/>
<pin id="94" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="DATA_LEN_1_loc_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="30" slack="4"/>
<pin id="106" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_1_loc_load/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_17_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="30" slack="0"/>
<pin id="109" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mul_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="30" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="mul_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="0" index="1" bw="29" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_cast/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln50_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="s_V_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_V_load/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="part_set_i_i_lcssa276_loc_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="6"/>
<pin id="141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="part_set_i_i_lcssa276_loc_load/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln64_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="148" class="1005" name="part_set_i_i_lcssa276_loc_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="4"/>
<pin id="150" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="part_set_i_i_lcssa276_loc "/>
</bind>
</comp>

<comp id="154" class="1005" name="DATA_LEN_1_loc_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="30" slack="1"/>
<pin id="156" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="DATA_LEN_1_loc "/>
</bind>
</comp>

<comp id="160" class="1005" name="mul_cast_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="1"/>
<pin id="162" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_cast "/>
</bind>
</comp>

<comp id="165" class="1005" name="icmp_ln50_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="2"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="60" pin=7"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="60" pin=8"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="81" pin=5"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="81" pin=6"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="81" pin=7"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="81" pin=8"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="81" pin=9"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="81" pin=10"/></net>

<net id="110"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="132"><net_src comp="111" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="52" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="81" pin=11"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="157"><net_src comp="56" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="60" pin=9"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="163"><net_src comp="119" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="168"><net_src comp="128" pin="2"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 3 5 6 }
	Port: data_out_V_keep_V | {2 3 5 6 }
	Port: data_out_V_strb_V | {2 3 5 6 }
	Port: data_out_V_last_V | {2 3 5 6 }
	Port: s_V | {7 }
 - Input state : 
	Port: encoder : data_in_V_data_V | {2 3 5 6 }
	Port: encoder : data_in_V_keep_V | {2 3 5 6 }
	Port: encoder : data_in_V_strb_V | {2 3 5 6 }
	Port: encoder : data_in_V_last_V | {2 3 5 6 }
	Port: encoder : s_V | {5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		empty_17 : 1
		mul : 1
		mul_cast : 2
		icmp_ln50 : 2
		br_ln50 : 3
		call_ln64 : 3
	State 6
	State 7
		store_ln64 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   call   | grp_encoder_Pipeline_VITIS_LOOP_22_1_fu_60 |   115   |    71   |
|          | grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81 |   127   |    87   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln50_fu_128              |    0    |    20   |
|----------|--------------------------------------------|---------|---------|
|   trunc  |               empty_17_fu_107              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|                 mul_fu_111                 |    0    |    0    |
|          |               mul_cast_fu_119              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |   242   |   178   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      DATA_LEN_1_loc_reg_154     |   30   |
|        icmp_ln50_reg_165        |    1   |
|         mul_cast_reg_160        |   31   |
|part_set_i_i_lcssa276_loc_reg_148|    6   |
+---------------------------------+--------+
|              Total              |   68   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
| grp_encoder_Pipeline_VITIS_LOOP_50_2_fu_81 |  p2  |   2  |  31  |   62   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   62   ||  0.427  ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   242  |   178  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   310  |   187  |
+-----------+--------+--------+--------+
