 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 17:39:01 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: out_5[0] (output port clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.371      0.371
  fme_con/state_reg_2_/CP (EDFCNQD1BWP)                            0.000     0.159     0.000                0.000 #    0.371 r    ( 1.23,218.85)
  fme_con/state_reg_2_/Q (EDFCNQD1BWP)                                       0.019                          0.103      0.474 f    ( 4.52,218.96)
  fme_con/state[2] (net)                        5        0.004                                              0.000      0.474 f    [0.00,0.00]
  fme_con/U3/I (INVD0BWP)                                          0.000     0.019     0.000                0.000 *    0.474 f    ( 6.30,218.56)
  fme_con/U3/ZN (INVD0BWP)                                                   0.022                          0.019      0.493 r    ( 6.53,218.59)
  fme_con/n16 (net)                             2        0.001                                              0.000      0.493 r    [0.00,0.00]
  fme_con/U4/A2 (NR2XD0BWP)                                        0.000     0.022     0.000                0.000 *    0.493 r    ( 6.32,218.10)
  fme_con/U4/ZN (NR2XD0BWP)                                                  0.040                          0.031      0.525 f    ( 6.63,218.15)
  fme_con/n14 (net)                             6        0.004                                              0.000      0.525 f    [0.00,0.00]
  fme_con/U5/I (INVD0BWP)                                          0.000     0.040     0.000                0.000 *    0.525 f    ( 7.44,217.64)
  fme_con/U5/ZN (INVD0BWP)                                                   0.047                          0.039      0.563 r    ( 7.67,217.67)
  fme_con/n24 (net)                             5        0.003                                              0.000      0.563 r    [0.00,0.00]
  fme_con/U11/A1 (ND2D0BWP)                                        0.000     0.047     0.000                0.000 *    0.563 r    (10.07,221.88)
  fme_con/U11/ZN (ND2D0BWP)                                                  0.205                          0.132      0.696 f    (10.13,221.94)
  fme_con/direction_buffer_int (net)            2        0.015                                              0.000      0.696 f    [0.01,0.02]
  fme_con/U12/I (INVD0BWP)                                         0.000     0.205     0.000                0.000 *    0.696 f    (11.29,221.10)
  fme_con/U12/ZN (INVD0BWP)                                                  0.073                          0.061      0.757 r    (11.52,221.13)
  fme_con/n36 (net)                             3        0.002                                              0.000      0.757 r    [0.00,0.00]
  fme_con/U25/A1 (ND2D0BWP)                                        0.000     0.073     0.000                0.000 *    0.757 r    (12.70,220.74)
  fme_con/U25/ZN (ND2D0BWP)                                                  0.050                          0.044      0.800 f    (12.76,220.81)
  fme_con/direction_buffer_b (net)              2        0.002                                              0.000      0.800 f    [0.00,0.00]
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)                                                     0.000      0.800 f    (netlink)
  direction_buffer_b (net)                               0.002                                              0.000      0.800 f    [0.00,0.00]
  U2/I (CKBD4BWP)                                                  0.000     0.050     0.000                0.000 *    0.800 f    (11.50,219.88)
  U2/Z (CKBD4BWP)                                                            0.198                          0.133      0.934 f    (12.25,219.83)
  n6 (net)                                     98        0.173                                              0.000      0.934 f    [0.11,0.17]
  fme_op/direction_buffer_a (fme_operativo_DATA_WIDTH8)                                                     0.000      0.934 f    (netlink)
  fme_op/direction_buffer_a (net)                        0.173                                              0.000      0.934 f    [0.11,0.17]
  fme_op/buffer_a_inferior/direction (buffer_ah_DATA_WIDTH8_4)                                              0.000      0.934 f    (netlink)
  fme_op/buffer_a_inferior/direction (net)               0.173                                              0.000      0.934 f    [0.11,0.17]
  fme_op/buffer_a_inferior/U15/I (BUFFD1BWP)                       0.000     0.198     0.000                0.005 *    0.938 f    (21.37,251.38)
  fme_op/buffer_a_inferior/U15/Z (BUFFD1BWP)                                 0.092                          0.109      1.047 f    (21.76,251.35)
  fme_op/buffer_a_inferior/n51 (net)           23        0.021                                              0.000      1.047 f    [0.01,0.02]
  fme_op/buffer_a_inferior/U16/I (INVD0BWP)                        0.000     0.092     0.000                0.000 *    1.048 f    (35.86,257.64)
  fme_op/buffer_a_inferior/U16/ZN (INVD0BWP)                                 0.199                          0.139      1.187 r    (36.10,257.67)
  fme_op/buffer_a_inferior/n52 (net)           18        0.017                                              0.000      1.187 r    [0.00,0.02]
  fme_op/buffer_a_inferior/U31/A1 (OA22D0BWP)                      0.000     0.199     0.000                0.000 *    1.187 r    (44.51,260.55)
  fme_op/buffer_a_inferior/U31/Z (OA22D0BWP)                                 0.090                          0.095      1.282 r    (45.21,260.54)
  fme_op/buffer_a_inferior/out_5[8] (net)       9        0.008                                              0.000      1.282 r    [0.00,0.01]
  fme_op/buffer_a_inferior/out_5[8] (buffer_ah_DATA_WIDTH8_4)                                               0.000      1.282 r    (netlink)
  fme_op/out_a_inf_5[8] (net)                            0.008                                              0.000      1.282 r    [0.00,0.01]
  fme_op/U365/A1 (IAO21D1BWP)                                      0.000     0.090     0.000                0.000 *    1.282 r    (44.28,272.13)
  fme_op/U365/ZN (IAO21D1BWP)                                                0.208                          0.144      1.426 r    (45.01,272.18)
  fme_op/out_5[0] (net)                         1        0.020                                              0.000      1.426 r    [0.00,0.02]
  fme_op/out_5[0] (fme_operativo_DATA_WIDTH8)                                                               0.000      1.426 r    (netlink)
  out_5[0] (net)                                         0.020                                              0.000      1.426 r    [0.00,0.02]
  out_5[0] (out)                                                   0.000     0.208     0.000                0.001 *    1.428 r    ( 0.04,272.93)
  data arrival time                                                                                                    1.428

  clock CLOCK (rise edge)                                                                                   5.295      5.295
  clock network delay (ideal)                                                                               0.371      5.666
  clock uncertainty                                                                                        -0.530      5.136
  output external delay                                                                                    -3.177      1.959
  data required time                                                                                                   1.959
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.959
  data arrival time                                                                                                   -1.428
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.531


1
