Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 17:00:41 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.054        0.000                      0                10800        0.035        0.000                      0                10800        0.264        0.000                       0                  4271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.624        0.000                      0                    7        0.185        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.054        0.000                      0                10779        0.035        0.000                      0                10779        3.750        0.000                       0                  4168  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.240%)  route 0.838ns (64.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     7.022 r  FDCE/Q
                         net (fo=1, routed)           0.838     7.860    soc_builder_basesoc_reset0
    SLICE_X36Y25         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.047    16.484    FDCE_1
  -------------------------------------------------------------------
                         required time                         16.484    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.400%)  route 0.645ns (58.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     7.022 r  FDCE_2/Q
                         net (fo=1, routed)           0.645     7.668    soc_builder_basesoc_reset2
    SLICE_X36Y25         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.093    16.438    FDCE_3
  -------------------------------------------------------------------
                         required time                         16.438    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.419ns (51.979%)  route 0.387ns (48.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.419     6.985 r  FDCE_5/Q
                         net (fo=1, routed)           0.387     7.373    soc_builder_basesoc_reset5
    SLICE_X36Y25         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.215    16.316    FDCE_6
  -------------------------------------------------------------------
                         required time                         16.316    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.419ns (55.399%)  route 0.337ns (44.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.419     6.985 r  FDCE_6/Q
                         net (fo=1, routed)           0.337     7.323    soc_builder_basesoc_reset6
    SLICE_X36Y25         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.213    16.318    FDCE_7
  -------------------------------------------------------------------
                         required time                         16.318    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  8.995    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.456ns (56.323%)  route 0.354ns (43.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     7.022 r  FDCE_3/Q
                         net (fo=1, routed)           0.354     7.376    soc_builder_basesoc_reset3
    SLICE_X36Y25         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.092    16.439    FDCE_4
  -------------------------------------------------------------------
                         required time                         16.439    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.112ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.456ns (57.661%)  route 0.335ns (42.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     7.022 r  FDCE_4/Q
                         net (fo=1, routed)           0.335     7.357    soc_builder_basesoc_reset4
    SLICE_X36Y25         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.062    16.469    FDCE_5
  -------------------------------------------------------------------
                         required time                         16.469    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  9.112    

Slack (MET) :             9.116ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.419ns (72.143%)  route 0.162ns (27.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.969 - 10.000 ) 
    Source Clock Delay      (SCD):    6.566ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           1.393     6.566    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.419     6.985 r  FDCE_1/Q
                         net (fo=1, routed)           0.162     7.147    soc_builder_basesoc_reset1
    SLICE_X36Y25         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           1.187    15.969    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.598    16.566    
                         clock uncertainty           -0.035    16.531    
    SLICE_X36Y25         FDCE (Setup_fdce_C_D)       -0.268    16.263    FDCE_2
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  9.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     2.511 r  FDCE_4/Q
                         net (fo=1, routed)           0.115     2.626    soc_builder_basesoc_reset4
    SLICE_X36Y25         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.071     2.441    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.128     2.498 r  FDCE_1/Q
                         net (fo=1, routed)           0.061     2.559    soc_builder_basesoc_reset1
    SLICE_X36Y25         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)        -0.007     2.363    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     2.511 r  FDCE_3/Q
                         net (fo=1, routed)           0.123     2.634    soc_builder_basesoc_reset3
    SLICE_X36Y25         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.047     2.417    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.128     2.498 r  FDCE_6/Q
                         net (fo=1, routed)           0.116     2.615    soc_builder_basesoc_reset6
    SLICE_X36Y25         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.025     2.395    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.128     2.498 r  FDCE_5/Q
                         net (fo=1, routed)           0.124     2.623    soc_builder_basesoc_reset5
    SLICE_X36Y25         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.023     2.393    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.757%)  route 0.289ns (67.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     2.511 r  FDCE_2/Q
                         net (fo=1, routed)           0.289     2.801    soc_builder_basesoc_reset2
    SLICE_X36Y25         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.047     2.417    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.455%)  route 0.322ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.594     2.370    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     2.511 r  FDCE/Q
                         net (fo=1, routed)           0.322     2.833    soc_builder_basesoc_reset0
    SLICE_X36Y25         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.688     2.869    soc_crg_clkin
    SLICE_X36Y25         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.498     2.370    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.075     2.445    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X36Y25    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_5/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_6/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_5/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X36Y25    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 4.289ns (46.114%)  route 5.012ns (53.886%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 18.660 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.322    13.946    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.259 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_throw2BytesLatch_i_1/O
                         net (fo=29, routed)          0.709    14.967    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_throw2BytesPatched
    SLICE_X50Y47         LUT5 (Prop_lut5_I1_O)        0.124    15.091 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]_i_2/O
                         net (fo=11, routed)          0.641    15.732    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]_i_2_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.124    15.856 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]_i_5/O
                         net (fo=15, routed)          0.490    16.346    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]_i_5_n_0
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    16.470 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]_i_4/O
                         net (fo=3, routed)           0.845    17.316    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]_i_4_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.440 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]_i_2/O
                         net (fo=2, routed)           0.437    17.877    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    18.001 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           0.647    18.649    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.495    18.660    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.666    19.326    
                         clock uncertainty           -0.057    19.269    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.703    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 4.289ns (47.099%)  route 4.817ns (52.901%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 18.648 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.322    13.946    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.259 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_throw2BytesLatch_i_1/O
                         net (fo=29, routed)          0.709    14.967    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_throw2BytesPatched
    SLICE_X50Y47         LUT5 (Prop_lut5_I1_O)        0.124    15.091 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]_i_2/O
                         net (fo=11, routed)          0.641    15.732    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]_i_2_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.124    15.856 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]_i_5/O
                         net (fo=15, routed)          0.882    16.738    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]_i_5_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    16.862 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]_i_4/O
                         net (fo=1, routed)           0.302    17.164    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]_i_4_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.288 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]_i_2/O
                         net (fo=2, routed)           0.468    17.756    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]_i_2_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I3_O)        0.124    17.880 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.574    18.454    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X1Y20         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.483    18.648    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y20         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.569    19.217    
                         clock uncertainty           -0.057    19.161    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.595    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -18.454    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 4.289ns (47.045%)  route 4.828ns (52.955%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 18.660 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.325    13.949    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.262 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidLatch_i_1/O
                         net (fo=48, routed)          0.692    14.954    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidPatched
    SLICE_X51Y46         LUT5 (Prop_lut5_I1_O)        0.124    15.078 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]_i_5/O
                         net (fo=7, routed)           0.614    15.692    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]_i_5_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.124    15.816 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]_i_6/O
                         net (fo=8, routed)           0.720    16.537    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]_i_6_n_0
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.124    16.661 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]_i_8/O
                         net (fo=6, routed)           0.482    17.142    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]_i_8_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    17.266 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]_i_6/O
                         net (fo=2, routed)           0.479    17.746    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]_i_6_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    17.870 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           0.595    18.465    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.495    18.660    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.666    19.326    
                         clock uncertainty           -0.057    19.269    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.703    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 4.393ns (48.917%)  route 4.587ns (51.083%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 18.648 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.325    13.949    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.262 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidLatch_i_1/O
                         net (fo=48, routed)          0.791    15.053    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidPatched
    SLICE_X49Y46         LUT5 (Prop_lut5_I3_O)        0.124    15.177 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4/O
                         net (fo=40, routed)          0.829    16.006    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4_n_0
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.150    16.156 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]_i_4/O
                         net (fo=5, routed)           0.686    16.842    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]_i_4_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.326    17.168 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]_i_3/O
                         net (fo=2, routed)           0.460    17.628    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]_i_3_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.752 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.576    18.328    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X1Y20         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.483    18.648    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y20         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.569    19.217    
                         clock uncertainty           -0.057    19.161    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.595    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -18.328    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 4.289ns (47.853%)  route 4.674ns (52.147%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 18.648 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.325    13.949    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.262 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidLatch_i_1/O
                         net (fo=48, routed)          0.791    15.053    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidPatched
    SLICE_X49Y46         LUT5 (Prop_lut5_I3_O)        0.124    15.177 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4/O
                         net (fo=40, routed)          0.492    15.669    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4_n_0
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.124    15.793 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]_i_3/O
                         net (fo=40, routed)          0.904    16.697    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]_i_3_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    16.821 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]_i_5/O
                         net (fo=1, routed)           0.162    16.983    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]_i_5_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.107 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]_i_3/O
                         net (fo=2, routed)           0.629    17.735    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]_i_3_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    17.859 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           0.452    18.311    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X1Y20         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.483    18.648    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y20         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.569    19.217    
                         clock uncertainty           -0.057    19.161    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.595    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -18.311    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.852ns (32.546%)  route 5.911ns (67.454%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.610ns = ( 18.610 - 10.000 ) 
    Source Clock Delay      (SCD):    9.297ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.563     9.297    sys_clk
    SLICE_X44Y12         FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     9.753 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.144    10.898    p_0_in10_in[9]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.022 r  soc_builder_basesoc_bankmachine1_state[1]_i_6/O
                         net (fo=1, routed)           0.000    11.022    soc_builder_basesoc_bankmachine1_state[1]_i_6_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.423 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.423    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.694 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.795    12.489    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X37Y9          LUT5 (Prop_lut5_I2_O)        0.373    12.862 f  soc_basesoc_sdram_trrdcon_count_i_22/O
                         net (fo=2, routed)           0.643    13.505    soc_basesoc_sdram_trrdcon_count_i_22_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.124    13.629 f  soc_basesoc_sdram_trrdcon_count_i_12/O
                         net (fo=1, routed)           0.661    14.290    soc_basesoc_sdram_trrdcon_count_i_12_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I1_O)        0.124    14.414 r  soc_basesoc_sdram_trrdcon_count_i_7/O
                         net (fo=1, routed)           0.000    14.414    soc_basesoc_sdram_trrdcon_count_i_7_n_0
    SLICE_X38Y4          MUXF7 (Prop_muxf7_I0_O)      0.209    14.623 r  soc_basesoc_sdram_trrdcon_count_reg_i_3/O
                         net (fo=11, routed)          0.625    15.249    soc_basesoc_sdram_trrdcon_count_reg_i_3_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I1_O)        0.290    15.539 r  soc_basesoc_sdram_trrdcon_count_i_4/O
                         net (fo=40, routed)          0.981    16.520    soc_basesoc_sdram_trrdcon_count_i_4_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I1_O)        0.331    16.851 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=5, routed)           0.670    17.521    soc_basesoc_sdram_bankmachine6_twtpcon_valid
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.149    17.670 r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.390    18.060    soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.445    18.610    sys_clk
    SLICE_X30Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg/C
                         clock pessimism              0.577    19.187    
                         clock uncertainty           -0.057    19.131    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.732    18.399    soc_basesoc_sdram_bankmachine6_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 4.289ns (47.567%)  route 4.728ns (52.433%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 18.660 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.322    13.946    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.259 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_throw2BytesLatch_i_1/O
                         net (fo=29, routed)          0.709    14.967    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_throw2BytesPatched
    SLICE_X50Y47         LUT5 (Prop_lut5_I1_O)        0.124    15.091 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]_i_2/O
                         net (fo=11, routed)          0.641    15.732    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]_i_2_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I0_O)        0.124    15.856 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]_i_5/O
                         net (fo=15, routed)          0.385    16.241    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]_i_5_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I2_O)        0.124    16.365 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]_i_3/O
                         net (fo=5, routed)           0.550    16.914    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]_i_3_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I3_O)        0.124    17.038 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]_i_2/O
                         net (fo=2, routed)           0.603    17.641    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.765 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, routed)           0.599    18.365    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.495    18.660    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.666    19.326    
                         clock uncertainty           -0.057    19.269    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.703    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 4.393ns (48.969%)  route 4.578ns (51.031%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 18.660 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.325    13.949    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.262 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidLatch_i_1/O
                         net (fo=48, routed)          0.791    15.053    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidPatched
    SLICE_X49Y46         LUT5 (Prop_lut5_I3_O)        0.124    15.177 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4/O
                         net (fo=40, routed)          0.829    16.006    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4_n_0
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.150    16.156 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]_i_4/O
                         net (fo=5, routed)           0.772    16.928    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.326    17.254 f  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_46/O
                         net (fo=1, routed)           0.302    17.556    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_46_n_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.124    17.680 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           0.638    18.319    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.495    18.660    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.666    19.326    
                         clock uncertainty           -0.057    19.269    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.703    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 4.361ns (48.625%)  route 4.608ns (51.375%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 18.660 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.614     9.348    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_1
    RAMB18_X1Y18         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    11.802 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DOADO[5]
                         net (fo=1, routed)           0.920    12.722    VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[3]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9/O
                         net (fo=1, routed)           0.000    12.846    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_9_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.396 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.396    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.624 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_i_2/CO[2]
                         net (fo=10, routed)          0.325    13.949    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.313    14.262 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidLatch_i_1/O
                         net (fo=48, routed)          0.791    15.053    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_decompressor_bufferValidPatched
    SLICE_X49Y46         LUT5 (Prop_lut5_I3_O)        0.124    15.177 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4/O
                         net (fo=40, routed)          0.492    15.669    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]_i_4_n_0
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.124    15.793 f  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]_i_3/O
                         net (fo=40, routed)          0.757    16.550    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]_i_3_n_0
    SLICE_X48Y42         LUT4 (Prop_lut4_I3_O)        0.118    16.668 r  VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]_i_2/O
                         net (fo=2, routed)           0.734    17.402    VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.326    17.728 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           0.589    18.317    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.495    18.660    VexRiscv/stageB_flusher_counter_reg[7]_inv
    RAMB18_X1Y19         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.666    19.326    
                         clock uncertainty           -0.057    19.269    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.703    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                         -18.317    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.877ns (31.492%)  route 6.259ns (68.508%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.680ns = ( 18.680 - 10.000 ) 
    Source Clock Delay      (SCD):    9.297ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG/O
                         net (fo=4166, routed)        1.563     9.297    sys_clk
    SLICE_X44Y12         FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     9.753 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.144    10.898    p_0_in10_in[9]
    SLICE_X43Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.022 r  soc_builder_basesoc_bankmachine1_state[1]_i_6/O
                         net (fo=1, routed)           0.000    11.022    soc_builder_basesoc_bankmachine1_state[1]_i_6_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.423 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.423    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.694 f  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.795    12.489    soc_basesoc_sdram_bankmachine1_row_hit
    SLICE_X37Y9          LUT5 (Prop_lut5_I2_O)        0.373    12.862 r  soc_basesoc_sdram_trrdcon_count_i_22/O
                         net (fo=2, routed)           0.573    13.435    soc_basesoc_sdram_trrdcon_count_i_22_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.559 r  soc_basesoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=10, routed)          0.609    14.168    soc_basesoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I3_O)        0.124    14.292 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    14.292    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209    14.501 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=11, routed)          0.492    14.993    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I5_O)        0.297    15.290 f  soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=48, routed)          1.403    16.694    soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.150    16.844 r  soc_basesoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=10, routed)          0.709    17.553    soc_basesoc_sdram_twtrcon_valid
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.348    17.901 r  soc_basesoc_sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.532    18.433    soc_basesoc_sdram_twtrcon_ready_i_1_n_0
    SLICE_X58Y11         FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915    14.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100    14.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    15.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.498 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.074    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  BUFG/O
                         net (fo=4166, routed)        1.515    18.680    sys_clk
    SLICE_X58Y11         FDRE                                         r  soc_basesoc_sdram_twtrcon_ready_reg/C
                         clock pessimism              0.649    19.329    
                         clock uncertainty           -0.057    19.273    
    SLICE_X58Y11         FDRE (Setup_fdre_C_R)       -0.429    18.844    soc_basesoc_sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                         -18.433    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.014ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.562     3.250    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     3.391 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.217     3.609    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X42Y7          RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.832     4.014    storage_2_reg_0_7_6_11/WCLK
    SLICE_X42Y7          RAMS32                                       r  storage_2_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.751     3.263    
    SLICE_X42Y7          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.573    storage_2_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.556     3.244    sys_clk
    SLICE_X39Y18         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     3.385 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     3.615    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y18         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.823     4.005    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y18         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.748     3.257    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.567    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG/O
                         net (fo=4166, routed)        0.556     3.244    sys_clk
    SLICE_X39Y18         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     3.385 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     3.615    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X38Y18         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG/O
                         net (fo=4166, routed)        0.823     4.005    storage_1_reg_0_15_6_9/WCLK
    SLICE_X38Y18         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.748     3.257    
    SLICE_X38Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.567    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13    VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18    VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18    VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y13    storage_3_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13    storage_3_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13    storage_3_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6     storage_4_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4     storage_4_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y4     storage_4_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.669ns
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.354    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.518     9.872 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.062    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y23         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     6.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     6.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633     7.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.165 r  BUFG_4/O
                         net (fo=8, routed)           1.504    10.669    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.685    11.354    
                         clock uncertainty           -0.053    11.302    
    SLICE_X64Y23         FDPE (Setup_fdpe_C_D)       -0.016    11.286    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     9.870 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.752    soc_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.876 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.066    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    14.131    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     9.870 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.752    soc_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.876 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.066    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    14.131    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     9.870 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.752    soc_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.876 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.066    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    14.131    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     9.870 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    10.752    soc_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.876 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.066    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    14.131    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.773ns (40.923%)  route 1.116ns (59.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     9.830 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116    10.946    soc_crg_reset_counter[1]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.295    11.241 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.241    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.081    14.381    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.795ns (41.430%)  route 1.124ns (58.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     9.830 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.124    10.954    soc_crg_reset_counter[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.317    11.271 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.271    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.118    14.418    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.801ns (41.786%)  route 1.116ns (58.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     9.830 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116    10.946    soc_crg_reset_counter[1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.323    11.269 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.269    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.685    14.352    
                         clock uncertainty           -0.053    14.300    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.118    14.418    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.472%)  route 0.927ns (54.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.352ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.352    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     9.830 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.927    10.757    soc_crg_reset_counter[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.295    11.052 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.052    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X65Y24         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.663    14.330    
                         clock uncertainty           -0.053    14.278    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.029    14.307    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.667ns = ( 13.667 - 5.000 ) 
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.133     5.050    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.124     5.174 r  clk100_inst/O
                         net (fo=9, routed)           0.721     5.895    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     5.983 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     7.638    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.734 r  BUFG_4/O
                         net (fo=8, routed)           1.620     9.354    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.478     9.832 r  FDPE_9/Q
                         net (fo=5, routed)           0.352    10.184    idelay_rst
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.915     9.682    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.100     9.782 r  clk100_inst/O
                         net (fo=9, routed)           0.633    10.415    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.498 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.074    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.165 r  BUFG_4/O
                         net (fo=8, routed)           1.502    13.667    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.663    14.330    
                         clock uncertainty           -0.053    14.278    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    13.583    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  3.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.271    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.164     3.435 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.491    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y23         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.851     4.033    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.762     3.271    
    SLICE_X64Y23         FDPE (Hold_fdpe_C_D)         0.060     3.331    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.270    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.434 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.551    soc_crg_reset_counter[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     3.596 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.596    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X65Y24         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.749     3.283    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     3.374    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.270    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.434 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.608    soc_crg_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.048     3.656 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.656    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.762     3.270    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     3.401    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.270    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.434 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.608    soc_crg_reset_counter[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I2_O)        0.045     3.653 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.653    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.762     3.270    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     3.391    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.270    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.434 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.632    soc_crg_reset_counter[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.043     3.675 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.675    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.762     3.270    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     3.401    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.762ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.270    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     3.434 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.632    soc_crg_reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     3.677 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.677    soc_crg_reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.762     3.270    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.120     3.390    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.271    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.419 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.547    idelay_rst
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.749     3.283    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     3.239    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.271    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.419 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.547    idelay_rst
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.749     3.283    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     3.239    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.271    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.419 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.547    idelay_rst
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.749     3.283    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     3.239    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.755     1.732    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  clk100_inst/O
                         net (fo=9, routed)           0.335     2.112    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.162 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.662    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.688 r  BUFG_4/O
                         net (fo=8, routed)           0.583     3.271    idelay_clk
    SLICE_X64Y23         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.148     3.419 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.547    idelay_rst
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.061     2.125    clk100_IBUF_BUFG
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.056     2.181 r  clk100_inst/O
                         net (fo=9, routed)           0.374     2.555    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.608 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.153    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.182 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.032    idelay_clk
    SLICE_X64Y24         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.749     3.283    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     3.239    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y23     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y23     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.116 (r) | FAST    |     2.309 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.775 (r) | FAST    |     6.402 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.627 (r) | FAST    |     8.000 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.555 (f) | FAST    |     8.000 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.625 (r) | FAST    |     7.997 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.553 (f) | FAST    |     7.997 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.637 (r) | FAST    |     8.010 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.565 (f) | FAST    |     8.010 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.638 (r) | FAST    |     8.009 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.566 (f) | FAST    |     8.009 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.626 (r) | FAST    |     7.999 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.554 (f) | FAST    |     7.999 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.655 (r) | FAST    |     8.026 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.583 (f) | FAST    |     8.026 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.655 (r) | FAST    |     8.026 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.583 (f) | FAST    |     8.026 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.627 (r) | FAST    |     8.000 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.555 (f) | FAST    |     8.000 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.633 (r) | FAST    |     7.999 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.561 (f) | FAST    |     7.999 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.629 (r) | FAST    |     7.993 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.557 (f) | FAST    |     7.993 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.630 (r) | FAST    |     8.000 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.558 (f) | FAST    |     8.000 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.630 (r) | FAST    |     7.996 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.558 (f) | FAST    |     7.996 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.616 (r) | FAST    |     7.986 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.544 (f) | FAST    |     7.986 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.615 (r) | FAST    |     7.981 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.543 (f) | FAST    |     7.981 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.631 (r) | FAST    |     8.001 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.559 (f) | FAST    |     8.001 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.621 (r) | FAST    |     7.986 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.549 (f) | FAST    |     7.986 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.925 (r) | SLOW    |      5.471 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.226 (r) | SLOW    |      5.599 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.077 (r) | SLOW    |      5.531 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.170 (r) | SLOW    |      5.125 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     16.632 (r) | SLOW    |      5.346 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     16.329 (r) | SLOW    |      5.183 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.469 (r) | SLOW    |      5.238 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.482 (r) | SLOW    |      5.280 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.431 (r) | SLOW    |      4.800 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     14.817 (r) | SLOW    |      4.531 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.575 (r) | SLOW    |      4.875 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.282 (r) | SLOW    |      4.746 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     15.876 (r) | SLOW    |      5.020 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.108 (r) | SLOW    |      4.667 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.726 (r) | SLOW    |      4.939 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.120 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.359 (r) | SLOW    |      4.720 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.969 (r) | SLOW    |      4.564 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.360 (r) | SLOW    |      4.722 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.970 (r) | SLOW    |      4.566 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     16.428 (r) | SLOW    |      5.450 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     18.695 (r) | SLOW    |      6.260 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.198 (r) | SLOW    |      6.110 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.004 (r) | SLOW    |      6.268 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.256 (r) | SLOW    |      6.048 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     11.535 (r) | SLOW    |      3.839 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     11.545 (r) | SLOW    |      3.845 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     11.546 (r) | SLOW    |      3.848 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     11.551 (r) | SLOW    |      3.852 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     11.541 (r) | SLOW    |      3.840 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     11.539 (r) | SLOW    |      3.837 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     11.553 (r) | SLOW    |      3.852 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     11.522 (r) | SLOW    |      3.820 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     11.537 (r) | SLOW    |      3.834 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     11.558 (r) | SLOW    |      3.857 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     11.531 (r) | SLOW    |      3.830 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     11.523 (r) | SLOW    |      3.820 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     11.538 (r) | SLOW    |      3.835 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     11.539 (r) | SLOW    |      3.837 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     11.555 (r) | SLOW    |      3.856 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     11.535 (r) | SLOW    |      3.840 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     11.539 (r) | SLOW    |      3.844 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     11.546 (r) | SLOW    |      3.847 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     11.523 (r) | SLOW    |      3.829 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     11.603 (r) | SLOW    |      3.822 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     11.609 (r) | SLOW    |      3.828 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     11.523 (r) | SLOW    |      3.829 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     11.545 (r) | SLOW    |      3.842 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     11.555 (r) | SLOW    |      3.854 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.451 (r) | SLOW    |      3.534 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.451 (r) | SLOW    |      3.537 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.452 (r) | SLOW    |      3.526 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.449 (r) | SLOW    |      3.522 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.450 (r) | SLOW    |      3.533 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.449 (r) | SLOW    |      3.505 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.449 (r) | SLOW    |      3.505 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.450 (r) | SLOW    |      3.532 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.438 (r) | SLOW    |      3.516 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.435 (r) | SLOW    |      3.516 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.445 (r) | SLOW    |      3.525 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.438 (r) | SLOW    |      3.519 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.446 (r) | SLOW    |      3.539 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.437 (r) | SLOW    |      3.532 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.445 (r) | SLOW    |      3.524 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.437 (r) | SLOW    |      3.527 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     11.527 (r) | SLOW    |      3.826 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     11.532 (r) | SLOW    |      3.837 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     11.525 (r) | SLOW    |      3.822 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     11.516 (r) | SLOW    |      3.814 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.074 (r) | SLOW    |      4.148 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.067 (r) | SLOW    |      4.152 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.075 (r) | SLOW    |      4.150 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.068 (r) | SLOW    |      4.154 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.946 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.483 ns
Ideal Clock Offset to Actual Clock: 5.284 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.627 (r) | FAST    |   8.000 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.555 (f) | FAST    |   8.000 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.625 (r) | FAST    |   7.997 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.553 (f) | FAST    |   7.997 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.637 (r) | FAST    |   8.010 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.565 (f) | FAST    |   8.010 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.638 (r) | FAST    |   8.009 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.566 (f) | FAST    |   8.009 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.626 (r) | FAST    |   7.999 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.554 (f) | FAST    |   7.999 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.655 (r) | FAST    |   8.026 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.583 (f) | FAST    |   8.026 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.655 (r) | FAST    |   8.026 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.583 (f) | FAST    |   8.026 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.627 (r) | FAST    |   8.000 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.555 (f) | FAST    |   8.000 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.633 (r) | FAST    |   7.999 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.561 (f) | FAST    |   7.999 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.629 (r) | FAST    |   7.993 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.557 (f) | FAST    |   7.993 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.630 (r) | FAST    |   8.000 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.558 (f) | FAST    |   8.000 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.630 (r) | FAST    |   7.996 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.558 (f) | FAST    |   7.996 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.616 (r) | FAST    |   7.986 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.544 (f) | FAST    |   7.986 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.615 (r) | FAST    |   7.981 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.543 (f) | FAST    |   7.981 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.631 (r) | FAST    |   8.001 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.559 (f) | FAST    |   8.001 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.621 (r) | FAST    |   7.986 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.549 (f) | FAST    |   7.986 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.543 (f) | FAST    |   8.026 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   11.535 (r) | SLOW    |   3.839 (r) | FAST    |    0.019 |
ddram_a[1]         |   11.545 (r) | SLOW    |   3.845 (r) | FAST    |    0.025 |
ddram_a[2]         |   11.546 (r) | SLOW    |   3.848 (r) | FAST    |    0.028 |
ddram_a[3]         |   11.551 (r) | SLOW    |   3.852 (r) | FAST    |    0.032 |
ddram_a[4]         |   11.541 (r) | SLOW    |   3.840 (r) | FAST    |    0.020 |
ddram_a[5]         |   11.539 (r) | SLOW    |   3.837 (r) | FAST    |    0.017 |
ddram_a[6]         |   11.553 (r) | SLOW    |   3.852 (r) | FAST    |    0.032 |
ddram_a[7]         |   11.522 (r) | SLOW    |   3.820 (r) | FAST    |    0.000 |
ddram_a[8]         |   11.537 (r) | SLOW    |   3.834 (r) | FAST    |    0.014 |
ddram_a[9]         |   11.558 (r) | SLOW    |   3.857 (r) | FAST    |    0.037 |
ddram_a[10]        |   11.531 (r) | SLOW    |   3.830 (r) | FAST    |    0.010 |
ddram_a[11]        |   11.523 (r) | SLOW    |   3.820 (r) | FAST    |    0.000 |
ddram_a[12]        |   11.538 (r) | SLOW    |   3.835 (r) | FAST    |    0.015 |
ddram_a[13]        |   11.539 (r) | SLOW    |   3.837 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.558 (r) | SLOW    |   3.820 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   11.555 (r) | SLOW    |   3.856 (r) | FAST    |    0.020 |
ddram_ba[1]        |   11.535 (r) | SLOW    |   3.840 (r) | FAST    |    0.000 |
ddram_ba[2]        |   11.539 (r) | SLOW    |   3.844 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.555 (r) | SLOW    |   3.840 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   11.545 (r) | SLOW    |   3.842 (r) | FAST    |    0.000 |
ddram_dm[1]        |   11.555 (r) | SLOW    |   3.854 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.555 (r) | SLOW    |   3.842 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.409 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.925 (r) | SLOW    |   3.534 (r) | FAST    |    2.108 |
ddram_dq[1]        |   17.226 (r) | SLOW    |   3.537 (r) | FAST    |    2.409 |
ddram_dq[2]        |   17.077 (r) | SLOW    |   3.526 (r) | FAST    |    2.260 |
ddram_dq[3]        |   16.170 (r) | SLOW    |   3.522 (r) | FAST    |    1.353 |
ddram_dq[4]        |   16.632 (r) | SLOW    |   3.533 (r) | FAST    |    1.815 |
ddram_dq[5]        |   16.329 (r) | SLOW    |   3.505 (r) | FAST    |    1.512 |
ddram_dq[6]        |   16.469 (r) | SLOW    |   3.505 (r) | FAST    |    1.653 |
ddram_dq[7]        |   16.482 (r) | SLOW    |   3.532 (r) | FAST    |    1.665 |
ddram_dq[8]        |   15.431 (r) | SLOW    |   3.516 (r) | FAST    |    0.615 |
ddram_dq[9]        |   14.817 (r) | SLOW    |   3.516 (r) | FAST    |    0.012 |
ddram_dq[10]       |   15.575 (r) | SLOW    |   3.525 (r) | FAST    |    0.759 |
ddram_dq[11]       |   15.282 (r) | SLOW    |   3.519 (r) | FAST    |    0.466 |
ddram_dq[12]       |   15.876 (r) | SLOW    |   3.539 (r) | FAST    |    1.059 |
ddram_dq[13]       |   15.108 (r) | SLOW    |   3.532 (r) | FAST    |    0.291 |
ddram_dq[14]       |   15.726 (r) | SLOW    |   3.524 (r) | FAST    |    0.910 |
ddram_dq[15]       |   15.120 (r) | SLOW    |   3.527 (r) | FAST    |    0.303 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.226 (r) | SLOW    |   3.505 (r) | FAST    |    2.409 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.390 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.359 (r) | SLOW    |   4.148 (r) | FAST    |    0.389 |
ddram_dqs_n[1]     |   14.969 (r) | SLOW    |   4.152 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.360 (r) | SLOW    |   4.150 (r) | FAST    |    0.390 |
ddram_dqs_p[1]     |   14.970 (r) | SLOW    |   4.154 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.360 (r) | SLOW    |   4.148 (r) | FAST    |    0.390 |
-------------------+--------------+---------+-------------+---------+----------+




