$date
	Thu Aug  7 06:23:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sync_counter_tb $end
$var wire 4 ! A [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 $ A [3:0] $end
$scope module T1 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 & Q $end
$upscope $end
$scope module T2 $end
$var wire 1 ' T $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ( Q $end
$upscope $end
$scope module T3 $end
$var wire 1 ) T $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 * Q $end
$upscope $end
$scope module T4 $end
$var wire 1 + T $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
1%
b0 $
0#
0"
b0 !
$end
#5
1'
b1 !
b1 $
1&
1#
1"
#10
0"
#15
0'
0&
b10 !
b10 $
1(
1"
#20
0"
#25
1)
1'
b11 !
b11 $
1&
1"
#30
0"
#35
0)
0+
0'
0&
0(
b100 !
b100 $
1*
1"
#40
0"
#45
1'
b101 !
b101 $
1&
1"
#50
0"
#55
0'
0&
b110 !
b110 $
1(
1"
#60
0"
#65
1+
1)
1'
b111 !
b111 $
1&
1"
#70
0"
#75
0)
0+
0'
0&
0(
0*
b1000 !
b1000 $
1,
1"
#80
0"
#85
1'
b1001 !
b1001 $
1&
1"
#90
0"
#95
0'
0&
b1010 !
b1010 $
1(
1"
#100
0"
#105
1)
1'
b1011 !
b1011 $
1&
1"
#110
0"
#115
0)
0+
0'
0&
0(
b1100 !
b1100 $
1*
1"
#120
0"
#125
1'
b1101 !
b1101 $
1&
1"
#130
0"
#135
0'
0&
b1110 !
b1110 $
1(
1"
#140
0"
#145
1+
1)
1'
b1111 !
b1111 $
1&
1"
#150
0"
#155
0)
0+
0'
0&
0(
0*
b0 !
b0 $
0,
1"
#160
0"
#165
1'
b1 !
b1 $
1&
1"
#170
0"
#175
0'
0&
b10 !
b10 $
1(
1"
#180
0"
#185
1)
1'
b11 !
b11 $
1&
1"
#190
0"
#195
0)
0+
0'
0&
0(
b100 !
b100 $
1*
1"
#200
0"
