/*
 * Copyright(c) 2006 DENX Engineering. All rights reserved.
 *
 * Author: Yuri Tikhonov <yur@emcraft.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the Free
 * Software Foundation; either version 2 of the License, or (at your option)
 * any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc., 59
 * Temple Place - Suite 330, Boston, MA  02111-1307, USA.
 *
 * The full GNU General Public License is included in this distribution in the
 * file called COPYING.
 */

/*
 *  This driver supports the asynchrounous DMA copy and RAID engines available
 * on the AMCC PPC440SPe Processors.
 *  Based on the Intel Xscale(R) family of I/O Processors (IOP 32x, 33x, 134x)
 * ADMA driver written by D.Williams.
 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/async_tx.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/spinlock.h>
#include <linux/interrupt.h>
#include <linux/platform_device.h>
#include <linux/uaccess.h>
#include <linux/proc_fs.h>
#include <asm/ppc440spe_adma.h>

/* This flag is set when want to refetch the xor chain in the interrupt
 *	handler
 */
static u32 do_xor_refetch = 0;

/* Pointers to last submitted to DMA0, DMA1 CDBs */
static ppc440spe_desc_t *chan_last_sub[3];
static ppc440spe_desc_t *chan_first_cdb[3];

/* Pointer to last linked and submitted xor CB */
static ppc440spe_desc_t *xor_last_linked = NULL;
static ppc440spe_desc_t *xor_last_submit = NULL;

/* This array is used in data-check operations for storing a pattern */
static char ppc440spe_qword[16];

/* Since RXOR operations use the common register (MQ0_CF2H) for setting-up
 * the block size in transactions, then we do not allow to activate more than
 * only one RXOR transactions simultaneously. So use this var to store
 * the information about is RXOR currently active (PPC440SPE_RXOR_RUN bit is
 * set) or not (PPC440SPE_RXOR_RUN is clear).
 */
static unsigned long ppc440spe_rxor_state;

/* /proc interface is used here to enable the h/w RAID-6 capabilities
 */
static struct proc_dir_entry *ppc440spe_proot;

/* These are used in enable & check routines
 */
static u32 ppc440spe_r6_enabled;
static ppc440spe_ch_t *ppc440spe_r6_tchan;
static struct completion ppc440spe_r6_test_comp;

static void ppc440spe_adma_pqzero_sum_set_src(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx,
		int index);
static void ppc440spe_adma_pqxor_set_src(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx,
		int index);

static int ppc440spe_adma_dma2rxor_prep_src (ppc440spe_desc_t *desc,
		ppc440spe_rxor_cursor_t *cursor, int index,
		int src_cnt, u32 addr);
static void ppc440spe_adma_dma2rxor_set_src (ppc440spe_desc_t *desc,
		int index, dma_addr_t addr);
static void ppc440spe_adma_dma2rxor_set_mult (ppc440spe_desc_t *desc,
		int index, u8 mult);


/******************************************************************************
 * Command (Descriptor) Blocks low-level routines
 ******************************************************************************/
/**
 * ppc440spe_desc_init_interrupt - initialize the descriptor for INTERRUPT
 * pseudo operation
 */
static inline void ppc440spe_desc_init_interrupt (ppc440spe_desc_t *desc,
							ppc440spe_ch_t *chan)
{
	xor_cb_t *p;

	switch (chan->device->id) {
	case PPC440SPE_XOR_ID:
		p = desc->hw_desc;
		memset (desc->hw_desc, 0, sizeof(xor_cb_t));
		/* NOP with Command Block Complete Enable */
		p->cbc = XOR_CBCR_CBCE_BIT;
		break;
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		memset (desc->hw_desc, 0, sizeof(dma_cdb_t));
		/* NOP with interrupt */
		set_bit(PPC440SPE_DESC_INT, &desc->flags);
		break;
	default:
		printk(KERN_ERR "Unsupported id %d in %s\n", chan->device->id,
				__FUNCTION__);
		break;
	}
}

/**
 * ppc440spe_desc_init_null_xor - initialize the descriptor for NULL XOR
 * pseudo operation
 */
static inline void ppc440spe_desc_init_null_xor(ppc440spe_desc_t *desc)
{
	memset (desc->hw_desc, 0, sizeof(xor_cb_t));
	desc->hw_next = NULL;
	desc->src_cnt = 0;
	desc->dst_cnt = 1;
}

/**
 * ppc440spe_desc_init_xor - initialize the descriptor for XOR operation
 */
static inline void ppc440spe_desc_init_xor(ppc440spe_desc_t *desc, int src_cnt,
		int int_en)
{
	xor_cb_t *hw_desc = desc->hw_desc;

	memset (desc->hw_desc, 0, sizeof(xor_cb_t));
	desc->hw_next = NULL;
	desc->src_cnt = src_cnt;
	desc->dst_cnt = 1;

	hw_desc->cbc = XOR_CBCR_TGT_BIT | src_cnt;
	if (int_en)
		/* Enable interrupt on complete */
		hw_desc->cbc |= XOR_CBCR_CBCE_BIT;
}

/**
 * ppc440spe_desc_init_pqxor_xor - initialize the descriptor for PQ_XOR
 * operation in DMA2 controller
 */
static inline void ppc440spe_desc_init_dma2rxor(ppc440spe_desc_t *desc,
		int dst_cnt, int src_cnt, int int_en)
{
	xor_cb_t *hw_desc = desc->hw_desc;

	memset (desc->hw_desc, 0, sizeof(xor_cb_t));
	desc->hw_next = NULL;
	desc->src_cnt = src_cnt;
	desc->dst_cnt = dst_cnt;
	memset (desc->reverse_flags, 0, sizeof (desc->reverse_flags));
	desc->descs_per_op = 0;

	hw_desc->cbc = XOR_CBCR_TGT_BIT;
	if (int_en)
		/* Enable interrupt on complete */
		hw_desc->cbc |= XOR_CBCR_CBCE_BIT;
}

/**
 * ppc440spe_desc_init_pqxor - initialize the descriptor for PQ_XOR operation
 */
static inline void ppc440spe_desc_init_pqxor(ppc440spe_desc_t *desc,
		int dst_cnt, int src_cnt, int int_en, unsigned long op)
{
	dma_cdb_t *hw_desc;
	ppc440spe_desc_t *iter;

	/* Common initialization of a PQ descriptors chain */

	set_bits(op, &desc->flags);
	desc->src_cnt = src_cnt;
	desc->dst_cnt = dst_cnt;

	list_for_each_entry(iter, &desc->group_list, chain_node) {
		hw_desc = iter->hw_desc;
		memset (iter->hw_desc, 0, sizeof(dma_cdb_t));

		if (likely(!list_is_last(&iter->chain_node,
				&desc->group_list))) {
			/* set 'next' pointer */
			iter->hw_next = list_entry(iter->chain_node.next,
				ppc440spe_desc_t, chain_node);
			clear_bit(PPC440SPE_DESC_INT, &iter->flags);
		} else {
			/* this is the last descriptor.
			 * this slot will be pasted from ADMA level
			 * each time it wants to configure parameters
			 * of the transaction (src, dst, ...)
			 */
			iter->hw_next = NULL;
			if (int_en)
				set_bit(PPC440SPE_DESC_INT, &iter->flags);
			else
				clear_bit(PPC440SPE_DESC_INT, &iter->flags);
		}
	}

	/* Set OPS depending on WXOR/RXOR type of operation */
	if (!test_bit(PPC440SPE_DESC_RXOR, &desc->flags)) {
		/* This is a WXOR only chain:
		 * - first <dst_cnt> descriptors are for zeroing destinations
		 *	if PPC440SPE_ZERO_DST is set;
		 * - descriptors remained are for GF-XOR operations.
		 */
		list_for_each_entry(iter, &desc->group_list, chain_node) {
			hw_desc = iter->hw_desc;
			if (dst_cnt && test_bit(PPC440SPE_ZERO_DST,
					&desc->flags)) {
				/* MV_SG1_SG2 to zero P or Q if this is
				 * just PQ_XOR operation and MV_SG1_SG2
				 * if only Q has to be calculated
				 */
				hw_desc->opc = DMA_CDB_OPC_MV_SG1_SG2;
				dst_cnt--;
			} else {
				/* MULTICAST if both P and Q are being computed
				 * MV_SG1_SG2 if Q only
				 */
				if (desc->dst_cnt == DMA_DEST_MAX_NUM) {
					hw_desc->opc = DMA_CDB_OPC_MULTICAST;
				} else {
					hw_desc->opc = DMA_CDB_OPC_MV_SG1_SG2;
				}
			}
		}
	} else {
		/* This is either RXOR-only or mixed RXOR/WXOR
		 * The first slot in chain is always RXOR,
		 * the slots remained (if there are) are WXOR
		 */
		list_for_each_entry(iter, &desc->group_list, chain_node) {
			hw_desc = iter->hw_desc;
			/* No DMA_CDB_OPC_MULTICAST option for RXOR */
			hw_desc->opc = DMA_CDB_OPC_MV_SG1_SG2;
		}
	}
}

/**
 * ppc440spe_desc_init_pqzero_sum - initialize the descriptor for PQ_ZERO_SUM
 *	operation
 */
static inline void ppc440spe_desc_init_pqzero_sum(ppc440spe_desc_t *desc,
		int dst_cnt, int src_cnt, int int_en)
{
	dma_cdb_t *hw_desc;
	ppc440spe_desc_t *iter;
	int i = 0;

	/* initialize each descriptor in chain */
	list_for_each_entry(iter, &desc->group_list, chain_node) {
		hw_desc = iter->hw_desc;
		memset (iter->hw_desc, 0, sizeof(dma_cdb_t));

		/* This is a ZERO_SUM operation:
		 * - first <dst_cnt> descriptors are for GF-XOR operations;
		 * - <dst_cnt> descriptors remained are for checking the result.
		 */
		if (i < src_cnt)
			/* MV_SG1_SG2 if only Q is being verified
			 * MULTICAST if both P and Q are being verified
			 */
			hw_desc->opc = (dst_cnt == DMA_DEST_MAX_NUM) ?
				DMA_CDB_OPC_MULTICAST : DMA_CDB_OPC_MV_SG1_SG2;
		else
			/* DMA_CDB_OPC_DCHECK128 operation */
			hw_desc->opc = DMA_CDB_OPC_DCHECK128;

		if (likely(!list_is_last(&iter->chain_node,
				&desc->group_list))) {
			/* set 'next' pointer */
			iter->hw_next = list_entry(iter->chain_node.next,
				ppc440spe_desc_t, chain_node);
		} else {
			/* this is the last descriptor.
		 	 * this slot will be pasted from ADMA level
			 * each time it wants to configure parameters
			 * of the transaction (src, dst, ...)
			 */
			iter->hw_next = NULL;
			/* always enable interrupt generating since we get
			 * the status of pqzero from the handler
			 */
			set_bit(PPC440SPE_DESC_INT, &iter->flags);
		}
		i++;
	}
	desc->src_cnt = src_cnt;
	desc->dst_cnt = dst_cnt;
}

/**
 * ppc440spe_desc_init_memcpy - initialize the descriptor for MEMCPY operation
 */
static inline void ppc440spe_desc_init_memcpy(ppc440spe_desc_t *desc,
		int int_en)
{
	dma_cdb_t *hw_desc = desc->hw_desc;

	memset (desc->hw_desc, 0, sizeof(dma_cdb_t));
	desc->hw_next = NULL;
	desc->src_cnt = 1;
	desc->dst_cnt = 1;

	if (int_en)
		set_bit(PPC440SPE_DESC_INT, &desc->flags);
	else
		clear_bit(PPC440SPE_DESC_INT, &desc->flags);

	hw_desc->opc = DMA_CDB_OPC_MV_SG1_SG2;
}

/**
 * ppc440spe_desc_init_memset - initialize the descriptor for MEMSET operation
 */
static inline void ppc440spe_desc_init_memset(ppc440spe_desc_t *desc, int value,
		int int_en)
{
	dma_cdb_t *hw_desc = desc->hw_desc;

	memset (desc->hw_desc, 0, sizeof(dma_cdb_t));
	desc->hw_next = NULL;
	desc->src_cnt = 1;
	desc->dst_cnt = 1;

	if (int_en)
		set_bit(PPC440SPE_DESC_INT, &desc->flags);
	else
		clear_bit(PPC440SPE_DESC_INT, &desc->flags);

	hw_desc->sg1u = hw_desc->sg1l = cpu_to_le32((u32)value);
	hw_desc->sg3u = hw_desc->sg3l = cpu_to_le32((u32)value);
	hw_desc->opc = DMA_CDB_OPC_DFILL128;
}

/**
 * ppc440spe_desc_set_src_addr - set source address into the descriptor
 */
static inline void ppc440spe_desc_set_src_addr( ppc440spe_desc_t *desc,
					ppc440spe_ch_t *chan, int src_idx,
					dma_addr_t addrh, dma_addr_t addrl)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;
	phys_addr_t addr64, tmplow, tmphi;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		if (!addrh) {
			addr64 = fixup_bigphys_addr(addrl, sizeof(phys_addr_t));
			tmphi = (addr64 >> 32);
			tmplow = (addr64 & 0xFFFFFFFF);
		} else {
			tmphi = addrh;
			tmplow = addrl;
		}
		dma_hw_desc = desc->hw_desc;
		dma_hw_desc->sg1l = cpu_to_le32((u32)tmplow);
		dma_hw_desc->sg1u = cpu_to_le32((u32)tmphi);
		break;
	case PPC440SPE_XOR_ID:
		xor_hw_desc = desc->hw_desc;
		xor_hw_desc->ops[src_idx].l = addrl;
		// FIXME. Dirty hack.
		xor_hw_desc->ops[src_idx].h |= addrh;
		break;
	}
}

/**
 * ppc440spe_desc_set_src_mult - set source address mult into the descriptor
 */
static inline void ppc440spe_desc_set_src_mult( ppc440spe_desc_t *desc,
			ppc440spe_ch_t *chan, u32 mult_index, int sg_index,
			unsigned char mult_value)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;
	u32 *psgu;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		BUG_ON(desc->async_tx.tx_set_src !=
			ppc440spe_adma_pqxor_set_src &&
			desc->async_tx.tx_set_src !=
			ppc440spe_adma_pqzero_sum_set_src);

		dma_hw_desc = desc->hw_desc;

		switch(sg_index){
		/* for RXOR operations set multiplier
		 * into source cued address
		 */
		case DMA_CDB_SG_SRC:
			psgu = &dma_hw_desc->sg1u;
			break;
		/* for WXOR operations set multiplier
		 * into destination cued address(es)
		 */
		case DMA_CDB_SG_DST1:
			psgu = &dma_hw_desc->sg2u;
			break;
		case DMA_CDB_SG_DST2:
			psgu = &dma_hw_desc->sg3u;
			break;
		default:
			BUG();
		}

		*psgu |= cpu_to_le32(mult_value << mult_index);
		break;
	case PPC440SPE_XOR_ID:
		xor_hw_desc = desc->hw_desc;
		break;
	default:
		BUG();
	}
}

/**
 * ppc440spe_desc_set_dest_addr - set destination address into the descriptor
 */
static inline void ppc440spe_desc_set_dest_addr(ppc440spe_desc_t *desc,
				ppc440spe_ch_t *chan,
				dma_addr_t addrh, dma_addr_t addrl,
				u32 dst_idx)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;
	phys_addr_t addr64, tmphi, tmplow;
	u32 *psgu, *psgl;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		if (!addrh) {
			addr64 = fixup_bigphys_addr(addrl, sizeof(phys_addr_t));
			tmphi = (addr64 >> 32);
			tmplow = (addr64 & 0xFFFFFFFF);
		} else {
			tmphi = addrh;
			tmplow = addrl;
		}
		dma_hw_desc = desc->hw_desc;

		psgu = dst_idx ? &dma_hw_desc->sg3u : &dma_hw_desc->sg2u;
		psgl = dst_idx ? &dma_hw_desc->sg3l : &dma_hw_desc->sg2l;

		*psgl = cpu_to_le32((u32)tmplow);
		*psgu |= cpu_to_le32((u32)tmphi);
		break;
	case PPC440SPE_XOR_ID:
		xor_hw_desc = desc->hw_desc;
		xor_hw_desc->cbtal = addrl;
		xor_hw_desc->cbtah = 0;
		break;
	}
}

/**
 * ppc440spe_desc_set_byte_count - set number of data bytes involved
 * into the operation
 */
static inline void ppc440spe_desc_set_byte_count(ppc440spe_desc_t *desc,
					ppc440spe_ch_t *chan, u32 byte_count)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_hw_desc = desc->hw_desc;
		dma_hw_desc->cnt = cpu_to_le32(byte_count);
		break;
	case PPC440SPE_XOR_ID:
		xor_hw_desc = desc->hw_desc;
		xor_hw_desc->cbbc = byte_count;
		break;
	}
}

/**
 * ppc440spe_desc_set_rxor_block_size - set RXOR block size
 */
static inline void ppc440spe_desc_set_rxor_block_size(u32 byte_count)
{
	/* assume that byte_count is aligned on the 512-boundary;
	 * thus write it directly to the register (bits 23:31 are
	 * reserved there).
	 */
	mtdcr(DCRN_MQ0_CF2H, byte_count);
}

/**
 * ppc440spe_desc_set_dcheck - set CHECK pattern
 */
static inline void ppc440spe_desc_set_dcheck(ppc440spe_desc_t *desc,
						ppc440spe_ch_t *chan, u8 *qword)
{
	dma_cdb_t *dma_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_hw_desc = desc->hw_desc;
		out_le32(&dma_hw_desc->sg3l, qword[0]);
		out_le32(&dma_hw_desc->sg3u, qword[4]);
		out_le32(&dma_hw_desc->sg2l, qword[8]);
		out_le32(&dma_hw_desc->sg2u, qword[12]);
		break;
	default:
		BUG();
	}
}

/**
 * ppc440spe_xor_set_link - set link address in xor CB
 */
static inline void ppc440spe_xor_set_link (ppc440spe_desc_t *prev_desc,
						ppc440spe_desc_t *next_desc)
{
	xor_cb_t *xor_hw_desc = prev_desc->hw_desc;

	if (unlikely(!next_desc || !(next_desc->phys))) {
		printk(KERN_ERR "%s: next_desc=0x%p; next_desc->phys=0x%x\n",
			__FUNCTION__, next_desc,
			next_desc ? next_desc->phys : 0);
		BUG();
	}

	xor_hw_desc->cbs = 0;
	xor_hw_desc->cblal = next_desc->phys;
	xor_hw_desc->cblah = 0;
	xor_hw_desc->cbc |= XOR_CBCR_LNK_BIT;
}

/**
 * ppc440spe_desc_set_link - set the address of descriptor following this
 * descriptor in chain
 */
static inline void ppc440spe_desc_set_link(ppc440spe_ch_t *chan,
		ppc440spe_desc_t *prev_desc, ppc440spe_desc_t *next_desc)
{
	unsigned long flags;
	ppc440spe_desc_t *tail = next_desc;

	if (unlikely(!prev_desc || !next_desc ||
		(prev_desc->hw_next && prev_desc->hw_next != next_desc))) {
		/* If previous next is overwritten something is wrong.
		 * though we may refetch from append to initiate list
		 * processing; in this case - it's ok.
		 */
		printk(KERN_ERR "%s: prev_desc=0x%p; next_desc=0x%p; "
			"prev->hw_next=0x%p\n", __FUNCTION__, prev_desc,
			next_desc, prev_desc ? prev_desc->hw_next : 0);
		BUG();
	}

	local_irq_save(flags);

	/* do s/w chaining both for DMA and XOR descriptors */
	prev_desc->hw_next = next_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		break;
	case PPC440SPE_XOR_ID:
		/* bind descriptor to the chain */
		while (tail->hw_next)
			tail = tail->hw_next;
		xor_last_linked = tail;

		if (prev_desc == xor_last_submit)
			/* do not link to the last submitted CB */
			break;
		ppc440spe_xor_set_link (prev_desc, next_desc);
		break;
	}

	local_irq_restore(flags);
}

/**
 * ppc440spe_desc_get_src_addr - extract the source address from the descriptor
 */
static inline u32 ppc440spe_desc_get_src_addr(ppc440spe_desc_t *desc,
					ppc440spe_ch_t *chan, int src_idx)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_hw_desc = desc->hw_desc;
		/* May have 0, 1, 2, or 3 sources */
		switch (dma_hw_desc->opc) {
		case DMA_CDB_OPC_NO_OP:
		case DMA_CDB_OPC_DFILL128:
			return 0;
		case DMA_CDB_OPC_DCHECK128:
			if (unlikely(src_idx)) {
				printk(KERN_ERR "%s: try to get %d source for"
				    " DCHECK128\n", __FUNCTION__, src_idx);
				BUG();
			}
			return le32_to_cpu(dma_hw_desc->sg1l);
		case DMA_CDB_OPC_MULTICAST:
		case DMA_CDB_OPC_MV_SG1_SG2:
			if (unlikely(src_idx > 2)) {
				printk(KERN_ERR "%s: try to get %d source from"
				    " DMA descr\n", __FUNCTION__, src_idx);
				BUG();
			}
			if (src_idx) {
				if (le32_to_cpu(dma_hw_desc->sg1u) &
				    DMA_CUED_XOR_WIN_MSK) {
					u8 region;

					if (src_idx == 1)
						return le32_to_cpu(
						    dma_hw_desc->sg1l) +
							desc->unmap_len;

					region = (le32_to_cpu(
					    dma_hw_desc->sg1u)) >>
						DMA_CUED_REGION_OFF;

					region &= DMA_CUED_REGION_MSK;
					switch (region) {
					case DMA_RXOR123:
						return le32_to_cpu(
						    dma_hw_desc->sg1l) +
							(desc->unmap_len << 1);
					case DMA_RXOR124:
						return le32_to_cpu(
						    dma_hw_desc->sg1l) +
							(desc->unmap_len * 3);
					case DMA_RXOR125:
						return le32_to_cpu(
						    dma_hw_desc->sg1l) +
							(desc->unmap_len << 2);
					default:
						printk (KERN_ERR
						    "%s: try to"
						    " get src3 for region %02x"
						    "PPC440SPE_DESC_RXOR12?\n",
						    __FUNCTION__, region);
						BUG();
					}
				} else {
					printk(KERN_ERR
						"%s: try to get %d"
						" source for non-cued descr\n",
						__FUNCTION__, src_idx);
					BUG();
				}
			}
			return le32_to_cpu(dma_hw_desc->sg1l);
		default:
			printk(KERN_ERR "%s: unknown OPC 0x%02x\n",
				__FUNCTION__, dma_hw_desc->opc);
			BUG();
		}
		return le32_to_cpu(dma_hw_desc->sg1l);
	case PPC440SPE_XOR_ID:
		/* May have up to 16 sources */
		xor_hw_desc = desc->hw_desc;
		return xor_hw_desc->ops[src_idx].l;
	}
	return 0;
}

/**
 * ppc440spe_desc_get_dest_addr - extract the destination address from the
 * descriptor
 */
static inline u32 ppc440spe_desc_get_dest_addr(ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan, int idx)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_hw_desc = desc->hw_desc;

		if (likely(!idx))
			return le32_to_cpu(dma_hw_desc->sg2l);
		return le32_to_cpu(dma_hw_desc->sg3l);
	case PPC440SPE_XOR_ID:
		xor_hw_desc = desc->hw_desc;
		return xor_hw_desc->cbtal;
	}
	return 0;
}

/**
 * ppc440spe_desc_get_byte_count - extract the byte count from the descriptor
 */
static inline u32 ppc440spe_desc_get_byte_count(ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_hw_desc = desc->hw_desc;
		return le32_to_cpu(dma_hw_desc->cnt);
	case PPC440SPE_XOR_ID:
		xor_hw_desc = desc->hw_desc;
		return xor_hw_desc->cbbc;
	default:
		BUG();
	}
	return 0;
}

/**
 * ppc440spe_desc_get_src_num - extract the number of source addresses from
 * the descriptor
 */
static inline u32 ppc440spe_desc_get_src_num(ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan)
{
	dma_cdb_t *dma_hw_desc;
	xor_cb_t *xor_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_hw_desc = desc->hw_desc;

		switch (dma_hw_desc->opc) {
		case DMA_CDB_OPC_NO_OP:
		case DMA_CDB_OPC_DFILL128:
			return 0;
		case DMA_CDB_OPC_DCHECK128:
			return 1;
		case DMA_CDB_OPC_MV_SG1_SG2:
		case DMA_CDB_OPC_MULTICAST:
			/*
			 * Only for RXOR operations we have more than
			 * one source
			 */
			if (le32_to_cpu(dma_hw_desc->sg1u) &
			    DMA_CUED_XOR_WIN_MSK) {
				/* RXOR op, there are 2 or 3 sources */
				if (((le32_to_cpu(dma_hw_desc->sg1u) >>
				    DMA_CUED_REGION_OFF) &
				      DMA_CUED_REGION_MSK) == DMA_RXOR12) {
					/* RXOR 1-2 */
					return 2;
				} else {
					/* RXOR 1-2-3/1-2-4/1-2-5 */
					return 3;
				}
			}
			return 1;
		default:
			printk(KERN_ERR "%s: unknown OPC 0x%02x\n",
				__FUNCTION__, dma_hw_desc->opc);
			BUG();
		}
	case PPC440SPE_XOR_ID:
		/* up to 16 sources */
		xor_hw_desc = desc->hw_desc;
		return (xor_hw_desc->cbc & XOR_CDCR_OAC_MSK);
	default:
		BUG();
	}
	return 0;
}

/**
 * ppc440spe_desc_get_dst_num - get the number of destination addresses in
 * this descriptor
 */
static inline u32 ppc440spe_desc_get_dst_num(ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan)
{
	dma_cdb_t *dma_hw_desc;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/* May be 1 or 2 destinations */
		dma_hw_desc = desc->hw_desc;
		switch (dma_hw_desc->opc) {
		case DMA_CDB_OPC_NO_OP:
		case DMA_CDB_OPC_DCHECK128:
			return 0;
		case DMA_CDB_OPC_MV_SG1_SG2:
		case DMA_CDB_OPC_DFILL128:
			return 1;
		case DMA_CDB_OPC_MULTICAST:
			return 2;
		default:
			printk(KERN_ERR "%s: unknown OPC 0x%02x\n",
				__FUNCTION__, dma_hw_desc->opc);
			BUG();
		}
	case PPC440SPE_XOR_ID:
		/* Always only 1 destination */
		return 1;
	default:
		BUG();
	}
	return 0;
}

/**
 * ppc440spe_desc_get_link - get the address of the descriptor that
 * follows this one
 */
static inline u32 ppc440spe_desc_get_link(ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan)
{
	if (!desc->hw_next)
		return 0;

	return desc->hw_next->phys;
}

/**
 * ppc440spe_desc_is_aligned - check alignment
 */
static inline int ppc440spe_desc_is_aligned(ppc440spe_desc_t *desc,
		int num_slots)
{
	return (desc->idx & (num_slots - 1)) ? 0 : 1;
}

/**
 * ppc440spe_chan_xor_slot_count - get the number of slots necessary for
 * XOR operation
 */
static inline int ppc440spe_chan_xor_slot_count(size_t len, int src_cnt,
		int *slots_per_op)
{
	int slot_cnt;

	/* each XOR descriptor provides up to 16 source operands */
	slot_cnt = *slots_per_op = (src_cnt + XOR_MAX_OPS - 1)/XOR_MAX_OPS;

	if (likely(len <= PPC440SPE_ADMA_XOR_MAX_BYTE_COUNT))
		return slot_cnt;

	printk(KERN_ERR "%s: len %d > max %d !!\n",
		__FUNCTION__, len, PPC440SPE_ADMA_XOR_MAX_BYTE_COUNT);
	BUG();
	return slot_cnt;
}

/**
 */
static inline int ppc440spe_chan_pqxor_slot_count (struct page **srcs,
		int src_cnt, size_t len)
{
	int order = 0;
	int state = 0;
	int addr_count = 0;
	int i;
	for (i=1; i<src_cnt; i++) {
		char *cur_addr = page_address (srcs[i]);
		char *old_addr = page_address (srcs[i-1]);
		switch (state) {
			case 0:
				if (cur_addr == old_addr + len) {
					/* direct RXOR */
					order = 1;
					state = 1;
					if (i == src_cnt-1) {
						addr_count++;
					}
				} else if (old_addr == cur_addr + len) {
					/* reverse RXOR */
					order = -1;
					state = 1;
					if (i == src_cnt-1) {
						addr_count++;
					}
				} else {
					state = 3;
				}
				break;
			case 1:
				if (i == src_cnt-2 || (order == -1
					&& cur_addr != old_addr - len)) {
					order = 0;
					state = 0;
					addr_count++;
				} else if (cur_addr == old_addr + len*order) {
					state = 2;
					if (i == src_cnt-1) {
						addr_count++;
					}
				} else if (cur_addr == old_addr + 2*len) {
					state = 2;
					if (i == src_cnt-1) {
						addr_count++;
					}
				} else if (cur_addr == old_addr + 3*len) {
					state = 2;
					if (i == src_cnt-1) {
						addr_count++;
					}
				} else {
					order = 0;
					state = 0;
					addr_count++;
				}
				break;
			case 2:
				order = 0;
				state = 0;
				addr_count++;
				break;
		}
		if (state == 3) break;
	}
	if (src_cnt <= 1 || (state != 1 && state != 2)) {
		/* FIXME. return 0 here and check for this when called. */
		BUG ();
	}

	return (addr_count + XOR_MAX_OPS - 1) / XOR_MAX_OPS;
}


/******************************************************************************
 * ADMA channel low-level routines
 ******************************************************************************/

static inline u32 ppc440spe_chan_get_current_descriptor(ppc440spe_ch_t *chan);
static inline void ppc440spe_chan_append(ppc440spe_ch_t *chan);

/**
 * ppc440spe_adma_device_clear_eot_status - interrupt ack to XOR or DMA engine
 */
static inline void ppc440spe_adma_device_clear_eot_status (ppc440spe_ch_t *chan)
{
	volatile dma_regs_t *dma_reg;
	volatile xor_regs_t *xor_reg;
	u8 *p = chan->device->dma_desc_pool_virt;
	dma_cdb_t *cdb;
	u32 rv, i;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/* read FIFO to ack */
		dma_reg = (dma_regs_t *)chan->device->pdev->resource[0].start;
		while (rv = in_le32(&dma_reg->csfpl)) {
			i = rv & DMA_CDB_ADDR_MSK;
			cdb = (dma_cdb_t *)&p[i -
			    (u32)chan->device->dma_desc_pool];

			/* Clear opcode to ack. This is necessary for
			 * ZeroSum operations only
			 */
			cdb->opc = 0;

			if (test_bit(PPC440SPE_RXOR_RUN,
			    &ppc440spe_rxor_state)) {
				/* probably this is a completed RXOR op,
				 * get pointer to CDB using the fact that
				 * physical and virtual addresses of CDB
				 * in pools have the same offsets
				 */
				if (le32_to_cpu(cdb->sg1u) &
				    DMA_CUED_XOR_BASE) {
				/* this is a RXOR */
					clear_bit(PPC440SPE_RXOR_RUN,
					    &ppc440spe_rxor_state);
				}
			}

			if (rv & DMA_CDB_STATUS_MSK) {
				/* ZeroSum check failed
				 */
				ppc440spe_desc_t *iter;
				dma_addr_t phys = rv & ~DMA_CDB_MSK;

				/*
				 * Update the status of corresponding
				 * descriptor.
				 */
				list_for_each_entry(iter, &chan->chain,
				    chain_node) {
					if (iter->phys == phys)
						break;
				}
				/*
				 * if cannot find the corresponding
				 * slot it's a bug
				 */
				BUG_ON (&iter->chain_node == &chan->chain);

				if (iter->xor_check_result)
					*iter->xor_check_result |=
					    rv & DMA_CDB_STATUS_MSK;
			}
		}

		rv = in_le32(&dma_reg->dsts);
		if (rv) {
			printk("DMA%d err status: 0x%x\n", chan->device->id,
				rv);
			/* write back to clear */
			out_le32(&dma_reg->dsts, rv);
		}
		break;
	case PPC440SPE_XOR_ID:
		/* reset status bits to ack*/
		xor_reg = (xor_regs_t *)chan->device->pdev->resource[0].start;

		rv = xor_reg->sr;
		xor_reg->sr = rv;

		if (rv & (XOR_IE_ICBIE_BIT|XOR_IE_ICIE_BIT|XOR_IE_RPTIE_BIT)) {
			if (rv & XOR_IE_RPTIE_BIT) {
				/* Read PLB Timeout Error.
				 * Try to resubmit the CB
				 */
				xor_reg->cblalr = xor_reg->ccbalr;
				xor_reg->crsr |= XOR_CRSR_XAE_BIT;
			} else
				printk (KERN_ERR "XOR ERR 0x%x status\n", rv);
			break;
		}

		/*  if the XORcore is idle, but there are unprocessed CBs
		 * then refetch the s/w chain here
		 */
		if (!(xor_reg->sr & XOR_SR_XCP_BIT) && do_xor_refetch) {
			ppc440spe_chan_append(chan);
		}
		break;
	}
}

/**
 * ppc440spe_chan_idle - stop the watch-dog timer if channel is idle
 */
static inline void ppc440spe_chan_idle(int busy, ppc440spe_ch_t *chan)
{
	if (!busy)
		del_timer(&chan->cleanup_watchdog);
}

/**
 * ppc440spe_chan_is_busy - get the channel status
 */
static inline int ppc440spe_chan_is_busy(ppc440spe_ch_t *chan)
{
	int busy = 0;
	volatile xor_regs_t *xor_reg;
	volatile dma_regs_t *dma_reg;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_reg = (dma_regs_t *)chan->device->pdev->resource[0].start;
		/*  if command FIFO's head and tail pointers are equal -
		 * channel is free
		 */
		busy = (dma_reg->cpfhp != dma_reg->cpftp) ? 1 : 0;
		break;
	case PPC440SPE_XOR_ID:
		/* use the special status bit for the XORcore
		 */
		xor_reg = (xor_regs_t *)chan->device->pdev->resource[0].start;
		busy = (xor_reg->sr & XOR_SR_XCP_BIT) ? 1 : 0;
		break;
	}

	return busy;
}

/**
 * ppc440spe_chan_set_first_xor_descriptor -  initi XORcore chain
 */
static inline void ppc440spe_chan_set_first_xor_descriptor(ppc440spe_ch_t *chan,
						ppc440spe_desc_t *next_desc)
{
	volatile xor_regs_t *xor_reg;

	xor_reg = (xor_regs_t *)chan->device->pdev->resource[0].start;

	if (xor_reg->sr & XOR_SR_XCP_BIT)
		printk(KERN_INFO "%s: Warn: XORcore is running "
			"when try to set the first CDB!\n",
			__FUNCTION__);

	xor_last_submit = xor_last_linked = next_desc;

	xor_reg->crsr = XOR_CRSR_64BA_BIT;

	xor_reg->cblalr = next_desc->phys;
	xor_reg->cblahr = 0;
	xor_reg->cbcr |= XOR_CBCR_LNK_BIT;

	chan->hw_chain_inited = 1;
}

/**
 * ppc440spe_dma_put_desc - put DMA0,1 descriptor to FIFO
 */
static inline void ppc440spe_dma_put_desc(ppc440spe_ch_t *chan,
		ppc440spe_desc_t *desc)
{
	u32 pcdb;
	unsigned long flags;
	volatile dma_regs_t *dma_reg =
	    (dma_regs_t *)chan->device->pdev->resource[0].start;

	pcdb = desc->phys;
	if (!test_bit(PPC440SPE_DESC_INT, &desc->flags))
		pcdb |= DMA_CDB_NO_INT;

	local_irq_save(flags);
	chan_last_sub[chan->device->id] = desc;
	out_le32 (&dma_reg->cpfpl, pcdb);
	local_irq_restore(flags);
}

/**
 * ppc440spe_chan_append - update the h/w chain in the channel
 */
static inline void ppc440spe_chan_append(ppc440spe_ch_t *chan)
{
	volatile dma_regs_t *dma_reg;
	volatile xor_regs_t *xor_reg;
	ppc440spe_desc_t *iter;
	xor_cb_t *xcb;
	u32 cur_desc;
	unsigned long flags;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_reg = (dma_regs_t *)chan->device->pdev->resource[0].start;
		cur_desc = ppc440spe_chan_get_current_descriptor(chan);

		if (likely(cur_desc)) {
			iter = chan_last_sub[chan->device->id];
			BUG_ON(!iter);
		} else {
			/* first peer */
			iter = chan_first_cdb[chan->device->id];
			BUG_ON(!iter);
			ppc440spe_dma_put_desc(chan, iter);
			chan->hw_chain_inited = 1;
		}

		/* is there something new to append */
		if (!iter->hw_next)
			return;

		/* flush descriptors from the s/w queue to fifo */
		list_for_each_entry_continue(iter, &chan->chain, chain_node) {
			ppc440spe_dma_put_desc(chan, iter);
			if (!iter->hw_next)
				break;
		}
		break;
	case PPC440SPE_XOR_ID:

		local_irq_save(flags);

		/* update h/w links and refetch */
		if (!xor_last_submit->hw_next) {
			local_irq_restore(flags);
			break;
		}

		xor_reg = (xor_regs_t *)chan->device->pdev->resource[0].start;
		/* the last linked CDB has to generate an interrupt
		 * that we'd be able to append the next lists to h/w
		 * regardless of the XOR engine state at the moment of
		 * appending of these next lists
		 */
		xcb = xor_last_linked->hw_desc;
		xcb->cbc |= XOR_CBCR_CBCE_BIT;

		if (!(xor_reg->sr & XOR_SR_XCP_BIT)) {
			/* XORcore is idle. Refetch now */
			do_xor_refetch = 0;
			ppc440spe_xor_set_link(xor_last_submit,
				xor_last_submit->hw_next);
			xor_last_submit = xor_last_linked;
			xor_reg->crsr |= XOR_CRSR_RCBE_BIT | XOR_CRSR_64BA_BIT;
		} else {
			/* XORcore is running. Refetch later in the handler */
			do_xor_refetch = 1;
		}
		local_irq_restore(flags);

		break;
	}

	/* update watch-dog timer */
	mod_timer(&chan->cleanup_watchdog, jiffies +
			msecs_to_jiffies(PPC440SPE_ADMA_WATCHDOG_MSEC));
}

/**
 * ppc440spe_chan_get_current_descriptor - get the currently executed descriptor
 */
static inline u32 ppc440spe_chan_get_current_descriptor(ppc440spe_ch_t *chan)
{
	volatile dma_regs_t *dma_reg;
	volatile xor_regs_t *xor_reg;

	if (unlikely(!chan->hw_chain_inited))
		/* h/w descriptor chain is not initialized yet */
		return 0;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		dma_reg = (dma_regs_t *)chan->device->pdev->resource[0].start;
		return (le32_to_cpu(dma_reg->acpl)) & (~DMA_CDB_MSK);
	case PPC440SPE_XOR_ID:
		xor_reg = (xor_regs_t *)chan->device->pdev->resource[0].start;
		return xor_reg->ccbalr;
	}
	return 0;
}

/**
 * ppc440spe_chan_run - enable the channel
 */
static inline void ppc440spe_chan_run(ppc440spe_ch_t *chan)
{
	volatile xor_regs_t *xor_reg;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/* DMAs are always enabled, do nothing */
		break;
	case PPC440SPE_XOR_ID:
		/* drain write buffer */
		xor_reg = (xor_regs_t *)chan->device->pdev->resource[0].start;

		/* fetch descriptor pointed to in <link> */
		xor_reg->crsr = XOR_CRSR_64BA_BIT | XOR_CRSR_XAE_BIT;
		break;
	}
}


/******************************************************************************
 * ADMA device level
 ******************************************************************************/

static void ppc440spe_chan_start_null_xor(ppc440spe_ch_t *chan);
static int ppc440spe_adma_alloc_chan_resources(struct dma_chan *chan);
static dma_cookie_t ppc440spe_adma_tx_submit(
		struct dma_async_tx_descriptor *tx);
static void ppc440spe_adma_set_dest(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index);
static void ppc440spe_adma_memcpy_xor_set_src(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx,
		int index);
static void ppc440spe_adma_pqxor_set_dest(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index);
static void ppc440spe_adma_pqzero_sum_set_dest	(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index);
static void ppc440spe_adma_pqxor_set_src_mult (unsigned char mult,
		struct dma_async_tx_descriptor *tx,
		int index);
static void ppc440spe_adma_pqzero_sum_set_src_mult (unsigned char mult,
		struct dma_async_tx_descriptor *tx,
		int index);

/**
 * ppc440spe_can_rxor - check if the operands may be processed with RXOR
 */
static int ppc440spe_can_rxor (struct page **srcs, int src_cnt, size_t len)
{
	int i, order = 0, state = 0;

	if (unlikely(!(src_cnt > 1)))
		return 0;

	for (i=1; i<src_cnt; i++) {
		char *cur_addr = page_address (srcs[i]);
		char *old_addr = page_address (srcs[i-1]);
		switch (state) {
		case 0:
			if (cur_addr == old_addr + len) {
				/* direct RXOR */
				order = 1;
				state = 1;
			} else
			if (old_addr == cur_addr + len) {
				/* reverse RXOR */
				order = -1;
				state = 1;
			} else
				goto out;
			break;
		case 1:
			if ((i == src_cnt-2) ||
			    (order == -1 && cur_addr != old_addr - len)) {
				order = 0;
				state = 0;
			} else
			if ((cur_addr == old_addr + len*order) ||
			    (cur_addr == old_addr + 2*len) ||
			    (cur_addr == old_addr + 3*len)) {
				state = 2;
			} else {
				order = 0;
				state = 0;
			}
			break;
		case 2:
			order = 0;
			state = 0;
			break;
		}
	}

out:
	if (state == 1 || state == 2)
		return 1;

	return 0;
}

/**
 * ppc440spe_adma_device_estimate - estimate the efficiency of processing
 *	the operation given on this channel. It's assumed that 'chan' is
 *	capable to process 'cap' type of operation.
 * @chan: channel to use
 * @cap: type of transaction
 * @src_lst: array of source pointers
 * @src_cnt: number of source operands
 * @src_sz: size of each source operand
 */
static int ppc440spe_adma_estimate (struct dma_chan *chan,
	enum dma_transaction_type cap, struct page **src_lst,
	int src_cnt, size_t src_sz)
{
	int ef = 1;

	/*  in the current implementation of ppc440spe ADMA driver it
	 * makes sense to pick out only pqxor case, because it may be
	 * processed:
	 * (1) either using Biskup method on DMA2;
	 * (2) or on DMA0/1.
	 *  Thus we give a favour to (1) if the sources are suitable;
	 * else let it be processed on one of the DMA0/1 engines.
	 */
	if (cap == DMA_PQ_XOR && chan->chan_id == PPC440SPE_XOR_ID) {
		if (ppc440spe_can_rxor(src_lst, src_cnt, src_sz))
			ef = 3; /* override (dma0/1 + idle) */
		else
			ef = 0; /* can't process on DMA2 if !rxor */
	}

	/* channel idleness increases the priority */
	if (likely(ef) &&
	    !ppc440spe_chan_is_busy(to_ppc440spe_adma_chan(chan)))
		ef++;

	return ef;
}

/**
 * ppc440spe_get_group_entry - get group entry with index idx
 * @tdesc: is the last allocated slot in the group.
 */
static inline ppc440spe_desc_t *
ppc440spe_get_group_entry ( ppc440spe_desc_t *tdesc, u32 entry_idx)
{
	ppc440spe_desc_t *iter = tdesc->group_head;
	int i = 0;

	BUG_ON(entry_idx < 0 || entry_idx >= (tdesc->src_cnt + tdesc->dst_cnt));

	list_for_each_entry(iter, &tdesc->group_list, chain_node) {
		if (i++ == entry_idx)
			break;
	}
	return iter;
}

/**
 * ppc440spe_adma_free_slots - flags descriptor slots for reuse
 * @slot: Slot to free
 * Caller must hold &ppc440spe_chan->lock while calling this function
 */
static void ppc440spe_adma_free_slots(ppc440spe_desc_t *slot,
		ppc440spe_ch_t *chan)
{
	int stride = slot->slots_per_op;

	while (stride--) {
		slot->slots_per_op = 0;
		slot = list_entry(slot->slot_node.next,
				ppc440spe_desc_t,
				slot_node);
	}
}

/**
 * ppc440spe_adma_run_tx_complete_actions - call functions to be called
 * upon complete
 */
static dma_cookie_t ppc440spe_adma_run_tx_complete_actions(
		ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan,
		dma_cookie_t cookie)
{
	int i;
	enum dma_data_direction dir;

	BUG_ON(desc->async_tx.cookie < 0);
	spin_lock_bh(&desc->async_tx.lock);
	if (desc->async_tx.cookie > 0) {
		cookie = desc->async_tx.cookie;
		desc->async_tx.cookie = 0;

		/* call the callback (must not sleep or submit new
		 * operations to this channel)
		 */
		if (desc->async_tx.callback)
			desc->async_tx.callback(
				desc->async_tx.callback_param);

		/* unmap dma addresses
		 * (unmap_single vs unmap_page?)
		 *
		 * actually, ppc's dma_unmap_page() functions are empty, so
		 * the following code is just for the sake of completeness
		 */
		if (chan && chan->needs_unmap && desc->group_head &&
		     desc->unmap_len) {
			ppc440spe_desc_t *unmap = desc->group_head;
			/* assume 1 slot per op always */
			u32 slot_count = unmap->slot_cnt;
			u32 src_cnt, dst_cnt;
			dma_addr_t addr;

			/* Run through the group list and unmap addresses */
			for (i = 0; i < slot_count; i++) {
				BUG_ON(!unmap);

				/*
				 * get the number of sources & destination
				 * included in this descriptor and unmap
				 * them all
				 */
				src_cnt = ppc440spe_desc_get_src_num(unmap,
				    chan);
				dst_cnt = ppc440spe_desc_get_dst_num(unmap,
				    chan);

				/* unmap destinations */
				dir = DMA_FROM_DEVICE;
				while (dst_cnt--) {
					addr = ppc440spe_desc_get_dest_addr(
					    unmap, chan, dst_cnt);
					dma_unmap_page(&chan->device->pdev->dev,
					    addr, unmap->unmap_len, dir);
				}

				/* unmap sources */
				dir = DMA_TO_DEVICE;
				while (src_cnt--) {
					addr = ppc440spe_desc_get_src_addr(
					    unmap, chan, src_cnt);
					dma_unmap_page(&chan->device->pdev->dev,
					    addr, unmap->unmap_len, dir);
				}
				unmap = unmap->hw_next;
			}
			desc->group_head = NULL;
		}
	}

	/* run dependent operations */
	async_tx_run_dependencies(&desc->async_tx);
	spin_unlock_bh(&desc->async_tx.lock);

	return cookie;
}

/**
 * ppc440spe_adma_clean_slot - clean up CDB slot (if ack is set)
 */
static int ppc440spe_adma_clean_slot(ppc440spe_desc_t *desc,
		ppc440spe_ch_t *chan)
{
	/* the client is allowed to attach dependent operations
	 * until 'ack' is set
	 */
	if (!desc->async_tx.ack)
		return 0;

	/* leave the last descriptor in the chain
	 * so we can append to it
	 */
	if (list_is_last(&desc->chain_node, &chan->chain) ||
	    desc->phys == ppc440spe_chan_get_current_descriptor(chan))
		return 1;

	if (chan->device->id != PPC440SPE_XOR_ID) {
		/* our DMA interrupt handler clears opc field of
		 * each processed descriptor. For all types of
		 * operations except for ZeroSum we do not actually
		 * need ack from the interrupt handler. ZeroSum is a
		 * special case since the result of this operation
		 * is available from the handler only, so if we see
		 * such type of descriptor (which is unprocessed yet)
		 * then leave it in chain.
		 */
		dma_cdb_t *cdb = desc->hw_desc;
		if (cdb->opc == DMA_CDB_OPC_DCHECK128)
		return 1;
	}

	dev_dbg(chan->device->common.dev, "\tfree slot %x: %d stride: %d\n",
		desc->phys, desc->idx, desc->slots_per_op);

	list_del(&desc->chain_node);
	ppc440spe_adma_free_slots(desc, chan);
	return 0;
}

/**
 * __ppc440spe_adma_slot_cleanup - this is the common clean-up routine
 *	which runs through the channel CDBs list until reach the descriptor
 *	currently processed. When routine determines that all CDBs of group
 *	are completed then corresponding callbacks (if any) are called and slots
 *	are freed.
 */
static void __ppc440spe_adma_slot_cleanup(ppc440spe_ch_t *chan)
{
	ppc440spe_desc_t *iter, *_iter, *group_start = NULL;
	dma_cookie_t cookie = 0;
	u32 current_desc = ppc440spe_chan_get_current_descriptor(chan);
	int busy = ppc440spe_chan_is_busy(chan);
	int seen_current = 0, slot_cnt = 0, slots_per_op = 0;

	dev_dbg(chan->device->common.dev, "ppc440spe adma%d: %s\n",
		chan->device->id, __FUNCTION__);

	if (!current_desc) {
		/*  There were no transactions yet, so
		 * nothing to clean
		 */
		return;
	}

	/* free completed slots from the chain starting with
	 * the oldest descriptor
	 */
	list_for_each_entry_safe(iter, _iter, &chan->chain,
					chain_node) {
		dev_dbg(chan->device->common.dev, "\tcookie: %d slot: %d "
		    "busy: %d this_desc: %#x next_desc: %#x cur: %#x ack: %d\n",
			iter->async_tx.cookie, iter->idx, busy, iter->phys,
		    ppc440spe_desc_get_link(iter, chan), current_desc,
			iter->async_tx.ack);
		prefetch(_iter);
		prefetch(&_iter->async_tx);

		/* do not advance past the current descriptor loaded into the
		 * hardware channel,subsequent descriptors are either in process
		 * or have not been submitted
		 */
		if (seen_current)
			break;

		/* stop the search if we reach the current descriptor and the
		 * channel is busy, or if it appears that the current descriptor
		 * needs to be re-read (i.e. has been appended to)
		 */
		if (iter->phys == current_desc) {
			BUG_ON(seen_current++);
			if (busy || ppc440spe_desc_get_link(iter, chan)) {
				/* not all descriptors of the group have
				 * been completed; exit.
				 */
				break;
			}
		}

		/* detect the start of a group transaction */
		if (!slot_cnt && !slots_per_op) {
			slot_cnt = iter->slot_cnt;
			slots_per_op = iter->slots_per_op;
			if (slot_cnt <= slots_per_op) {
				slot_cnt = 0;
				slots_per_op = 0;
			}
		}

		if (slot_cnt) {
			if (!group_start)
				group_start = iter;
			slot_cnt -= slots_per_op;
		}

		/* all the members of a group are complete */
		if (slots_per_op != 0 && slot_cnt == 0) {
			ppc440spe_desc_t *grp_iter, *_grp_iter;
			int end_of_chain = 0;

			/* clean up the group */
			slot_cnt = group_start->slot_cnt;
			grp_iter = group_start;
			list_for_each_entry_safe_from(grp_iter, _grp_iter,
				&chan->chain, chain_node) {

				cookie = ppc440spe_adma_run_tx_complete_actions(
					grp_iter, chan, cookie);

				slot_cnt -= slots_per_op;
				end_of_chain = ppc440spe_adma_clean_slot(
				    grp_iter, chan);

				if (end_of_chain && slot_cnt) {
					/* Should wait for ZeroSum complete */
					if (cookie > 0)
						chan->completed_cookie = cookie;
					return;
				}

				if (slot_cnt == 0 || end_of_chain)
					break;
			}

			/* the group should be complete at this point */
			BUG_ON(slot_cnt);

			slots_per_op = 0;
			group_start = NULL;
			if (end_of_chain)
				break;
			else
				continue;
		} else if (slots_per_op) /* wait for group completion */
			continue;

		cookie = ppc440spe_adma_run_tx_complete_actions(iter, chan,
		    cookie);

		if (ppc440spe_adma_clean_slot(iter, chan))
			break;
	}

	BUG_ON(!seen_current);
	ppc440spe_chan_idle(busy, chan);

	if (cookie > 0) {
		chan->completed_cookie = cookie;
		pr_debug("\tcompleted cookie %d\n", cookie);
	}

}

/**
 * ppc440spe_adma_tasklet - clean up watch-dog initiator
 */
static void ppc440spe_adma_tasklet (unsigned long data)
{
	ppc440spe_ch_t *chan = (ppc440spe_ch_t *) data;
	__ppc440spe_adma_slot_cleanup(chan);
}

/**
 * ppc440spe_adma_slot_cleanup - clean up scheduled initiator
 */
static void ppc440spe_adma_slot_cleanup (ppc440spe_ch_t *chan)
{
	spin_lock_bh(&chan->lock);
	__ppc440spe_adma_slot_cleanup(chan);
	spin_unlock_bh(&chan->lock);
}

/**
 * ppc440spe_adma_alloc_slots - allocate free slots (if any)
 */
static ppc440spe_desc_t *ppc440spe_adma_alloc_slots(
		ppc440spe_ch_t *chan, int num_slots,
		int slots_per_op)
{
	ppc440spe_desc_t *iter = NULL, *_iter, *alloc_start = NULL;
	struct list_head chain = LIST_HEAD_INIT(chain);
	int slots_found, retry = 0;


	BUG_ON(!num_slots || !slots_per_op);
	/* start search from the last allocated descrtiptor
	 * if a contiguous allocation can not be found start searching
	 * from the beginning of the list
	 */
retry:
	slots_found = 0;
	if (retry == 0)
		iter = chan->last_used;
	else
		iter = list_entry(&chan->all_slots, ppc440spe_desc_t,
			slot_node);
	list_for_each_entry_safe_continue(iter, _iter, &chan->all_slots,
	    slot_node) {
		prefetch(_iter);
		prefetch(&_iter->async_tx);
		if (iter->slots_per_op) {
			/* give up after finding the first busy slot
			 * on the second pass through the list
			 */
			if (retry)
				break;

			slots_found = 0;
			continue;
		}

		/* start the allocation if the slot is correctly aligned */
		if (!slots_found++)
			alloc_start = iter;

		if (slots_found == num_slots) {
			ppc440spe_desc_t *alloc_tail = NULL;
			ppc440spe_desc_t *last_used = NULL;
			iter = alloc_start;
			while (num_slots) {
				int i;
				/* pre-ack all but the last descriptor */
				iter->async_tx.ack = (num_slots !=
				    slots_per_op) ? 1 : 0;

				list_add_tail(&iter->chain_node, &chain);
				alloc_tail = iter;
				iter->async_tx.cookie = 0;
				iter->hw_next = NULL;
				iter->flags = 0;
				iter->slot_cnt = num_slots;
				iter->xor_check_result = NULL;
				for (i = 0; i < slots_per_op; i++) {
					iter->slots_per_op = slots_per_op - i;
					last_used = iter;
					iter = list_entry( iter->slot_node.next,
						ppc440spe_desc_t,
						slot_node);
				}
				num_slots -= slots_per_op;
			}
			alloc_tail->group_head = alloc_start;
			alloc_tail->async_tx.cookie = -EBUSY;
			list_splice(&chain, &alloc_tail->group_list);
			chan->last_used = last_used;
			return alloc_tail;
		}
	}
	if (!retry++)
		goto retry;

	/* try to free some slots if the allocation fails */
	tasklet_schedule(&chan->irq_tasklet);
	return NULL;
}

/**
 * ppc440spe_adma_alloc_chan_resources -  allocate pools for CDB slots
 */
static int ppc440spe_adma_alloc_chan_resources(struct dma_chan *chan)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *slot = NULL;
	char *hw_desc;
	int i, db_sz;
	int init = ppc440spe_chan->slots_allocated ? 0 : 1;
	ppc440spe_aplat_t *plat_data;

	chan->chan_id = ppc440spe_chan->device->id;
	plat_data = ppc440spe_chan->device->pdev->dev.platform_data;

	/* Allocate descriptor slots */
	i = ppc440spe_chan->slots_allocated;
	if (ppc440spe_chan->device->id != PPC440SPE_XOR_ID)
		db_sz = sizeof (dma_cdb_t);
	else
		db_sz = sizeof (xor_cb_t);

	for (; i < (plat_data->pool_size/db_sz); i++) {
		slot = kzalloc(sizeof(ppc440spe_desc_t), GFP_KERNEL);
		if (!slot) {
			printk(KERN_INFO "SPE ADMA Channel only initialized"
				" %d descriptor slots", i--);
			break;
		}

		hw_desc = (char *) ppc440spe_chan->device->dma_desc_pool_virt;
		slot->hw_desc = (void *) &hw_desc[i * db_sz];
		dma_async_tx_descriptor_init(&slot->async_tx, chan);
		slot->async_tx.tx_submit = ppc440spe_adma_tx_submit;
		INIT_LIST_HEAD(&slot->chain_node);
		INIT_LIST_HEAD(&slot->slot_node);
		INIT_LIST_HEAD(&slot->group_list);
		hw_desc = (char *) ppc440spe_chan->device->dma_desc_pool;
		slot->phys = (dma_addr_t) &hw_desc[i * db_sz];
		slot->idx = i;

		spin_lock_bh(&ppc440spe_chan->lock);
		ppc440spe_chan->slots_allocated++;
		list_add_tail(&slot->slot_node, &ppc440spe_chan->all_slots);
		spin_unlock_bh(&ppc440spe_chan->lock);
	}

	if (i && !ppc440spe_chan->last_used) {
		ppc440spe_chan->last_used =
			list_entry(ppc440spe_chan->all_slots.next,
				ppc440spe_desc_t,
				slot_node);
	}

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d: allocated %d descriptor slots\n",
		ppc440spe_chan->device->id, i);

	/* initialize the channel and the chain with a null operation */
	if (init) {
		switch (ppc440spe_chan->device->id)
		{
		case PPC440SPE_DMA0_ID:
		case PPC440SPE_DMA1_ID:
			ppc440spe_chan->hw_chain_inited = 0;
			/* Use WXOR for self-testing */
			if (!ppc440spe_r6_tchan)
				ppc440spe_r6_tchan = ppc440spe_chan;
			break;
		case PPC440SPE_XOR_ID:
			ppc440spe_chan_start_null_xor(ppc440spe_chan);
			break;
		default:
			BUG();
		}
		ppc440spe_chan->needs_unmap = 1;
	}

	return (i > 0) ? i : -ENOMEM;
}

/**
 * ppc440spe_desc_assign_cookie - assign a cookie
 */
static dma_cookie_t ppc440spe_desc_assign_cookie(ppc440spe_ch_t *chan,
		ppc440spe_desc_t *desc)
{
	dma_cookie_t cookie = chan->common.cookie;
	cookie++;
	if (cookie < 0)
		cookie = 1;
	chan->common.cookie = desc->async_tx.cookie = cookie;
	return cookie;
}

/**
 * ppc440spe_rxor_set_region_data -
 */
static void ppc440spe_rxor_set_region (ppc440spe_desc_t *desc,
	u8 xor_arg_no, u32 mask)
{
	xor_cb_t *xcb = desc->hw_desc;

	xcb->ops [xor_arg_no].h |= mask;
}

/**
 * ppc440spe_rxor_set_src -
 */
static void ppc440spe_rxor_set_src (ppc440spe_desc_t *desc,
	u8 xor_arg_no, dma_addr_t addr)
{
	xor_cb_t *xcb = desc->hw_desc;

	xcb->ops [xor_arg_no].h |= DMA_CUED_XOR_BASE;
	xcb->ops [xor_arg_no].l = addr;
}

/**
 * ppc440spe_rxor_set_mult -
 */
static void ppc440spe_rxor_set_mult (ppc440spe_desc_t *desc,
	u8 xor_arg_no, u8 idx, u8 mult)
{
	xor_cb_t *xcb = desc->hw_desc;

	xcb->ops [xor_arg_no].h |= mult << (DMA_CUED_MULT1_OFF + idx * 8);
}

/**
 * ppc440spe_wxor_set_base
 */
static void ppc440spe_wxor_set_base (ppc440spe_desc_t *desc)
{
	xor_cb_t *xcb = desc->hw_desc;

	xcb->cbtah = DMA_CUED_XOR_BASE;
	xcb->cbtah |= (1 << DMA_CUED_MULT1_OFF);
}

/**
 * ppc440spe_adma_check_threshold - append CDBs to h/w chain if threshold
 *	has been achieved
 */
static void ppc440spe_adma_check_threshold(ppc440spe_ch_t *chan)
{
	dev_dbg(chan->device->common.dev, "ppc440spe adma%d: pending: %d\n",
		chan->device->id, chan->pending);

	if (chan->pending >= PPC440SPE_ADMA_THRESHOLD) {
		chan->pending = 0;
		ppc440spe_chan_append(chan);
	}
}

/**
 * ppc440spe_adma_tx_submit - submit new descriptor group to the channel
 *	(it's not necessary that descriptors will be submitted to the h/w
 *	chains too right now)
 */
static dma_cookie_t ppc440spe_adma_tx_submit(struct dma_async_tx_descriptor *tx)
{
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *group_start, *old_chain_tail;
	int slot_cnt;
	int slots_per_op;
	dma_cookie_t cookie;

	group_start = sw_desc->group_head;
	slot_cnt = group_start->slot_cnt;
	slots_per_op = group_start->slots_per_op;

	spin_lock_bh(&chan->lock);

	cookie = ppc440spe_desc_assign_cookie(chan, sw_desc);

	if (unlikely(list_empty(&chan->chain))) {
		/* first peer */
		list_splice_init(&sw_desc->group_list, &chan->chain);
		chan_first_cdb[chan->device->id] = group_start;
	} else {
		/* isn't first peer, bind CDBs to chain */
		old_chain_tail = list_entry(chan->chain.prev,
			ppc440spe_desc_t, chain_node);
		list_splice_init(&sw_desc->group_list,
		    &old_chain_tail->chain_node);
		/* fix up the hardware chain */
		ppc440spe_desc_set_link(chan, old_chain_tail, group_start);
	}

	/* increment the pending count by the number of operations */
	chan->pending += slot_cnt / slots_per_op;
	ppc440spe_adma_check_threshold(chan);
	spin_unlock_bh(&chan->lock);

	dev_dbg(chan->device->common.dev,
		"ppc440spe adma%d: %s cookie: %d slot: %d tx %p\n",
		chan->device->id,__FUNCTION__,
		sw_desc->async_tx.cookie, sw_desc->idx, sw_desc);

	return cookie;
}

/**
 * ppc440spe_adma_prep_dma_interrupt - prepare CDB for a pseudo DMA operation
 */
static struct dma_async_tx_descriptor *ppc440spe_adma_prep_dma_interrupt(
		struct dma_chan *chan)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *sw_desc, *group_start;
	int slot_cnt, slots_per_op;

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d: %s\n", ppc440spe_chan->device->id,
		__FUNCTION__);

	spin_lock_bh(&ppc440spe_chan->lock);
	slot_cnt = slots_per_op = 1;
	sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
			slots_per_op);
	if (sw_desc) {
		group_start = sw_desc->group_head;
		ppc440spe_desc_init_interrupt(group_start, ppc440spe_chan);
		group_start->unmap_len = 0;
	}
	spin_unlock_bh(&ppc440spe_chan->lock);

	return sw_desc ? &sw_desc->async_tx : NULL;
}

/**
 * ppc440spe_adma_prep_dma_memcpy - prepare CDB for a MEMCPY operation
 */
static struct dma_async_tx_descriptor *ppc440spe_adma_prep_dma_memcpy(
		struct dma_chan *chan, size_t len, int int_en)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *sw_desc, *group_start;
	int slot_cnt, slots_per_op;
	if (unlikely(!len))
		return NULL;
	BUG_ON(unlikely(len > PPC440SPE_ADMA_DMA_MAX_BYTE_COUNT));

	spin_lock_bh(&ppc440spe_chan->lock);

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d: %s len: %u int_en %d\n",
		ppc440spe_chan->device->id, __FUNCTION__, len, int_en);

	slot_cnt = slots_per_op = 1;
	sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
		slots_per_op);
	if (sw_desc) {
		group_start = sw_desc->group_head;
		ppc440spe_desc_init_memcpy(group_start, int_en);
		sw_desc->async_tx.tx_set_src =
			ppc440spe_adma_memcpy_xor_set_src;
		sw_desc->async_tx.tx_set_dest = ppc440spe_adma_set_dest;
		ppc440spe_desc_set_byte_count(group_start, ppc440spe_chan, len);
	}
	spin_unlock_bh(&ppc440spe_chan->lock);

	return sw_desc ? &sw_desc->async_tx : NULL;
}

/**
 * ppc440spe_adma_prep_dma_memset - prepare CDB for a MEMSET operation
 */
static struct dma_async_tx_descriptor *ppc440spe_adma_prep_dma_memset(
		struct dma_chan *chan, int value, size_t len, int int_en)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *sw_desc, *group_start;
	int slot_cnt, slots_per_op;
	if (unlikely(!len))
		return NULL;
	BUG_ON(unlikely(len > PPC440SPE_ADMA_DMA_MAX_BYTE_COUNT));

	spin_lock_bh(&ppc440spe_chan->lock);

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d: %s cal: %u len: %u int_en %d\n",
		ppc440spe_chan->device->id, __FUNCTION__, value, len, int_en);

	slot_cnt = slots_per_op = 1;
	sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
		slots_per_op);
	if (sw_desc) {
		group_start = sw_desc->group_head;
		ppc440spe_desc_init_memset(group_start, value, int_en);
		ppc440spe_desc_set_byte_count(group_start, ppc440spe_chan, len);
		sw_desc->async_tx.tx_set_dest = ppc440spe_adma_set_dest;
		sw_desc->unmap_len = len;
	}
	spin_unlock_bh(&ppc440spe_chan->lock);

	return sw_desc ? &sw_desc->async_tx : NULL;
}

/**
 * ppc440spe_adma_prep_dma_xor - prepare CDB for a XOR operation
 */
static struct dma_async_tx_descriptor *ppc440spe_adma_prep_dma_xor(
		struct dma_chan *chan, u32 src_cnt, size_t len,
		int int_en)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *sw_desc, *group_start;
	int slot_cnt, slots_per_op;
	if (unlikely(!len))
		return NULL;
	BUG_ON(unlikely(len > PPC440SPE_ADMA_XOR_MAX_BYTE_COUNT));

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d: %s src_cnt: %d len: %u int_en: %d\n",
		ppc440spe_chan->device->id, __FUNCTION__, src_cnt, len, int_en);

	spin_lock_bh(&ppc440spe_chan->lock);
	slot_cnt = ppc440spe_chan_xor_slot_count(len, src_cnt, &slots_per_op);
	sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
			slots_per_op);
	if (sw_desc) {
		group_start = sw_desc->group_head;
		ppc440spe_desc_init_xor(group_start, src_cnt, int_en);
		ppc440spe_desc_set_byte_count(group_start, ppc440spe_chan, len);
		sw_desc->unmap_len = len;
		sw_desc->async_tx.tx_set_src =
			ppc440spe_adma_memcpy_xor_set_src;
		sw_desc->async_tx.tx_set_dest = ppc440spe_adma_set_dest;
	}
	spin_unlock_bh(&ppc440spe_chan->lock);

	return sw_desc ? &sw_desc->async_tx : NULL;
}

static inline void ppc440spe_desc_set_xor_src_cnt (ppc440spe_desc_t *desc,
		int src_cnt);
static void ppc440spe_init_rxor_cursor (ppc440spe_rxor_cursor_t *cursor);

/**
 * ppc440spe_adma_init_dma2rxor_slot -
 */
static void ppc440spe_adma_init_dma2rxor_slot (ppc440spe_desc_t *desc,
		struct page **sas, int src_cnt)
{
	int i;
	/* initialize CDB */
	for (i=0; i<src_cnt; i++) {
		ppc440spe_adma_dma2rxor_prep_src(desc,
			&desc->rxor_cursor,
			i, desc->src_cnt,
			(u32)page_address(sas[i]));
	}
}

static void ppc440spe_adma_dma2rxor_set_dest (dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index);

static ppc440spe_desc_t *ppc440spe_dma2rxor_prep_pqxor (
		ppc440spe_ch_t *ppc440spe_chan,
		struct page **sas, u32 src_cnt, u32 dst_cnt, size_t len,
		int int_en)
{
	int slot_cnt, descs_per_op;
	ppc440spe_desc_t *sw_desc = NULL, *iter;
	unsigned long op = 0;

	spin_lock_bh(&ppc440spe_chan->lock);
	slot_cnt = ppc440spe_chan_pqxor_slot_count(sas,src_cnt,len);

	/* FIXME: assume maximum 16 sources only */
	descs_per_op = slot_cnt;
	slot_cnt = slot_cnt * dst_cnt;

	sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
		/* slots_per_op = */ 1);

	if (sw_desc) {
		op = slot_cnt;
		list_for_each_entry(iter, &sw_desc->group_list, chain_node) {
			ppc440spe_desc_init_dma2rxor(iter, dst_cnt, src_cnt,
				--op ? 0 : int_en);
			ppc440spe_desc_set_byte_count(iter, ppc440spe_chan,
				len);

			iter->unmap_len = len;
			iter->async_tx.tx_set_src =
				ppc440spe_adma_pqxor_set_src;
			iter->async_tx.tx_set_dest =
				ppc440spe_adma_dma2rxor_set_dest;
			iter->async_tx.tx_set_src_mult =
				ppc440spe_adma_pqxor_set_src_mult;

			ppc440spe_init_rxor_cursor(&(iter->rxor_cursor));
			iter->rxor_cursor.len = len;
			iter->descs_per_op = descs_per_op;
		}
		op = 0;
		list_for_each_entry(iter, &sw_desc->group_list, chain_node) {
			op++;
			if (op % descs_per_op == 0)
				ppc440spe_adma_init_dma2rxor_slot (
					iter, sas, src_cnt);
			if (likely(!list_is_last(&iter->chain_node,
					&sw_desc->group_list))) {
				/* set 'next' pointer */
				iter->hw_next = list_entry(iter->chain_node.next,
					ppc440spe_desc_t, chain_node);
				ppc440spe_xor_set_link (iter, iter->hw_next);
			} else {
				/* this is the last descriptor. */
				iter->hw_next = NULL;
			}
		}

		/* fixup head descriptor */
		sw_desc->dst_cnt = dst_cnt;
	}
	spin_unlock_bh(&ppc440spe_chan->lock);
	ppc440spe_desc_set_rxor_block_size(len);
	return sw_desc;
}

/**
 * ppc440spe_adma_prep_dma_pqxor - prepare CDB (group) for a GF-XOR operation
 */
static struct dma_async_tx_descriptor *ppc440spe_adma_prep_dma_pqxor(
		struct dma_chan *chan, 	struct page **sas,
		u32 src_cnt, u32 dst_cnt,
		size_t len, int zero_dst, int int_en)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *sw_desc = NULL, *iter;
	int slot_cnt, slots_per_op;
	unsigned long op = 0;

	/* If RAID-6 capabilities were not activated there's no sense
	 * in trying to use them
	 */
	if (unlikely(!ppc440spe_r6_enabled))
		return NULL;
	if (unlikely(!len))
		return NULL;

	BUG_ON(unlikely(len > PPC440SPE_ADMA_XOR_MAX_BYTE_COUNT));
	BUG_ON(!src_cnt || !dst_cnt || dst_cnt > DMA_DEST_MAX_NUM);

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d: %s src_cnt: %d len: %u int_en: %d\n",
		ppc440spe_chan->device->id, __FUNCTION__, src_cnt, len, int_en);

	switch (ppc440spe_chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/*  select operations WXOR/RXOR depending on the
		 * source addresses of operators and the number
		 * of destinations (RXOR support only Q-parity calculations)
		 */
		set_bit(PPC440SPE_DESC_WXOR, &op);
		if (!test_and_set_bit(PPC440SPE_RXOR_RUN,
				&ppc440spe_rxor_state)) {
			/* no active RXOR;
			 * do RXOR if:
			 * - destination os only one,
			 * - there are more than 1 source,
			 * - len is aligned on 512-byte boundary,
			 * - source addresses fit to one of 4 possible regions.
			 */
			if (dst_cnt == 1 && src_cnt > 1 &&
			    !(len & ~MQ0_CF2H_RXOR_BS_MASK) &&
			    (page_to_bus(sas[0]) + len) ==
						page_to_bus(sas[1])) {
				/* may do RXOR R1 R2 */
				set_bit(PPC440SPE_DESC_RXOR, &op);
				if (src_cnt != 2) {
					/* may try to enhance region of RXOR */
					if ((page_to_bus(sas[1]) + len) ==
					    page_to_bus(sas[2])) {
						/* do RXOR R1 R2 R3 */
						set_bit(PPC440SPE_DESC_RXOR123,
							&op);
					} else
					if ((page_to_bus(sas[1]) + len * 2) ==
					    page_to_bus(sas[2])) {
						/* do RXOR R1 R2 R4 */
						set_bit(PPC440SPE_DESC_RXOR124,
							&op);
					} else
					if ((page_to_bus(sas[1]) + len * 3) ==
					    page_to_bus(sas[2])) {
						/* do RXOR R1 R2 R5 */
						set_bit(PPC440SPE_DESC_RXOR125,
							&op);
					} else {
						/* do RXOR R1 R2 */
						set_bit(PPC440SPE_DESC_RXOR12,
							&op);
					}
				} else {
					/* do RXOR R1 R2 */
					set_bit(PPC440SPE_DESC_RXOR12, &op);
				}
			}

			if (!test_bit(PPC440SPE_DESC_RXOR, &op)) {
				/* can not do this operation with RXOR */
				clear_bit(PPC440SPE_RXOR_RUN,
					&ppc440spe_rxor_state);
			} else {
				/* can do; set block size right now */
				ppc440spe_desc_set_rxor_block_size(len);
			}
		}

		/* Number of necessary slots depends on operation type
				selected */
		if (!test_bit(PPC440SPE_DESC_RXOR, &op)) {
			/*  This is a WXOR only chain. Need descriptors for each
			 * source to GF-XOR them with WXOR, and need descriptors
			 * for each destination to zero them with WXOR
			 */
			slot_cnt = src_cnt;

			if (zero_dst) {
				slot_cnt += dst_cnt;
				set_bit(PPC440SPE_ZERO_DST, &op);
			}
		} else {
			/*  Need 1 descriptor for RXOR operation, and
			 * need (src_cnt - (2 or 3)) for WXOR of sources
			 * remained (if any)
			 *  Thus we have 1 CDB for RXOR, let the set_dst
			 * function think that this is just a zeroing descriptor
			 * and skip it when walking through the chain.
			 * So set PPC440SPE_ZERO_DST.
			*/
			set_bit(PPC440SPE_ZERO_DST, &op);

			if (test_bit(PPC440SPE_DESC_RXOR12, &op))
				slot_cnt = src_cnt - 1;
			else
				slot_cnt = src_cnt - 2;

			/*  Thus we have either RXOR only chain or
			 * mixed RXOR/WXOR
			 */
			if (slot_cnt == 1) {
				/* RXOR only chain */
				clear_bit(PPC440SPE_DESC_WXOR, &op);
			}
		}
		/* for both RXOR/WXOR each descriptor occupies one slot */
		slots_per_op = 1;

		spin_lock_bh(&ppc440spe_chan->lock);
		sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
		    slots_per_op);
		if (sw_desc) {
			ppc440spe_desc_init_pqxor(sw_desc, dst_cnt, src_cnt,
					int_en, op);

			/* Setup PQ_XOR type foreach slot just allocated */
			list_for_each_entry(iter, &sw_desc->group_list,
					chain_node) {
				iter->async_tx.tx_set_src =
				    ppc440spe_adma_pqxor_set_src;
				iter->async_tx.tx_set_dest =
				    ppc440spe_adma_pqxor_set_dest;
				ppc440spe_desc_set_byte_count(iter,
					ppc440spe_chan, len);
				iter->unmap_len = len;
				iter->async_tx.tx_set_src_mult =
				    ppc440spe_adma_pqxor_set_src_mult;
			}
		}
		spin_unlock_bh(&ppc440spe_chan->lock);
		break;

	case PPC440SPE_XOR_ID:
		sw_desc = ppc440spe_dma2rxor_prep_pqxor (ppc440spe_chan,
				sas, src_cnt, dst_cnt, len, int_en);
		break;
	}

	return sw_desc ? &sw_desc->async_tx : NULL;
}

/**
 * ppc440spe_adma_prep_dma_pqzero_sum - prepare CDB group for
 * a PQZERO_SUM operation
 */
static struct dma_async_tx_descriptor *ppc440spe_adma_prep_dma_pqzero_sum(
		struct dma_chan *chan,
		u32 src_cnt, u32 dst_cnt, size_t len,
		u32 *presult, u32 *qresult, int int_en)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *sw_desc, *iter;
	int slot_cnt, slots_per_op, idst = dst_cnt;

	/* If RAID-6 capabilities were not activated there's no sense
	 * in trying to use them
	 */
	if (unlikely(!ppc440spe_r6_enabled))
		return NULL;

	BUG_ON(!src_cnt || !dst_cnt || dst_cnt > DMA_DEST_MAX_NUM);

	/* Always use WXOR for P/Q calculations (two destinations).
	 * Need two extra slots to verify results are zero.
	 */
	slot_cnt = src_cnt + dst_cnt;
	slots_per_op = 1;

	spin_lock_bh(&ppc440spe_chan->lock);
	sw_desc = ppc440spe_adma_alloc_slots(ppc440spe_chan, slot_cnt,
	    slots_per_op);
	if (sw_desc) {
		ppc440spe_desc_init_pqzero_sum(sw_desc, dst_cnt, src_cnt,
		    int_en);

		/* Setup PQ_XOR type foreach slot just allocated */
		list_for_each_entry(iter, &sw_desc->group_list, chain_node) {
			ppc440spe_desc_set_byte_count(iter, ppc440spe_chan,
			    len);
			iter->unmap_len = len;
			iter->async_tx.tx_set_src =
			    ppc440spe_adma_pqzero_sum_set_src;
			iter->async_tx.tx_set_dest =
			    ppc440spe_adma_pqzero_sum_set_dest;
			iter->async_tx.tx_set_src_mult =
			    ppc440spe_adma_pqzero_sum_set_src_mult;
		}
		/* Setup zero QWORDs into DCHECK CDBs */
		list_for_each_entry_reverse(iter, &sw_desc->group_list,
		    chain_node) {
			/*
			 * The last CDB corresponds to P-parity check
			 * (if any), the one before last CDB corresponds
			 * Q-parity check
			 */
			if (idst == DMA_DEST_MAX_NUM) {
				iter->xor_check_result = (idst == dst_cnt) ?
					presult : qresult;
			} else {
				iter->xor_check_result = qresult;
			}
			/*
			 * set it to zero, if check fail then result will
			 * be updated
			 */
			*iter->xor_check_result = 0;
			ppc440spe_desc_set_dcheck(iter, ppc440spe_chan,
			    ppc440spe_qword);
			if (!(--dst_cnt))
				break;
		}
	}
	spin_unlock_bh(&ppc440spe_chan->lock);
	return sw_desc ? &sw_desc->async_tx : NULL;
}

/**
 * ppc440spe_adma_set_dest - set destination address into descriptor
 */
static void ppc440spe_adma_set_dest(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index)
{
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	BUG_ON(index >= sw_desc->dst_cnt);

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/* to do: support transfers lengths >
		 * PPC440SPE_ADMA_DMA/XOR_MAX_BYTE_COUNT
		 */
		ppc440spe_desc_set_dest_addr(sw_desc->group_head,
			chan, 0, addr, index);
		break;
	case PPC440SPE_XOR_ID:
		sw_desc = ppc440spe_get_group_entry(sw_desc, index);
		ppc440spe_desc_set_dest_addr(sw_desc,
			chan, 0, addr, index);
		break;
	}
}


static void ppc440spe_adma_dma2rxor_set_dest (dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index)
{
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *iter;
	int i;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		BUG();
		break;
	case PPC440SPE_XOR_ID:
		iter = ppc440spe_get_group_entry(sw_desc,
			sw_desc->descs_per_op*index);
		for (i=0;i<sw_desc->descs_per_op;i++) {
			ppc440spe_desc_set_dest_addr(iter,
				chan, 0, addr, index);
			if (i) ppc440spe_wxor_set_base (iter);
			iter = list_entry (iter->chain_node.next,
				ppc440spe_desc_t, chain_node);
		}
		break;
	}
}

/**
 * ppc440spe_adma_pq_xor_set_dest - set destination address into descriptor
 * for the PQXOR operation
 */
static void ppc440spe_adma_pqxor_set_dest(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index)
{
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx), *iter;
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);

	BUG_ON(index >= sw_desc->dst_cnt);
		BUG_ON(test_bit(PPC440SPE_DESC_RXOR, &sw_desc->flags) && index);

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/* walk through the WXOR source list and set P/Q-destinations
		 * for each slot:
		 */
		if (test_bit(PPC440SPE_DESC_WXOR, &sw_desc->flags)) {
			/* If this is RXOR/WXOR chain then dst_cnt == 1
			 * and first WXOR descriptor is the second in RXOR/WXOR
			 * chain
			 */
			if (!test_bit(PPC440SPE_ZERO_DST, &sw_desc->flags))
				iter = ppc440spe_get_group_entry(sw_desc, 0);
			else
				iter = ppc440spe_get_group_entry(sw_desc,
						sw_desc->dst_cnt);
			list_for_each_entry_from(iter, &sw_desc->group_list,
					chain_node) {
				ppc440spe_desc_set_dest_addr(iter, chan,
					DMA_CUED_XOR_BASE, addr, index);
			}
			if (!test_bit(PPC440SPE_DESC_RXOR, &sw_desc->flags) &&
			     test_bit(PPC440SPE_ZERO_DST, &sw_desc->flags)) {
			/*  In a WXOR-only case we probably has had
			 * a reasonable data at P/Q addresses, so
			 * the first operation in chain will be
				 * zeroing P/Q dest:
				 * WXOR (Q, 1*Q) -> 0.
				 *
				 *  To do this (clear) update the descriptor
				 * (P or Q depending on index) as follows:
				 * addr is destination (0 corresponds to SG2):
				 */
				iter = ppc440spe_get_group_entry (sw_desc,
					index);
			ppc440spe_desc_set_dest_addr(iter, chan,
			    DMA_CUED_XOR_BASE, addr, 0);
				/* ... and the addr is source: */
			ppc440spe_desc_set_src_addr(iter, chan, 0,
			    DMA_CUED_XOR_HB, addr);
				/* addr is always SG2 then the mult is always
					DST1 */
			ppc440spe_desc_set_src_mult(iter, chan,
			    DMA_CUED_MULT1_OFF, DMA_CDB_SG_DST1, 1);
			}
		}

		if (test_bit(PPC440SPE_DESC_RXOR, &sw_desc->flags)) {
		/*
		 * setup Q-destination for RXOR slot (
		 * it shall be a HB address)
		 */
			iter = ppc440spe_get_group_entry (sw_desc, index);
		ppc440spe_desc_set_dest_addr(iter, chan, DMA_CUED_XOR_HB, addr,
		    0);
		}
		break;
	case PPC440SPE_XOR_ID:
		iter = ppc440spe_get_group_entry (sw_desc, index);
		ppc440spe_desc_set_dest_addr(iter, chan, 0, addr, 0);
		break;
	}
}

/**
 * ppc440spe_adma_pq_zero_sum_set_dest - set destination address into descriptor
 * for the PQZERO_SUM operation
 */
static void ppc440spe_adma_pqzero_sum_set_dest	(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx, int index)
{
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx), *iter, *end;
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);

	BUG_ON(index >= sw_desc->dst_cnt);

		/* walk through the WXOR source list and set P/Q-destinations
		 * for each slot
		 */
		end = ppc440spe_get_group_entry(sw_desc, sw_desc->src_cnt);
		list_for_each_entry(iter, &sw_desc->group_list, chain_node) {
			if (unlikely(iter == end))
				break;
		ppc440spe_desc_set_dest_addr(iter, chan, DMA_CUED_XOR_BASE,
				 addr, index);
		}
		/*  The descriptors remain are DATACHECK. These have no need in
		 * destination. Actually, these destination are used there
		 * as a sources for check operation. So, set addr ass source.
		 */
		end = ppc440spe_get_group_entry(sw_desc, sw_desc->src_cnt
				+ index);
		BUG_ON(!end);
		ppc440spe_desc_set_src_addr(end, chan, 0, 0, addr);
}

/**
 * ppc440spe_desc_set_xor_src_cnt (ppc440spe_desc_t *desc, int src_cnt)
 */
static inline void ppc440spe_desc_set_xor_src_cnt (ppc440spe_desc_t *desc,
		int src_cnt)
{
	xor_cb_t *hw_desc = desc->hw_desc;
	hw_desc->cbc &= ~XOR_CDCR_OAC_MSK;
	hw_desc->cbc |= src_cnt;
}

/**
 * ppc440spe_adma_pqxor_set_src - set source address into descriptor
 */
static void ppc440spe_adma_pqxor_set_src(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx,
		int index)
{
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	dma_addr_t haddr = 0;
	ppc440spe_desc_t *iter;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		/* DMA0,1 may do: WXOR, RXOR, RXOR+WXORs chain
		 */
		if (test_bit(PPC440SPE_DESC_RXOR, &sw_desc->flags)) {
			/* RXOR-only or RXOR/WXOR operation */
			int iskip = test_bit(PPC440SPE_DESC_RXOR12,
				&sw_desc->flags) ?  2 : 3;

			if (index == 0) {
				/* 1st slot (RXOR) */
				/* setup sources region (R1-2-3, R1-2-4,
					or R1-2-5)*/
				if (test_bit(PPC440SPE_DESC_RXOR12,
						&sw_desc->flags))
					haddr = DMA_RXOR12 <<
						DMA_CUED_REGION_OFF;
			else if (test_bit(PPC440SPE_DESC_RXOR123,
			    &sw_desc->flags))
					haddr = DMA_RXOR123 <<
						DMA_CUED_REGION_OFF;
			else if (test_bit(PPC440SPE_DESC_RXOR124,
			    &sw_desc->flags))
					haddr = DMA_RXOR124 <<
						DMA_CUED_REGION_OFF;
			else if (test_bit(PPC440SPE_DESC_RXOR125,
			    &sw_desc->flags))
					haddr = DMA_RXOR125 <<
						DMA_CUED_REGION_OFF;
				else
					BUG();
				haddr |= DMA_CUED_XOR_BASE;
				sw_desc = sw_desc->group_head;
			} else if (index < iskip) {
				/* 1st slot (RXOR)
			 * shall actually set source address only once
			 * instead of first <iskip>
				 */
				sw_desc = NULL;
			} else {
				/* second and next slots (WXOR);
				 * skip first slot with RXOR
				 */
				haddr = DMA_CUED_XOR_HB;
			sw_desc = ppc440spe_get_group_entry(sw_desc,
			    index - iskip + 1);
			}
		} else {
			/* WXOR-only operation;
			 * skip first slots with destinations
			 */
			haddr = DMA_CUED_XOR_HB;
			if (!test_bit(PPC440SPE_ZERO_DST, &sw_desc->flags))
				sw_desc = ppc440spe_get_group_entry(sw_desc,
					index);
			else
				sw_desc = ppc440spe_get_group_entry(sw_desc,
					sw_desc->dst_cnt + index);
		}

		if (likely(sw_desc))
			ppc440spe_desc_set_src_addr(sw_desc, chan, index, haddr,
					addr);
		break;
	case PPC440SPE_XOR_ID:
		/* DMA2 may do Biskup
		 */
		/* both P & Q calculations required; set Q mult here */
		iter = sw_desc->group_head;
		if (iter->dst_cnt == 2) {

			/* both P & Q calculations required; set Q mult here */

			ppc440spe_adma_dma2rxor_set_src(iter, index, addr);
			/* this is for P. Actually sw_desc already points
			 * to the second CDB though.
			 */
			iter = ppc440spe_get_group_entry(sw_desc,
				sw_desc->descs_per_op);
		}
		ppc440spe_adma_dma2rxor_set_src(iter, index, addr);
		break;
	}
}

/**
 * ppc440spe_adma_pqzero_sum_set_src - set source address into descriptor
 */
static void ppc440spe_adma_pqzero_sum_set_src(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx,
		int index)
{
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	dma_addr_t haddr = DMA_CUED_XOR_HB;

		sw_desc = ppc440spe_get_group_entry(sw_desc, index);

	if (likely(sw_desc))
		ppc440spe_desc_set_src_addr(sw_desc, chan, index, haddr, addr);
}

/**
 * ppc440spe_adma_memcpy_xor_set_src - set source address into descriptor
 */
static void ppc440spe_adma_memcpy_xor_set_src(dma_addr_t addr,
		struct dma_async_tx_descriptor *tx,
		int index)
{
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);

	sw_desc = sw_desc->group_head;

	if (likely(sw_desc))
		ppc440spe_desc_set_src_addr(sw_desc, chan, index, 0, addr);
}

/**
 * ppc440spe_adma_dma2rxor_inc_addr  -
 */
static void ppc440spe_adma_dma2rxor_inc_addr (ppc440spe_desc_t *desc,
	ppc440spe_rxor_cursor_t *cursor, int index, int src_cnt)
{
	cursor->addr_count++;
	if (index == src_cnt-1) {
		ppc440spe_desc_set_xor_src_cnt (desc,
			cursor->addr_count);
		if (cursor->desc_count) {
			ppc440spe_wxor_set_base (desc);
		}
	} else if (cursor->addr_count == XOR_MAX_OPS) {
		ppc440spe_desc_set_xor_src_cnt (desc,
			cursor->addr_count);
		if (cursor->desc_count) {
			ppc440spe_wxor_set_base (desc);
		}
		cursor->addr_count = 0;
		cursor->desc_count++;
	}
}

/**
 * ppc440spe_adma_dma2rxor_prep_src - setup RXOR types in DMA2 CDB
 */
static int ppc440spe_adma_dma2rxor_prep_src (ppc440spe_desc_t *hdesc,
		ppc440spe_rxor_cursor_t *cursor, int index,
		int src_cnt, u32 addr)
{
	u32 aligned = 1, offset = cursor->len * cursor->xor_count;
	int rval = 0;
	u32 sign;
	ppc440spe_desc_t *desc = hdesc;
	int i;

	for (i=0;i<cursor->desc_count;i++) {
		desc = list_entry (hdesc->chain_node.next, ppc440spe_desc_t,
			chain_node);
	}

	switch (cursor->state) {
		case 0:
			if (addr == cursor->addrl + cursor->len ) {
				/* direct RXOR */
				cursor->state = 1;
				cursor->xor_count++;
				if (index == src_cnt-1) {
					ppc440spe_rxor_set_region (desc,
						cursor->addr_count,
						DMA_RXOR12 <<
							DMA_CUED_REGION_OFF);
					ppc440spe_adma_dma2rxor_inc_addr (
						desc, cursor, index, src_cnt);
				}
			} else if (cursor->addrl == addr + cursor->len) {
				/* reverse RXOR */
				cursor->state = 1;
				cursor->xor_count++;
				set_bit (cursor->addr_count,
						&desc->reverse_flags[0]);
				if (index == src_cnt-1) {
					ppc440spe_rxor_set_region (desc,
						cursor->addr_count,
						DMA_RXOR12 <<
							DMA_CUED_REGION_OFF);
					ppc440spe_adma_dma2rxor_inc_addr (
						desc, cursor, index, src_cnt);
				}
			} else {
				printk (KERN_ERR "Cannot build "
					"DMA2 RXOR command block.\n");
				BUG ();
			}
			break;
		case 1:
			sign = test_bit (cursor->addr_count,
					desc->reverse_flags)
				? -1 : 1;
			if (index == src_cnt-2 || (sign == -1
				&& addr != cursor->addrl - 2*cursor->len)) {
				cursor->state = 0;
				cursor->xor_count = 1;
				cursor->addrl = addr;
				ppc440spe_rxor_set_region (desc,
					cursor->addr_count,
					DMA_RXOR12 << DMA_CUED_REGION_OFF);
				ppc440spe_adma_dma2rxor_inc_addr (
					desc, cursor, index, src_cnt);
			} else if (addr == cursor->addrl + 2*sign*cursor->len) {
				cursor->state = 2;
				cursor->xor_count = 0;
				ppc440spe_rxor_set_region (desc,
					cursor->addr_count,
					DMA_RXOR123 << DMA_CUED_REGION_OFF);
				if (index == src_cnt-1) {
					ppc440spe_adma_dma2rxor_inc_addr (
						desc, cursor, index, src_cnt);
				}
			} else if (addr == cursor->addrl + 3*cursor->len) {
				cursor->state = 2;
				cursor->xor_count = 0;
				ppc440spe_rxor_set_region (desc,
					cursor->addr_count,
					DMA_RXOR124 << DMA_CUED_REGION_OFF);
				if (index == src_cnt-1) {
					ppc440spe_adma_dma2rxor_inc_addr (
						desc, cursor, index, src_cnt);
				}
			} else if (addr == cursor->addrl + 4*cursor->len) {
				cursor->state = 2;
				cursor->xor_count = 0;
				ppc440spe_rxor_set_region (desc,
					cursor->addr_count,
					DMA_RXOR125 << DMA_CUED_REGION_OFF);
				if (index == src_cnt-1) {
					ppc440spe_adma_dma2rxor_inc_addr (
						desc, cursor, index, src_cnt);
				}
			} else {
				cursor->state = 0;
				cursor->xor_count = 1;
				cursor->addrl = addr;
				ppc440spe_rxor_set_region (desc,
					cursor->addr_count,
					DMA_RXOR12 << DMA_CUED_REGION_OFF);
				ppc440spe_adma_dma2rxor_inc_addr (
					desc, cursor, index, src_cnt);
			}
			break;
		case 2:
			cursor->state = 0;
			cursor->addrl = addr;
			cursor->xor_count++;
			if (index) {
				ppc440spe_adma_dma2rxor_inc_addr (
					desc, cursor, index, src_cnt);
			}
			break;
	}

	return rval;
}

/**
 * ppc440spe_adma_dma2rxor_set_src - set RXOR source address; it's assumed that
 *	ppc440spe_adma_dma2rxor_prep_src() has already done prior this call
 */
static void ppc440spe_adma_dma2rxor_set_src (ppc440spe_desc_t *desc,
		int index, dma_addr_t addr)
{
	xor_cb_t *xcb = desc->hw_desc;
	int k = 0, op = 0, lop = 0;

	/* get the RXOR operand which corresponds to index addr */
	while (op <= index) {
		lop = op;
		if (k == XOR_MAX_OPS) {
			k = 0;
			desc = list_entry (desc->chain_node.next,
				ppc440spe_desc_t, chain_node);
			xcb = desc->hw_desc;

		}
		if ((xcb->ops[k++].h & (DMA_RXOR12 << DMA_CUED_REGION_OFF)) ==
		    (DMA_RXOR12 << DMA_CUED_REGION_OFF))
			op += 2;
		else
			op += 3;
	}

	if (test_bit(/*PPC440SPE_DESC_RXOR_REV*/k-1, desc->reverse_flags)) {
		/* reverse operand order; put last op in RXOR group */
		if (index == op - 1)
			ppc440spe_rxor_set_src(desc, k - 1, addr);
	} else {
		/* direct operand order; put first op in RXOR group */
		if (index == lop)
			ppc440spe_rxor_set_src(desc, k - 1, addr);
	}
}

/**
 * ppc440spe_adma_dma2rxor_set_mult - set RXOR multipliers; it's assumed that
 *	ppc440spe_adma_dma2rxor_prep_src() has already done prior this call
 */
static void ppc440spe_adma_dma2rxor_set_mult (ppc440spe_desc_t *desc,
		int index, u8 mult)
{
	xor_cb_t *xcb = desc->hw_desc;
	int k = 0, op = 0, lop = 0;

	/* get the RXOR operand which corresponds to index mult */
	while (op <= index) {
		lop = op;
		if (k == XOR_MAX_OPS) {
			k = 0;
			desc = list_entry (desc->chain_node.next,
				ppc440spe_desc_t, chain_node);
			xcb = desc->hw_desc;

		}
		if ((xcb->ops[k++].h & (DMA_RXOR12 << DMA_CUED_REGION_OFF)) ==
		    (DMA_RXOR12 << DMA_CUED_REGION_OFF))
			op += 2;
		else
			op += 3;
	}

	if (test_bit(/*PPC440SPE_DESC_RXOR_REV*/k-1, desc->reverse_flags)) {
		/* reverse order */
		ppc440spe_rxor_set_mult(desc, k - 1, op - index - 1, mult);
	} else {
		/* direct order */
		ppc440spe_rxor_set_mult(desc, k - 1, index - lop, mult);
	}
}

/**
 * ppc440spe_init_rxor_cursor -
 */
static void ppc440spe_init_rxor_cursor (ppc440spe_rxor_cursor_t *cursor)
{
	memset (cursor, 0, sizeof (ppc440spe_rxor_cursor_t));
	cursor->state = 2;
}

/**
 * ppc440spe_adma_pqxor_set_src_mult - set multiplication coefficient into
 * descriptor for the PQXOR operation
 */
static void ppc440spe_adma_pqxor_set_src_mult (unsigned char mult,
		struct dma_async_tx_descriptor *tx,
		int index)
{
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	u32 mult_idx, mult_dst;
	ppc440spe_desc_t *iter;

	switch (chan->device->id) {
	case PPC440SPE_DMA0_ID:
	case PPC440SPE_DMA1_ID:
		if (test_bit(PPC440SPE_DESC_RXOR, &sw_desc->flags)) {
			int region = test_bit(PPC440SPE_DESC_RXOR12,
					&sw_desc->flags) ? 2 : 3;

			if (index < region) {
				/* RXOR multipliers */
				sw_desc = ppc440spe_get_group_entry(sw_desc, 0);
				mult_idx = DMA_CUED_MULT1_OFF + (index << 3);
				mult_dst = DMA_CDB_SG_SRC;
			} else {
				/* WXOR multiplier */
			sw_desc = ppc440spe_get_group_entry(sw_desc,
			    index - region + 1);
				mult_idx = DMA_CUED_MULT1_OFF;
				mult_dst = DMA_CDB_SG_DST1;
			}
		} else {
			/* WXOR-only;
			 * skip first slots with destinations (if ZERO_DST has
			 * place)
			 */
			if (!test_bit(PPC440SPE_ZERO_DST, &sw_desc->flags))
				sw_desc = ppc440spe_get_group_entry(sw_desc,
					index);
			else
				sw_desc = ppc440spe_get_group_entry(sw_desc,
					sw_desc->dst_cnt + index);
			mult_idx = DMA_CUED_MULT1_OFF;
			mult_dst = DMA_CDB_SG_DST1;
		}

		if (likely(sw_desc))
			ppc440spe_desc_set_src_mult(sw_desc, chan,
				mult_idx, mult_dst, mult);
		break;
	case PPC440SPE_XOR_ID:
		/* both P & Q calculations required; set Q mult here */
		iter = sw_desc->group_head;

		if (iter->dst_cnt == 2) {
			ppc440spe_adma_dma2rxor_set_mult(iter, index, mult);

			/* this is for P. Actually sw_desc already points
			 * to the second CDB though.
			 */
			mult = 1;
			iter = ppc440spe_get_group_entry(sw_desc,
			       sw_desc->descs_per_op);
		}
		ppc440spe_adma_dma2rxor_set_mult(iter, index, mult);
		break;
	}
}

/**
 * ppc440spe_adma_pqzero_sum_set_src_mult - set multiplication coefficient
 * into descriptor for the PQZERO_SUM operation
 */
static void ppc440spe_adma_pqzero_sum_set_src_mult (unsigned char mult,
		struct dma_async_tx_descriptor *tx,
		int index)
{
	ppc440spe_ch_t *chan = to_ppc440spe_adma_chan(tx->chan);
	ppc440spe_desc_t *sw_desc = tx_to_ppc440spe_adma_slot(tx);
	u32 mult_idx, mult_dst;

	/* get pointed slot */
	sw_desc = ppc440spe_get_group_entry(sw_desc, index);

	/* set mult for sources only */
	BUG_ON(index >= tx_to_ppc440spe_adma_slot(tx)->src_cnt);

	mult_idx = DMA_CUED_MULT1_OFF;
	mult_dst = DMA_CDB_SG_DST1;

	if (likely(sw_desc))
		ppc440spe_desc_set_src_mult(sw_desc, chan, mult_idx, mult_dst,
		    mult);
}

/**
 * ppc440spe_adma_dependency_added - schedule clean-up
 */
static void ppc440spe_adma_dependency_added(struct dma_chan *chan)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	tasklet_schedule(&ppc440spe_chan->irq_tasklet);
}

/**
 * ppc440spe_adma_free_chan_resources - free the resources allocated
 */
static void ppc440spe_adma_free_chan_resources(struct dma_chan *chan)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	ppc440spe_desc_t *iter, *_iter;
	int in_use_descs = 0;

	ppc440spe_adma_slot_cleanup(ppc440spe_chan);

	spin_lock_bh(&ppc440spe_chan->lock);
	list_for_each_entry_safe(iter, _iter, &ppc440spe_chan->chain,
					chain_node) {
		in_use_descs++;
		list_del(&iter->chain_node);
	}
	list_for_each_entry_safe_reverse(iter, _iter,
			&ppc440spe_chan->all_slots, slot_node) {
		list_del(&iter->slot_node);
		kfree(iter);
		ppc440spe_chan->slots_allocated--;
	}
	ppc440spe_chan->last_used = NULL;

	dev_dbg(ppc440spe_chan->device->common.dev,
		"ppc440spe adma%d %s slots_allocated %d\n",
		ppc440spe_chan->device->id,
		__FUNCTION__, ppc440spe_chan->slots_allocated);
	spin_unlock_bh(&ppc440spe_chan->lock);

	/* one is ok since we left it on there on purpose */
	if (in_use_descs > 1)
		printk(KERN_ERR "SPE: Freeing %d in use descriptors!\n",
			in_use_descs - 1);
}

/**
 * ppc440spe_adma_is_complete - poll the status of an ADMA transaction
 * @chan: ADMA channel handle
 * @cookie: ADMA transaction identifier
 */
static enum dma_status ppc440spe_adma_is_complete(struct dma_chan *chan,
	dma_cookie_t cookie, dma_cookie_t *done, dma_cookie_t *used)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);
	dma_cookie_t last_used;
	dma_cookie_t last_complete;
	enum dma_status ret;

	last_used = chan->cookie;
	last_complete = ppc440spe_chan->completed_cookie;

	if (done)
		*done= last_complete;
	if (used)
		*used = last_used;

	ret = dma_async_is_complete(cookie, last_complete, last_used);
	if (ret == DMA_SUCCESS)
		return ret;

	ppc440spe_adma_slot_cleanup(ppc440spe_chan);

	last_used = chan->cookie;
	last_complete = ppc440spe_chan->completed_cookie;

	if (done)
		*done= last_complete;
	if (used)
		*used = last_used;

	return dma_async_is_complete(cookie, last_complete, last_used);
}

/**
 * ppc440spe_adma_eot_handler - end of transfer interrupt handler
 */
static irqreturn_t ppc440spe_adma_eot_handler(int irq, void *data)
{
	ppc440spe_ch_t *chan = data;

	dev_dbg(chan->device->common.dev,
		"ppc440spe adma%d: %s\n", chan->device->id, __FUNCTION__);

	tasklet_schedule(&chan->irq_tasklet);
	ppc440spe_adma_device_clear_eot_status(chan);

	return IRQ_HANDLED;
}

/**
 * ppc440spe_adma_err_handler - DMA error interrupt handler;
 *	do the same things as a eot handler
 */
static irqreturn_t ppc440spe_adma_err_handler(int irq, void *data)
{
	ppc440spe_ch_t *chan = data;
	dev_dbg(chan->device->common.dev,
		"ppc440spe adma%d: %s\n", chan->device->id, __FUNCTION__);
	tasklet_schedule(&chan->irq_tasklet);
	ppc440spe_adma_device_clear_eot_status(chan);

	return IRQ_HANDLED;
}

/**
 * ppc440spe_test_callback - called when test operation has been done
 */
static void ppc440spe_test_callback (void *unused)
{
	complete(&ppc440spe_r6_test_comp);
}

/**
 * ppc440spe_adma_issue_pending - flush all pending descriptors to h/w
 */
static void ppc440spe_adma_issue_pending(struct dma_chan *chan)
{
	ppc440spe_ch_t *ppc440spe_chan = to_ppc440spe_adma_chan(chan);

	dev_dbg(ppc440spe_chan->device->common.dev,
	    "ppc440spe adma%d: %s %d \n", ppc440spe_chan->device->id,
	    __FUNCTION__, ppc440spe_chan->pending);

	if (ppc440spe_chan->pending) {
		ppc440spe_chan->pending = 0;
		ppc440spe_chan_append(ppc440spe_chan);
	}
}

/**
 * ppc440spe_adma_remove - remove the asynch device
 */
static int __devexit ppc440spe_adma_remove(struct platform_device *dev)
{
	ppc440spe_dev_t *device = platform_get_drvdata(dev);
	struct dma_chan *chan, *_chan;
	ppc440spe_ch_t *ppc440spe_chan;
	int i;
	ppc440spe_aplat_t *plat_data = dev->dev.platform_data;

	dma_async_device_unregister(&device->common);

	for (i = 0; i < 3; i++) {
		u32 irq;
		irq = platform_get_irq(dev, i);
		free_irq(irq, device);
	}

	dma_free_coherent(&dev->dev, plat_data->pool_size,
			device->dma_desc_pool_virt, device->dma_desc_pool);

	do {
		struct resource *res;
		res = platform_get_resource(dev, IORESOURCE_MEM, 0);
		release_mem_region(res->start, res->end - res->start);
	} while (0);

	list_for_each_entry_safe(chan, _chan, &device->common.channels,
				device_node) {
		ppc440spe_chan = to_ppc440spe_adma_chan(chan);
		list_del(&chan->device_node);
		kfree(ppc440spe_chan);
	}
	kfree(device);

	return 0;
}

/**
 * ppc440spe_adma_probe - probe the asynch device
 */
static int __devinit ppc440spe_adma_probe(struct platform_device *pdev)
{
	struct resource *res;
	int ret=0, irq;
	ppc440spe_dev_t *adev;
	ppc440spe_ch_t *chan;
	ppc440spe_aplat_t *plat_data;;

	dev_dbg(&pdev->dev, "%s: %i\n",__FUNCTION__,__LINE__);
	plat_data = pdev->dev.platform_data;
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res)
		return -ENODEV;

	if (!request_mem_region(res->start, res->end - res->start, pdev->name))
		return -EBUSY;

	/* create a device */
	if ((adev = kzalloc(sizeof(*adev), GFP_KERNEL)) == NULL) {
		ret = -ENOMEM;
		goto err_adev_alloc;
	}

	/* allocate coherent memory for hardware descriptors
	 * note: writecombine gives slightly better performance, but
	 * requires that we explicitly drain the write buffer
	 */
	if ((adev->dma_desc_pool_virt = dma_alloc_coherent(&pdev->dev,
	     plat_data->pool_size, &adev->dma_desc_pool, GFP_KERNEL)) == NULL) {
		ret = -ENOMEM;
		goto err_dma_alloc;
	}

	dev_dbg(&pdev->dev, "%s: allocted descriptor pool virt %p phys %p\n",
		__FUNCTION__, adev->dma_desc_pool_virt,
		(void *) adev->dma_desc_pool);

	adev->id = plat_data->hw_id;
	adev->common.cap_mask = plat_data->cap_mask;
	adev->pdev = pdev;
	platform_set_drvdata(pdev, adev);

	INIT_LIST_HEAD(&adev->common.channels);

	/* set base routines */
	adev->common.device_alloc_chan_resources =
	    ppc440spe_adma_alloc_chan_resources;
	adev->common.device_free_chan_resources =
	    ppc440spe_adma_free_chan_resources;
	adev->common.device_is_tx_complete = ppc440spe_adma_is_complete;
	adev->common.device_issue_pending = ppc440spe_adma_issue_pending;
	adev->common.device_dependency_added = ppc440spe_adma_dependency_added;
	adev->common.device_estimate = ppc440spe_adma_estimate;
	adev->common.dev = &pdev->dev;

	/* set prep routines based on capability */
	if (dma_has_cap(DMA_MEMCPY, adev->common.cap_mask)) {
		adev->common.device_prep_dma_memcpy =
		    ppc440spe_adma_prep_dma_memcpy;
	}
	if (dma_has_cap(DMA_MEMSET, adev->common.cap_mask)) {
		adev->common.device_prep_dma_memset =
		    ppc440spe_adma_prep_dma_memset;
	}
	if (dma_has_cap(DMA_XOR, adev->common.cap_mask)) {
		adev->common.max_xor = XOR_MAX_OPS;
		adev->common.device_prep_dma_xor = ppc440spe_adma_prep_dma_xor;
	}
	if (dma_has_cap(DMA_PQ_XOR, adev->common.cap_mask)) {
		adev->common.max_xor = XOR_MAX_OPS;
		adev->common.device_prep_dma_pqxor =
		    ppc440spe_adma_prep_dma_pqxor;
	}
	if (dma_has_cap(DMA_PQ_ZERO_SUM, adev->common.cap_mask)) {
		adev->common.max_xor = XOR_MAX_OPS;
		adev->common.device_prep_dma_pqzero_sum =
		    ppc440spe_adma_prep_dma_pqzero_sum;
	}
	if (dma_has_cap(DMA_INTERRUPT, adev->common.cap_mask)) {
		adev->common.device_prep_dma_interrupt =
		    ppc440spe_adma_prep_dma_interrupt;
	}

	/* create a channel */
	if ((chan = kzalloc(sizeof(*chan), GFP_KERNEL)) == NULL) {
		ret = -ENOMEM;
		goto err_chan_alloc;
	}

	tasklet_init(&chan->irq_tasklet, ppc440spe_adma_tasklet,
	    (unsigned long)chan);
	irq = platform_get_irq(pdev, 0);
	if (irq >= 0) {
		ret = request_irq(irq, ppc440spe_adma_eot_handler,
			0, pdev->name, chan);
		if (ret) {
			ret = -EIO;
			goto err_irq;
		}

		irq = platform_get_irq(pdev, 1);
		/* only DMA engines have a separate err IRQ
		 * so it's Ok if irq < 0 in XOR case
		 */
		if (irq >= 0) {
			/* both DMA engines share common error IRQ */
			ret = request_irq(irq, ppc440spe_adma_err_handler,
				IRQF_SHARED, pdev->name, chan);
			if (ret) {
				ret = -EIO;
				goto err_irq;
			}
		}
	} else
		ret = -ENXIO;

	chan->device = adev;
	spin_lock_init(&chan->lock);
	init_timer(&chan->cleanup_watchdog);
	chan->cleanup_watchdog.data = (unsigned long) chan;
	chan->cleanup_watchdog.function = ppc440spe_adma_tasklet;
	INIT_LIST_HEAD(&chan->chain);
	INIT_LIST_HEAD(&chan->all_slots);
	INIT_RCU_HEAD(&chan->common.rcu);
	chan->common.device = &adev->common;
	list_add_tail(&chan->common.device_node, &adev->common.channels);

	dev_dbg(&pdev->dev,  "AMCC(R) PPC440SP(E) ADMA Engine found [%d]: "
	  "( %s%s%s%s%s%s%s%s%s%s)\n",
	  adev->id,
	  dma_has_cap(DMA_PQ_XOR, adev->common.cap_mask) ? "pq_xor " : "",
	  dma_has_cap(DMA_PQ_UPDATE, adev->common.cap_mask) ? "pq_update " : "",
	  dma_has_cap(DMA_PQ_ZERO_SUM, adev->common.cap_mask) ? "pq_zero_sum " :
	    "",
	  dma_has_cap(DMA_XOR, adev->common.cap_mask) ? "xor " : "",
	  dma_has_cap(DMA_DUAL_XOR, adev->common.cap_mask) ? "dual_xor " : "",
	  dma_has_cap(DMA_ZERO_SUM, adev->common.cap_mask) ? "xor_zero_sum " :
	    "",
	  dma_has_cap(DMA_MEMSET, adev->common.cap_mask)  ? "memset " : "",
	  dma_has_cap(DMA_MEMCPY_CRC32C, adev->common.cap_mask) ? "memcpy+crc "
	    : "",
	  dma_has_cap(DMA_MEMCPY, adev->common.cap_mask) ? "memcpy " : "",
	  dma_has_cap(DMA_INTERRUPT, adev->common.cap_mask) ? "int " : "");

	dma_async_device_register(&adev->common);
	goto out;

err_irq:
	kfree(chan);
err_chan_alloc:
	dma_free_coherent(&adev->pdev->dev, plat_data->pool_size,
			adev->dma_desc_pool_virt, adev->dma_desc_pool);
err_dma_alloc:
	kfree(adev);
err_adev_alloc:
	release_mem_region(res->start, res->end - res->start);
out:
	return ret;
}

/**
 * ppc440spe_chan_start_null_xor - initiate the first XOR operation (DMA engines
 *	use FIFOs (as opposite to chains used in XOR) so this is a XOR
 *	specific operation)
 */
static void ppc440spe_chan_start_null_xor(ppc440spe_ch_t *chan)
{
	ppc440spe_desc_t *sw_desc, *group_start;
	dma_cookie_t cookie;
	int slot_cnt, slots_per_op;

	dev_dbg(chan->device->common.dev,
		"ppc440spe adma%d: %s\n", chan->device->id, __FUNCTION__);

	spin_lock_bh(&chan->lock);
	slot_cnt = ppc440spe_chan_xor_slot_count(0, 2, &slots_per_op);
	sw_desc = ppc440spe_adma_alloc_slots(chan, slot_cnt, slots_per_op);
	if (sw_desc) {
		group_start = sw_desc->group_head;
		list_splice_init(&sw_desc->group_list, &chan->chain);
		sw_desc->async_tx.ack = 1;
		ppc440spe_desc_init_null_xor(group_start);

		cookie = chan->common.cookie;
		cookie++;
		if (cookie <= 1)
			cookie = 2;

		/* initialize the completed cookie to be less than
		 * the most recently used cookie
		 */
		chan->completed_cookie = cookie - 1;
		chan->common.cookie = sw_desc->async_tx.cookie = cookie;

		/* channel should not be busy */
		BUG_ON(ppc440spe_chan_is_busy(chan));

		/* set the descriptor address */
		ppc440spe_chan_set_first_xor_descriptor(chan, sw_desc);

		/* run the descriptor */
		ppc440spe_chan_run(chan);
	} else
		printk(KERN_ERR "ppc440spe adma%d"
			" failed to allocate null descriptor\n",
			chan->device->id);
	spin_unlock_bh(&chan->lock);
}

/**
 * ppc440spe_test_raid6 - test are RAID-6 capabilities enabled successfully.
 *	For this we just perform one WXOR operation with the same source
 *	and destination addresses, the GF-multiplier is 1; so if RAID-6
 *	capabilities are enabled then we'll get src/dst filled with zero.
 */
static int ppc440spe_test_raid6 (ppc440spe_ch_t *chan)
{
	ppc440spe_desc_t *sw_desc, *iter;
	struct page *pg;
	char *a;
	dma_addr_t dma_addr;
	unsigned long op = 0;
	int rval = 0;

	/*FIXME*/

	set_bit(PPC440SPE_DESC_WXOR, &op);

	pg = alloc_page(GFP_KERNEL);
	if (!pg)
		return -ENOMEM;

	spin_lock_bh(&chan->lock);
	sw_desc = ppc440spe_adma_alloc_slots(chan, 1, 1);
	if (sw_desc) {
		/* 1 src, 1 dsr, int_ena, WXOR */
		ppc440spe_desc_init_pqxor(sw_desc, 1, 1, 1, op);
		list_for_each_entry(iter, &sw_desc->group_list, chain_node) {
			iter->async_tx.tx_set_src =
			    ppc440spe_adma_pqxor_set_src;
			iter->async_tx.tx_set_dest =
			    ppc440spe_adma_pqxor_set_dest;
			ppc440spe_desc_set_byte_count(iter, chan, PAGE_SIZE);
			iter->unmap_len = PAGE_SIZE;
		}
	} else {
		rval = -EFAULT;
		spin_unlock_bh(&chan->lock);
		goto exit;
	}
	spin_unlock_bh(&chan->lock);

	/* Fill the test page with ones */
	memset(page_address(pg), 0xFF, PAGE_SIZE);
	dma_addr = dma_map_page(&chan->device->pdev->dev, pg, 0, PAGE_SIZE,
	    DMA_BIDIRECTIONAL);

	/* Setup adresses */
	ppc440spe_adma_pqxor_set_src(dma_addr, &sw_desc->async_tx, 0);
	ppc440spe_adma_pqxor_set_src_mult(1, &sw_desc->async_tx, 0);
	ppc440spe_adma_pqxor_set_dest(dma_addr, &sw_desc->async_tx, 0);

	sw_desc->async_tx.ack = 1;
	sw_desc->async_tx.callback = ppc440spe_test_callback;
	sw_desc->async_tx.callback_param = NULL;

	init_completion(&ppc440spe_r6_test_comp);

	ppc440spe_adma_tx_submit(&sw_desc->async_tx);
	ppc440spe_adma_issue_pending(&chan->common);

	wait_for_completion(&ppc440spe_r6_test_comp);

	/* Now check is the test page zeroed */
	a = page_address(pg);
	if ((*(u32*)a) == 0 && memcmp(a, a+4, PAGE_SIZE-4)==0) {
		/* page is zero - RAID-6 enabled */
		rval = 0;
	} else {
		/* RAID-6 was not enabled */
		rval = -EINVAL;
	}
exit:
	__free_page(pg);
	return rval;
}

static struct platform_driver ppc440spe_adma_driver = {
	.probe		= ppc440spe_adma_probe,
	.remove		= ppc440spe_adma_remove,
	.driver		= {
		.owner	= THIS_MODULE,
		.name	= "PPC440SP(E)-ADMA",
	},
};

/**
 * /proc interface
 */
static int ppc440spe_poly_read (char *page, char **start, off_t off,
	int count, int *eof, void *data)
{
	char *p = page;
	u32 reg;

#ifdef CONFIG_440SP
	/* 440SP has fixed polynomial */
	reg = 0x4d;
#else
	reg = mfdcr(DCRN_MQ0_CFBHL);
	reg >>= MQ0_CFBHL_POLY;
	reg &= 0xFF;
#endif

	p += sprintf (p, "PPC440SP(e) RAID-6 driver uses 0x1%02x polynomial.\n",
		reg);

	return p - page;
}

static int ppc440spe_poly_write (struct file *file, const char __user *buffer,
	unsigned long count, void *data)
{
	/* e.g., 0x14D or 0x11d */
	char tmp[6];
	unsigned long val, rval;

#ifdef CONFIG_440SP
	/* 440SP use default 0x14D polynomial only */
	return -EINVAL;
#endif

	if (!count || count > 6)
		return -EINVAL;

	if (copy_from_user(tmp, buffer, count))
		return -EFAULT;

	tmp[count] = 0;
	val = simple_strtoul(tmp, NULL, 16);

	if (val & ~0x1FF)
		return -EINVAL;

	val &= 0xFF;
	rval = mfdcr(DCRN_MQ0_CFBHL);
	rval &= ~(0xFF << MQ0_CFBHL_POLY);
	rval |= val << MQ0_CFBHL_POLY;
	mtdcr(DCRN_MQ0_CFBHL, rval);

	return count;
}

static int ppc440spe_r6ena_read (char *page, char **start, off_t off,
	int count, int *eof, void *data)
{
	char *p = page;

	p += sprintf(p, "%s\n",
		ppc440spe_r6_enabled ?
		"PPC440SP(e) RAID-6 capabilities are ENABLED.\n" :
		"PPC440SP(e) RAID-6 capabilities are DISABLED.\n");

	return p - page;
}

static int ppc440spe_r6ena_write (struct file *file, const char __user *buffer,
	unsigned long count, void *data)
{
	/* e.g. 0xffffffff */
	char tmp[11];
	unsigned long val;

	if (!count || count > 11)
		return -EINVAL;

	if (!ppc440spe_r6_tchan)
		return -EFAULT;

	if (copy_from_user(tmp, buffer, count))
		return -EFAULT;

	/* Write a key */
	val = simple_strtoul(tmp, NULL, 16);
	mtdcr(DCRN_MQ0_XORBA, val);
	isync();

	/* Verify does it really work now */
	if (ppc440spe_test_raid6(ppc440spe_r6_tchan) == 0) {
		/* PPC440SP(e) RAID-6 has been activated successfully */;
		printk(KERN_INFO "PPC440SP(e) RAID-6 has been activated "
		    "successfully\n");
		ppc440spe_r6_enabled = 1;
	} else {
		/* PPC440SP(e) RAID-6 hasn't been activated! Error key ? */;
		printk(KERN_INFO "PPC440SP(e) RAID-6 hasn't been activated!"
		    " Error key ?\n");
		ppc440spe_r6_enabled = 0;
	}

	return count;
}

static int __init ppc440spe_adma_init (void)
{
	int rval;
	struct proc_dir_entry *p;

	/* it's currently unsafe to unload this module */
	/* if forced, worst case is that rmmod hangs */
	__unsafe(THIS_MODULE);

	rval = platform_driver_register(&ppc440spe_adma_driver);

	if (rval == 0) {
		/* Create /proc entries */
		ppc440spe_proot = proc_mkdir(PPC440SPE_R6_PROC_ROOT, NULL);
		if (!ppc440spe_proot) {
			printk(KERN_ERR "%s: failed to create %s proc "
			    "directory\n",__FUNCTION__,PPC440SPE_R6_PROC_ROOT);
			/* User will not be able to enable h/w RAID-6 */
			return rval;
		}

		/* GF polynome to use */
		p = create_proc_entry("poly", 0, ppc440spe_proot);
		if (p) {
			p->read_proc = ppc440spe_poly_read;
			p->write_proc = ppc440spe_poly_write;
		}

		/* RAID-6 h/w enable entry */
		p = create_proc_entry("enable", 0, ppc440spe_proot);
		if (p) {
			p->read_proc = ppc440spe_r6ena_read;
			p->write_proc = ppc440spe_r6ena_write;
		}
	}
	return rval;
}

static void __exit ppc440spe_adma_exit (void)
{
	platform_driver_unregister(&ppc440spe_adma_driver);
	return;
}

module_init(ppc440spe_adma_init);
module_exit(ppc440spe_adma_exit);

MODULE_AUTHOR("Yuri Tikhonov <yur@emcraft.com>");
MODULE_DESCRIPTION("PPC440SPE ADMA Engine Driver");
MODULE_LICENSE("GPL");
