Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:41:35 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square18/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  324         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (324)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (324)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (324)
--------------------------
 There are 324 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (324)
--------------------------------------------------
 There are 324 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  347          inf        0.000                      0                  347           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 5.383ns (53.095%)  route 4.755ns (46.905%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.034 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=4, routed)           0.784     2.818    compressor/comp/gpc64/stage1_13[2]
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/lut4_prop0/I1
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.217     3.035 r  compressor/comp/gpc64/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.035    compressor/comp/gpc64/lut4_prop0_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.338 r  compressor/comp/gpc64/carry4_inst0/O[1]
                         net (fo=2, routed)           0.793     4.132    compressor/comp/gpc100/dst[0]
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/lut4_prop1/I3
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.225     4.357 r  compressor/comp/gpc100/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.357    compressor/comp/gpc100/lut4_prop1_n_0
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/carry4_inst0/S[1]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.834 r  compressor/comp/gpc100/carry4_inst0/O[3]
                         net (fo=2, routed)           0.724     5.558    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene17_0[3]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     5.792 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/O
                         net (fo=1, routed)           0.000     5.792    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[16]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.171 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.171    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.394 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/O[1]
                         net (fo=1, routed)           1.353     7.747    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.391    10.138 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.138    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.123ns  (logic 5.211ns (51.471%)  route 4.913ns (48.529%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.034 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=4, routed)           0.784     2.818    compressor/comp/gpc64/stage1_13[2]
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/lut4_prop0/I1
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.217     3.035 r  compressor/comp/gpc64/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.035    compressor/comp/gpc64/lut4_prop0_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.338 r  compressor/comp/gpc64/carry4_inst0/O[1]
                         net (fo=2, routed)           0.793     4.132    compressor/comp/gpc100/dst[0]
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/lut4_prop1/I3
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.225     4.357 r  compressor/comp/gpc100/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.357    compressor/comp/gpc100/lut4_prop1_n_0
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/carry4_inst0/S[1]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.834 r  compressor/comp/gpc100/carry4_inst0/O[3]
                         net (fo=2, routed)           0.724     5.558    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene17_0[3]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     5.792 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/O
                         net (fo=1, routed)           0.000     5.792    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[16]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     6.198 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[2]
                         net (fo=1, routed)           1.511     7.709    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415    10.123 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.123    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 5.306ns (52.552%)  route 4.791ns (47.448%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.034 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=4, routed)           0.784     2.818    compressor/comp/gpc64/stage1_13[2]
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/lut4_prop0/I1
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.217     3.035 r  compressor/comp/gpc64/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.035    compressor/comp/gpc64/lut4_prop0_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.338 r  compressor/comp/gpc64/carry4_inst0/O[1]
                         net (fo=2, routed)           0.793     4.132    compressor/comp/gpc100/dst[0]
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/lut4_prop1/I3
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.225     4.357 r  compressor/comp/gpc100/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.357    compressor/comp/gpc100/lut4_prop1_n_0
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/carry4_inst0/S[1]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.834 r  compressor/comp/gpc100/carry4_inst0/O[3]
                         net (fo=2, routed)           0.724     5.558    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene17_0[3]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     5.792 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/O
                         net (fo=1, routed)           0.000     5.792    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[16]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.171 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.171    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.328 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/O[0]
                         net (fo=1, routed)           1.389     7.717    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.380    10.097 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.097    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 5.307ns (52.673%)  route 4.769ns (47.327%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.034 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=4, routed)           0.784     2.818    compressor/comp/gpc64/stage1_13[2]
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/lut4_prop0/I1
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.217     3.035 r  compressor/comp/gpc64/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.035    compressor/comp/gpc64/lut4_prop0_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.338 r  compressor/comp/gpc64/carry4_inst0/O[1]
                         net (fo=2, routed)           0.793     4.132    compressor/comp/gpc100/dst[0]
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/lut4_prop1/I3
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.225     4.357 r  compressor/comp/gpc100/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.357    compressor/comp/gpc100/lut4_prop1_n_0
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/carry4_inst0/S[1]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.834 r  compressor/comp/gpc100/carry4_inst0/O[3]
                         net (fo=2, routed)           0.724     5.558    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene17_0[3]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     5.792 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/O
                         net (fo=1, routed)           0.000     5.792    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[16]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.171 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.171    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X2Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     6.290 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CO[1]
                         net (fo=1, routed)           1.367     7.657    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.419    10.076 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.076    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 4.932ns (48.956%)  route 5.142ns (51.044%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.082 r  compressor/comp/gpc16/carry4_inst0/O[3]
                         net (fo=4, routed)           1.037     3.119    compressor/comp/gpc63/lut6_2_inst2/I3
    SLICE_X5Y73                                                       r  compressor/comp/gpc63/lut6_2_inst2/LUT6/I3
    SLICE_X5Y73          LUT6 (Prop_lut6_I3_O)        0.222     3.341 r  compressor/comp/gpc63/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.341    compressor/comp/gpc63/lut6_2_inst2_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc63/carry4_inst0/S[2]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.530 r  compressor/comp/gpc63/carry4_inst0/O[2]
                         net (fo=2, routed)           0.655     4.186    compressor/comp/gpc99/lut2_prop3_1[1]
    SLICE_X5Y69                                                       r  compressor/comp/gpc99/lut2_prop3/I0
    SLICE_X5Y69          LUT2 (Prop_lut2_I0_O)        0.230     4.416 r  compressor/comp/gpc99/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.416    compressor/comp/gpc99/lut2_prop3_n_0
    SLICE_X5Y69                                                       r  compressor/comp/gpc99/carry4_inst0/S[3]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.715 r  compressor/comp/gpc99/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.850     5.565    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene15_0[4]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop15/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.097     5.662 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.662    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[15]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.946 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.946    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.169 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[1]
                         net (fo=1, routed)           1.499     7.668    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    10.074 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.074    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.038ns  (logic 5.250ns (52.300%)  route 4.788ns (47.700%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.034 r  compressor/comp/gpc16/carry4_inst0/O[2]
                         net (fo=4, routed)           0.784     2.818    compressor/comp/gpc64/stage1_13[2]
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/lut4_prop0/I1
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.217     3.035 r  compressor/comp/gpc64/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.035    compressor/comp/gpc64/lut4_prop0_n_0
    SLICE_X4Y73                                                       r  compressor/comp/gpc64/carry4_inst0/S[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.338 r  compressor/comp/gpc64/carry4_inst0/O[1]
                         net (fo=2, routed)           0.793     4.132    compressor/comp/gpc100/dst[0]
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/lut4_prop1/I3
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.225     4.357 r  compressor/comp/gpc100/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.357    compressor/comp/gpc100/lut4_prop1_n_0
    SLICE_X4Y72                                                       r  compressor/comp/gpc100/carry4_inst0/S[1]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.834 r  compressor/comp/gpc100/carry4_inst0/O[3]
                         net (fo=2, routed)           0.724     5.558    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene17_0[3]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     5.792 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop16/O
                         net (fo=1, routed)           0.000     5.792    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[16]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.246 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[3]
                         net (fo=1, routed)           1.386     7.632    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.406    10.038 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.038    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.018ns  (logic 4.867ns (48.585%)  route 5.151ns (51.415%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[9]/Q
                         net (fo=5, routed)           1.100     1.413    compressor/comp/gpc16/lut6_2_inst0/I1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/lut6_2_inst0/LUT6/I1
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.215     1.628 r  compressor/comp/gpc16/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.628    compressor/comp/gpc16/lut6_2_inst0_n_1
    SLICE_X8Y74                                                       r  compressor/comp/gpc16/carry4_inst0/S[0]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.082 r  compressor/comp/gpc16/carry4_inst0/O[3]
                         net (fo=4, routed)           1.037     3.119    compressor/comp/gpc63/lut6_2_inst2/I3
    SLICE_X5Y73                                                       r  compressor/comp/gpc63/lut6_2_inst2/LUT6/I3
    SLICE_X5Y73          LUT6 (Prop_lut6_I3_O)        0.222     3.341 r  compressor/comp/gpc63/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.341    compressor/comp/gpc63/lut6_2_inst2_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc63/carry4_inst0/S[2]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.530 r  compressor/comp/gpc63/carry4_inst0/O[2]
                         net (fo=2, routed)           0.655     4.186    compressor/comp/gpc99/lut2_prop3_1[1]
    SLICE_X5Y69                                                       r  compressor/comp/gpc99/lut2_prop3/I0
    SLICE_X5Y69          LUT2 (Prop_lut2_I0_O)        0.230     4.416 r  compressor/comp/gpc99/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.416    compressor/comp/gpc99/lut2_prop3_n_0
    SLICE_X5Y69                                                       r  compressor/comp/gpc99/carry4_inst0/S[3]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.715 r  compressor/comp/gpc99/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.850     5.565    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene15_0[4]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop15/I1
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.097     5.662 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.662    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[15]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[3]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.946 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.946    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X2Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.103 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[0]
                         net (fo=1, routed)           1.508     7.611    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    10.018 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.018    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.949ns  (logic 5.205ns (52.320%)  route 4.744ns (47.680%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[0]/Q
                         net (fo=3, routed)           0.881     1.222    compressor/comp/gpc0/src0[0]
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     1.319 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.319    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.771 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.824     2.596    compressor/comp/gpc57/stage1_3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc57/lut5_prop1/I4
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.234     2.830 r  compressor/comp/gpc57/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.830    compressor/comp/gpc57/lut5_prop1_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc57/carry4_inst0/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.262 r  compressor/comp/gpc57/carry4_inst0/O[2]
                         net (fo=2, routed)           0.595     3.857    compressor/comp/gpc95/src3[0]
    SLICE_X3Y65                                                       r  compressor/comp/gpc95/lut2_prop3/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.217     4.074 r  compressor/comp/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.074    compressor/comp/gpc95/lut2_prop3_n_0
    SLICE_X3Y65                                                       r  compressor/comp/gpc95/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.373 r  compressor/comp/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.790     5.163    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene5_0[2]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop5/I1
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.097     5.260 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.260    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[5]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.662 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.662    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.754 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.754    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.911 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[0]
                         net (fo=1, routed)           1.652     7.564    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385     9.949 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.949    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 5.162ns (52.024%)  route 4.760ns (47.976%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[0]/Q
                         net (fo=3, routed)           0.881     1.222    compressor/comp/gpc0/src0[0]
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     1.319 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.319    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.771 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.824     2.596    compressor/comp/gpc57/stage1_3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc57/lut5_prop1/I4
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.234     2.830 r  compressor/comp/gpc57/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.830    compressor/comp/gpc57/lut5_prop1_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc57/carry4_inst0/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.262 r  compressor/comp/gpc57/carry4_inst0/O[2]
                         net (fo=2, routed)           0.595     3.857    compressor/comp/gpc95/src3[0]
    SLICE_X3Y65                                                       r  compressor/comp/gpc95/lut2_prop3/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.217     4.074 r  compressor/comp/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.074    compressor/comp/gpc95/lut2_prop3_n_0
    SLICE_X3Y65                                                       r  compressor/comp/gpc95/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.373 r  compressor/comp/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.790     5.163    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene5_0[2]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop5/I1
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.097     5.260 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.260    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[5]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.662 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.662    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.842 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/O[2]
                         net (fo=1, routed)           1.669     7.511    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.411     9.922 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.922    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.918ns  (logic 5.276ns (53.194%)  route 4.642ns (46.806%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[0]/Q
                         net (fo=3, routed)           0.881     1.222    compressor/comp/gpc0/src0[0]
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     1.319 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.319    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.771 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.824     2.596    compressor/comp/gpc57/stage1_3[0]
    SLICE_X2Y64                                                       r  compressor/comp/gpc57/lut5_prop1/I4
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.234     2.830 r  compressor/comp/gpc57/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.830    compressor/comp/gpc57/lut5_prop1_n_0
    SLICE_X2Y64                                                       r  compressor/comp/gpc57/carry4_inst0/S[1]
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.262 r  compressor/comp/gpc57/carry4_inst0/O[2]
                         net (fo=2, routed)           0.595     3.857    compressor/comp/gpc95/src3[0]
    SLICE_X3Y65                                                       r  compressor/comp/gpc95/lut2_prop3/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.217     4.074 r  compressor/comp/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.074    compressor/comp/gpc95/lut2_prop3_n_0
    SLICE_X3Y65                                                       r  compressor/comp/gpc95/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.373 r  compressor/comp/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.790     5.163    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene5_0[2]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop5/I1
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.097     5.260 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop5/O
                         net (fo=1, routed)           0.000     5.260    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[5]
    SLICE_X2Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.662 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.662    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[7]
    SLICE_X2Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CI
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.754 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.754    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X2Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.977 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[1]
                         net (fo=1, routed)           1.551     7.528    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390     9.918 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.918    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src12[9]
    SLICE_X7Y75          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src11[9]
    SLICE_X9Y74          FDRE                                         r  src11_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.819%)  route 0.061ns (27.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE                         0.000     0.000 r  src7_reg[12]/C
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src7_reg[12]/Q
                         net (fo=5, routed)           0.061     0.225    src7[12]
    SLICE_X9Y68          FDRE                                         r  src7_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.128ns (56.082%)  route 0.100ns (43.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[9]/Q
                         net (fo=5, routed)           0.100     0.228    src17[9]
    SLICE_X3Y74          FDRE                                         r  src17_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.961%)  route 0.109ns (46.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src2_reg[16]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[16]/Q
                         net (fo=2, routed)           0.109     0.237    src2[16]
    SLICE_X1Y65          FDRE                                         r  src2_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.892%)  route 0.119ns (48.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src3_reg[5]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[5]/Q
                         net (fo=3, routed)           0.119     0.247    src3[5]
    SLICE_X3Y62          FDRE                                         r  src3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.544%)  route 0.120ns (48.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src1_reg[9]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[9]/Q
                         net (fo=2, routed)           0.120     0.248    src1[9]
    SLICE_X3Y62          FDRE                                         r  src1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.479%)  route 0.121ns (48.521%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  src3_reg[3]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[3]/Q
                         net (fo=3, routed)           0.121     0.249    src3[3]
    SLICE_X1Y63          FDRE                                         r  src3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src12_reg[12]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[12]/Q
                         net (fo=5, routed)           0.108     0.249    src12[12]
    SLICE_X7Y73          FDRE                                         r  src12_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[1]/Q
                         net (fo=2, routed)           0.108     0.249    src2[1]
    SLICE_X2Y62          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------





