Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Sep 25 18:19:21 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_U_timing_summary_routed.rpt -pb fpga_top_U_timing_summary_routed.pb -rpx fpga_top_U_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_U
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (188)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (188)
---------------------------------
 There are 188 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.451       -7.292                     39                15864        0.053        0.000                      0                15864        2.643        0.000                       0                  7840  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100M              {0.000 5.000}        10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 3.623}        7.246           138.000         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0        -0.451       -7.292                     39                14907        0.053        0.000                      0                14907        2.643        0.000                       0                  7836  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        1.785        0.000                      0                  957        0.636        0.000                      0                  957  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :           39  Failing Endpoints,  Worst Slack       -0.451ns,  Total Violation       -7.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 2.755ns (36.386%)  route 4.817ns (63.614%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 5.746 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.724     6.549    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.673 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[22]_i_1/O
                         net (fo=1, routed)           0.000     6.673    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTs[22]
    SLICE_X55Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.451     5.746    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X55Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[22]/C
                         clock pessimism              0.564     6.310    
                         clock uncertainty           -0.116     6.194    
    SLICE_X55Y12         FDCE (Setup_fdce_C_D)        0.029     6.223    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[22]
  -------------------------------------------------------------------
                         required time                          6.223    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.783ns (36.620%)  route 4.817ns (63.380%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 5.746 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.724     6.549    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I1_O)        0.152     6.701 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[33]_i_1/O
                         net (fo=1, routed)           0.000     6.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTs[33]
    SLICE_X55Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.451     5.746    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X55Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[33]/C
                         clock pessimism              0.564     6.310    
                         clock uncertainty           -0.116     6.194    
    SLICE_X55Y12         FDCE (Setup_fdce_C_D)        0.075     6.269    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[33]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 2.777ns (36.640%)  route 4.802ns (63.360%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.224     5.345    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X52Y12         LUT2 (Prop_lut2_I1_O)        0.124     5.469 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[22]_i_3/O
                         net (fo=13, routed)          1.065     6.534    DFTBD_RAMs/DFTss_reg[7]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146     6.680 r  DFTBD_RAMs/DFTss[7]_i_1/O
                         net (fo=1, routed)           0.000     6.680    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[31]_0[0]
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[7]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.118     6.311    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[7]
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.755ns (36.560%)  route 4.781ns (63.440%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.688     6.513    DFTBD_RAMs/DFTss_reg[23]
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.637 r  DFTBD_RAMs/DFTss[11]_i_1/O
                         net (fo=1, routed)           0.000     6.637    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[31]_0[1]
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[11]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.077     6.270    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[11]
  -------------------------------------------------------------------
                         required time                          6.270    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 2.755ns (36.575%)  route 4.778ns (63.425%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.685     6.510    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.634 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[12]_i_1/O
                         net (fo=1, routed)           0.000     6.634    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTs[12]
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[12]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.079     6.272    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[12]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 2.755ns (36.575%)  route 4.778ns (63.425%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.685     6.510    DFTBD_RAMs/DFTss_reg[23]
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.634 r  DFTBD_RAMs/DFTss[25]_i_1/O
                         net (fo=1, routed)           0.000     6.634    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[31]_0[5]
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[25]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.081     6.274    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[25]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.784ns (36.818%)  route 4.778ns (63.182%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.685     6.510    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.153     6.663 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[13]_i_1/O
                         net (fo=1, routed)           0.000     6.663    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTs[13]
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[13]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.118     6.311    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[13]
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 2.781ns (36.793%)  route 4.778ns (63.207%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.685     6.510    DFTBD_RAMs/DFTss_reg[23]
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.150     6.660 r  DFTBD_RAMs/DFTss[27]_i_1/O
                         net (fo=1, routed)           0.000     6.660    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[31]_0[6]
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X54Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[27]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.118     6.311    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[27]
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 2.755ns (36.735%)  route 4.745ns (63.265%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 5.747 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.652     6.477    DFTBD_RAMs/DFTss_reg[23]
    SLICE_X56Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.601 r  DFTBD_RAMs/DFTss[28]_i_1/O
                         net (fo=1, routed)           0.000     6.601    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[31]_0[7]
    SLICE_X56Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.452     5.747    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X56Y12         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[28]/C
                         clock pessimism              0.564     6.311    
                         clock uncertainty           -0.116     6.195    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)        0.079     6.274    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[28]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 2.755ns (37.037%)  route 4.684ns (62.963%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 5.745 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X52Y14         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.289    -0.092    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X53Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.032 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.276     1.308    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4/O
                         net (fo=1, routed)           0.000     1.432    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[37]_i_4_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.945 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.945    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[37]_i_2_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.062    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[38]_i_3_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.179 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.179    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_4_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.296    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_16_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.619 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15/O[1]
                         net (fo=1, routed)           0.964     3.582    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[14]_i_15_n_6
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.306     3.888 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_rewire/O
                         net (fo=1, routed)           0.795     4.683    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_6_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_rewire/O
                         net (fo=3, routed)           0.189     4.997    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[14]_i_2_n_0
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.121 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2/O
                         net (fo=8, routed)           0.581     5.701    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[34]_i_2_n_0
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[38]_i_2/O
                         net (fo=19, routed)          0.591     6.416    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_reg[7]_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.540 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss[26]_i_1/O
                         net (fo=1, routed)           0.000     6.540    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTs[26]
    SLICE_X55Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.450     5.745    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X55Y13         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[26]/C
                         clock pessimism              0.564     6.309    
                         clock uncertainty           -0.116     6.193    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)        0.029     6.222    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTss_reg[26]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 -0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4344]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.560    -0.587    inputs/clk_sys
    SLICE_X44Y93         FDCE                                         r  inputs/Mic_shift_reg_input_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  inputs/Mic_shift_reg_input_reg[248]/Q
                         net (fo=2, routed)           0.130    -0.316    inputs/p_1_in[6392]
    SLICE_X42Y93         SRL16E                                       r  inputs/shift_reg_buffer_reg[4344]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.829    -0.826    inputs/clk_sys
    SLICE_X42Y93         SRL16E                                       r  inputs/shift_reg_buffer_reg[4344]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X42Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.369    inputs/shift_reg_buffer_reg[4344]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[217]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4313]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.074%)  route 0.248ns (65.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.558    -0.589    inputs/clk_sys
    SLICE_X43Y92         FDCE                                         r  inputs/Mic_shift_reg_input_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.128    -0.461 r  inputs/Mic_shift_reg_input_reg[217]/Q
                         net (fo=2, routed)           0.248    -0.213    inputs/p_1_in[6361]
    SLICE_X34Y93         SRL16E                                       r  inputs/shift_reg_buffer_reg[4313]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.826    -0.828    inputs/clk_sys
    SLICE_X34Y93         SRL16E                                       r  inputs/shift_reg_buffer_reg[4313]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.503    -0.325    
    SLICE_X34Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.269    inputs/shift_reg_buffer_reg[4313]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4152]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.758%)  route 0.131ns (48.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.548    -0.599    inputs/clk_sys
    SLICE_X44Y76         FDCE                                         r  inputs/Mic_shift_reg_input_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  inputs/Mic_shift_reg_input_reg[56]/Q
                         net (fo=2, routed)           0.131    -0.327    inputs/p_1_in[6200]
    SLICE_X42Y76         SRL16E                                       r  inputs/shift_reg_buffer_reg[4152]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.814    -0.841    inputs/clk_sys
    SLICE_X42Y76         SRL16E                                       r  inputs/shift_reg_buffer_reg[4152]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X42Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.384    inputs/shift_reg_buffer_reg[4152]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[250]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4346]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.640%)  route 0.117ns (45.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.560    -0.587    inputs/clk_sys
    SLICE_X44Y93         FDCE                                         r  inputs/Mic_shift_reg_input_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  inputs/Mic_shift_reg_input_reg[250]/Q
                         net (fo=2, routed)           0.117    -0.329    inputs/p_1_in[6394]
    SLICE_X46Y93         SRL16E                                       r  inputs/shift_reg_buffer_reg[4346]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X46Y93         SRL16E                                       r  inputs/shift_reg_buffer_reg[4346]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.254    -0.571    
    SLICE_X46Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.388    inputs/shift_reg_buffer_reg[4346]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[2859]_inputs_shift_reg_buffer_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[811]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.250ns (56.398%)  route 0.193ns (43.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X52Y50         FDRE                                         r  inputs/shift_reg_buffer_reg[2859]_inputs_shift_reg_buffer_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  inputs/shift_reg_buffer_reg[2859]_inputs_shift_reg_buffer_reg_c_1/Q
                         net (fo=1, routed)           0.193    -0.243    inputs/shift_reg_buffer_reg[2859]_inputs_shift_reg_buffer_reg_c_1_n_0
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.102    -0.141 r  inputs/shift_reg_buffer_reg_gate__211/O
                         net (fo=1, routed)           0.000    -0.141    inputs/shift_reg_buffer_reg_gate__211_n_0
    SLICE_X49Y49         FDCE                                         r  inputs/shift_reg_buffer_reg[811]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.839    -0.816    inputs/clk_sys
    SLICE_X49Y49         FDCE                                         r  inputs/shift_reg_buffer_reg[811]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.107    -0.201    inputs/shift_reg_buffer_reg[811]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[751]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/Mic_shift_reg_input_reg[750]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.775%)  route 0.264ns (65.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.560    -0.587    inputs/clk_sys
    SLICE_X41Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  inputs/Mic_shift_reg_input_reg[751]/Q
                         net (fo=2, routed)           0.264    -0.182    inputs/p_1_in[6895]
    SLICE_X43Y44         FDCE                                         r  inputs/Mic_shift_reg_input_reg[750]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X43Y44         FDCE                                         r  inputs/Mic_shift_reg_input_reg[750]/C
                         clock pessimism              0.508    -0.312    
    SLICE_X43Y44         FDCE (Hold_fdce_C_D)         0.070    -0.242    inputs/Mic_shift_reg_input_reg[750]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[831]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/Mic_shift_reg_input_reg[830]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.851%)  route 0.264ns (65.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X53Y52         FDCE                                         r  inputs/Mic_shift_reg_input_reg[831]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  inputs/Mic_shift_reg_input_reg[831]/Q
                         net (fo=2, routed)           0.264    -0.180    inputs/p_1_in[6975]
    SLICE_X51Y45         FDCE                                         r  inputs/Mic_shift_reg_input_reg[830]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.839    -0.816    inputs/clk_sys
    SLICE_X51Y45         FDCE                                         r  inputs/Mic_shift_reg_input_reg[830]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)         0.066    -0.242    inputs/Mic_shift_reg_input_reg[830]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[741]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4837]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.564    -0.583    inputs/clk_sys
    SLICE_X43Y41         FDCE                                         r  inputs/Mic_shift_reg_input_reg[741]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  inputs/Mic_shift_reg_input_reg[741]/Q
                         net (fo=2, routed)           0.121    -0.321    inputs/p_1_in[6885]
    SLICE_X42Y40         SRL16E                                       r  inputs/shift_reg_buffer_reg[4837]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X42Y40         SRL16E                                       r  inputs/shift_reg_buffer_reg[4837]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.384    inputs/shift_reg_buffer_reg[4837]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[290]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4386]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.561    -0.586    inputs/clk_sys
    SLICE_X53Y90         FDCE                                         r  inputs/Mic_shift_reg_input_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  inputs/Mic_shift_reg_input_reg[290]/Q
                         net (fo=2, routed)           0.122    -0.323    inputs/p_1_in[6434]
    SLICE_X52Y91         SRL16E                                       r  inputs/shift_reg_buffer_reg[4386]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.831    -0.823    inputs/clk_sys
    SLICE_X52Y91         SRL16E                                       r  inputs/shift_reg_buffer_reg[4386]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.253    -0.570    
    SLICE_X52Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.387    inputs/shift_reg_buffer_reg[4386]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[505]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[4601]_srl2_inputs_shift_reg_buffer_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.551    -0.596    inputs/clk_sys
    SLICE_X43Y69         FDCE                                         r  inputs/Mic_shift_reg_input_reg[505]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  inputs/Mic_shift_reg_input_reg[505]/Q
                         net (fo=2, routed)           0.121    -0.334    inputs/p_1_in[6649]
    SLICE_X42Y68         SRL16E                                       r  inputs/shift_reg_buffer_reg[4601]_srl2_inputs_shift_reg_buffer_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.820    -0.835    inputs/clk_sys
    SLICE_X42Y68         SRL16E                                       r  inputs/shift_reg_buffer_reg[4601]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.398    inputs/shift_reg_buffer_reg[4601]_srl2_inputs_shift_reg_buffer_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 3.623 }
Period(ns):         7.246
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y1       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y3       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X0Y0       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y10      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y8       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y9       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y11      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         7.246       3.559      DSP48_X1Y2       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         7.246       3.559      DSP48_X1Y4       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.246       206.114    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y71     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y71     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X30Y68     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y68     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y71     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X34Y71     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/TW2out2_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.773ns (15.759%)  route 4.132ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 5.746 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.677     4.004    TWiddle1/count20
    SLICE_X57Y13         FDCE                                         f  TWiddle1/TW2out2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.451     5.746    TWiddle1/clk_sys
    SLICE_X57Y13         FDCE                                         r  TWiddle1/TW2out2_reg[19]/C
                         clock pessimism              0.564     6.310    
                         clock uncertainty           -0.116     6.194    
    SLICE_X57Y13         FDCE (Recov_fdce_C_CLR)     -0.405     5.789    TWiddle1/TW2out2_reg[19]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/TW2out2_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.773ns (15.759%)  route 4.132ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 5.746 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.677     4.004    TWiddle1/count20
    SLICE_X57Y13         FDCE                                         f  TWiddle1/TW2out2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.451     5.746    TWiddle1/clk_sys
    SLICE_X57Y13         FDCE                                         r  TWiddle1/TW2out2_reg[21]/C
                         clock pessimism              0.564     6.310    
                         clock uncertainty           -0.116     6.194    
    SLICE_X57Y13         FDCE (Recov_fdce_C_CLR)     -0.405     5.789    TWiddle1/TW2out2_reg[21]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/Twiddleout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.773ns (15.848%)  route 4.105ns (84.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 5.744 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.649     3.976    TWiddle1/count20
    SLICE_X55Y15         FDCE                                         f  TWiddle1/Twiddleout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.449     5.744    TWiddle1/clk_sys
    SLICE_X55Y15         FDCE                                         r  TWiddle1/Twiddleout_reg[28]/C
                         clock pessimism              0.564     6.308    
                         clock uncertainty           -0.116     6.192    
    SLICE_X55Y15         FDCE (Recov_fdce_C_CLR)     -0.405     5.787    TWiddle1/Twiddleout_reg[28]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/Twiddleout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.773ns (15.848%)  route 4.105ns (84.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 5.744 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.649     3.976    TWiddle1/count20
    SLICE_X55Y15         FDCE                                         f  TWiddle1/Twiddleout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.449     5.744    TWiddle1/clk_sys
    SLICE_X55Y15         FDCE                                         r  TWiddle1/Twiddleout_reg[29]/C
                         clock pessimism              0.564     6.308    
                         clock uncertainty           -0.116     6.192    
    SLICE_X55Y15         FDCE (Recov_fdce_C_CLR)     -0.405     5.787    TWiddle1/Twiddleout_reg[29]
  -------------------------------------------------------------------
                         required time                          5.787    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/TWout1_reg[25]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.773ns (15.999%)  route 4.059ns (84.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.749 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.603     3.930    TWiddle1/count20
    SLICE_X55Y7          FDCE                                         f  TWiddle1/TWout1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.454     5.749    TWiddle1/clk_sys
    SLICE_X55Y7          FDCE                                         r  TWiddle1/TWout1_reg[25]/C
                         clock pessimism              0.564     6.313    
                         clock uncertainty           -0.116     6.197    
    SLICE_X55Y7          FDCE (Recov_fdce_C_CLR)     -0.405     5.792    TWiddle1/TWout1_reg[25]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/Twiddleout2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.773ns (15.999%)  route 4.059ns (84.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 5.749 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.603     3.930    TWiddle1/count20
    SLICE_X55Y7          FDCE                                         f  TWiddle1/Twiddleout2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.454     5.749    TWiddle1/clk_sys
    SLICE_X55Y7          FDCE                                         r  TWiddle1/Twiddleout2_reg[15]/C
                         clock pessimism              0.564     6.313    
                         clock uncertainty           -0.116     6.197    
    SLICE_X55Y7          FDCE (Recov_fdce_C_CLR)     -0.405     5.792    TWiddle1/Twiddleout2_reg[15]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/TWout2_reg[26]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.773ns (15.759%)  route 4.132ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 5.746 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.677     4.004    TWiddle1/count20
    SLICE_X56Y13         FDCE                                         f  TWiddle1/TWout2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.451     5.746    TWiddle1/clk_sys
    SLICE_X56Y13         FDCE                                         r  TWiddle1/TWout2_reg[26]/C
                         clock pessimism              0.564     6.310    
                         clock uncertainty           -0.116     6.194    
    SLICE_X56Y13         FDCE (Recov_fdce_C_CLR)     -0.319     5.875    TWiddle1/TWout2_reg[26]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/TWout2_reg[34]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.773ns (15.759%)  route 4.132ns (84.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 5.746 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.677     4.004    TWiddle1/count20
    SLICE_X56Y13         FDCE                                         f  TWiddle1/TWout2_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.451     5.746    TWiddle1/clk_sys
    SLICE_X56Y13         FDCE                                         r  TWiddle1/TWout2_reg[34]/C
                         clock pessimism              0.564     6.310    
                         clock uncertainty           -0.116     6.194    
    SLICE_X56Y13         FDCE (Recov_fdce_C_CLR)     -0.319     5.875    TWiddle1/TWout2_reg[34]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/ADDRESS_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.773ns (15.810%)  route 4.116ns (84.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 5.818 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.661     3.988    TWiddle1/count20
    SLICE_X63Y1          FDCE                                         f  TWiddle1/ADDRESS_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523     5.818    TWiddle1/clk_sys
    SLICE_X63Y1          FDCE                                         r  TWiddle1/ADDRESS_reg[5]/C
                         clock pessimism              0.564     6.382    
                         clock uncertainty           -0.116     6.266    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     5.861    TWiddle1/ADDRESS_reg[5]
  -------------------------------------------------------------------
                         required time                          5.861    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/ADDRESS_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.773ns (15.810%)  route 4.116ns (84.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 5.818 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.478    -0.424 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.455     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.295     0.327 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         3.661     3.988    TWiddle1/count20
    SLICE_X63Y1          FDCE                                         f  TWiddle1/ADDRESS_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523     5.818    TWiddle1/clk_sys
    SLICE_X63Y1          FDCE                                         r  TWiddle1/ADDRESS_reg[6]/C
                         clock pessimism              0.564     6.382    
                         clock uncertainty           -0.116     6.266    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     5.861    TWiddle1/ADDRESS_reg[6]
  -------------------------------------------------------------------
                         required time                          5.861    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.246ns (30.658%)  route 0.556ns (69.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.389     0.218    DFTBD_RAMs/count20
    SLICE_X32Y17         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.826    -0.829    DFTBD_RAMs/clk_sys
    SLICE_X32Y17         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[0]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X32Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    DFTBD_RAMs/DFTBDI31_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.246ns (30.658%)  route 0.556ns (69.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.389     0.218    DFTBD_RAMs/count20
    SLICE_X32Y17         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.826    -0.829    DFTBD_RAMs/clk_sys
    SLICE_X32Y17         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[1]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X32Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    DFTBD_RAMs/DFTBDI31_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.246ns (30.658%)  route 0.556ns (69.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.389     0.218    DFTBD_RAMs/count20
    SLICE_X32Y17         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.826    -0.829    DFTBD_RAMs/clk_sys
    SLICE_X32Y17         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[2]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X32Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    DFTBD_RAMs/DFTBDI31_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.246ns (30.658%)  route 0.556ns (69.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.389     0.218    DFTBD_RAMs/count20
    SLICE_X32Y17         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.826    -0.829    DFTBD_RAMs/clk_sys
    SLICE_X32Y17         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[3]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X32Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.418    DFTBD_RAMs/DFTBDI31_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.890%)  route 0.606ns (71.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.438     0.267    DFTBD_RAMs/count20
    SLICE_X32Y19         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.824    -0.831    DFTBD_RAMs/clk_sys
    SLICE_X32Y19         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[10]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    DFTBD_RAMs/DFTBDI31_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.890%)  route 0.606ns (71.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.438     0.267    DFTBD_RAMs/count20
    SLICE_X32Y19         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.824    -0.831    DFTBD_RAMs/clk_sys
    SLICE_X32Y19         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[11]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    DFTBD_RAMs/DFTBDI31_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[8]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.890%)  route 0.606ns (71.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.438     0.267    DFTBD_RAMs/count20
    SLICE_X32Y19         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.824    -0.831    DFTBD_RAMs/clk_sys
    SLICE_X32Y19         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[8]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    DFTBD_RAMs/DFTBDI31_reg[8]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.890%)  route 0.606ns (71.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.438     0.267    DFTBD_RAMs/count20
    SLICE_X32Y19         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.824    -0.831    DFTBD_RAMs/clk_sys
    SLICE_X32Y19         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[9]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    DFTBD_RAMs/DFTBDI31_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[20]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.246ns (28.403%)  route 0.620ns (71.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.453     0.282    DFTBD_RAMs/count20
    SLICE_X32Y22         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.821    -0.834    DFTBD_RAMs/clk_sys
    SLICE_X32Y22         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[20]/C
                         clock pessimism              0.503    -0.331    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    DFTBD_RAMs/DFTBDI31_reg[20]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBDI31_reg[21]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.246ns (28.403%)  route 0.620ns (71.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=12, routed)          0.167    -0.269    Series_recombination_loop/FFT_RESETs
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.171 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=623, routed)         0.453     0.282    DFTBD_RAMs/count20
    SLICE_X32Y22         FDCE                                         f  DFTBD_RAMs/DFTBDI31_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.821    -0.834    DFTBD_RAMs/clk_sys
    SLICE_X32Y22         FDCE                                         r  DFTBD_RAMs/DFTBDI31_reg[21]/C
                         clock pessimism              0.503    -0.331    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    DFTBD_RAMs/DFTBDI31_reg[21]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.705    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.990ns  (logic 0.583ns (29.300%)  route 1.407ns (70.700%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.592     1.051    inputs/read_en
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.124     1.175 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.815     1.990    inputs/read_en_i_1_n_0
    SLICE_X39Y79         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.582ns  (logic 0.583ns (36.855%)  route 0.999ns (63.145%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.999     1.458    inputs/read_en
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.124     1.582 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     1.582    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X36Y79         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    inputs/rst
    SLICE_X36Y79         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    inputs/rst
    SLICE_X41Y51         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.825%)  route 0.185ns (49.175%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.185     0.331    inputs/Mic_shift_reg_input_reg_n_0_[2048]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.376 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     0.376    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X36Y79         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    inputs/rst
    SLICE_X36Y79         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    inputs/rst
    SLICE_X41Y51         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.191ns (26.872%)  route 0.520ns (73.128%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.238     0.384    inputs/read_en
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.429 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.282     0.711    inputs/read_en_i_1_n_0
    SLICE_X39Y79         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            order_out[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.566    -0.901    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X52Y15         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.383 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/Q
                         net (fo=0)                   0.973     0.590    order_out[0][0]
                                                                      r  order_out[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[83]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.564    -0.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y37         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[40]/Q
                         net (fo=0)                   0.973     0.588    outR[83]
                                                                      r  outR[83] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[84]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.564    -0.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y37         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[41]/Q
                         net (fo=0)                   0.973     0.588    outR[84]
                                                                      r  outR[84] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[85]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.564    -0.903    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y37         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.385 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[42]/Q
                         net (fo=0)                   0.973     0.588    outR[85]
                                                                      r  outR[85] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.561    -0.906    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y34         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[28]/Q
                         net (fo=0)                   0.973     0.585    outR[71]
                                                                      r  outR[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[72]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.561    -0.906    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y34         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[29]/Q
                         net (fo=0)                   0.973     0.585    outR[72]
                                                                      r  outR[72] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[73]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.561    -0.906    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y34         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[30]/Q
                         net (fo=0)                   0.973     0.585    outR[73]
                                                                      r  outR[73] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[74]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.561    -0.906    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y34         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.388 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[31]/Q
                         net (fo=0)                   0.973     0.585    outR[74]
                                                                      r  outR[74] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            order_out[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.560    -0.907    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X52Y20         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[0]/Q
                         net (fo=0)                   0.973     0.584    order_out[1][0]
                                                                      r  order_out[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            order_out[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.560    -0.907    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X52Y20         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order_out_reg[1]/Q
                         net (fo=0)                   0.973     0.584    order_out[1][1]
                                                                      r  order_out[1][1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.436    -1.515    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.178 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[0]/Q
                         net (fo=0)                   0.924    -0.254    outR[43]
                                                                      r  outR[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.436    -1.515    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.178 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[1]/Q
                         net (fo=0)                   0.924    -0.254    outR[44]
                                                                      r  outR[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.436    -1.515    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.178 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[2]/Q
                         net (fo=0)                   0.924    -0.254    outR[45]
                                                                      r  outR[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.436    -1.515    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.178 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[3]/Q
                         net (fo=0)                   0.924    -0.254    outR[46]
                                                                      r  outR[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.438    -1.513    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y28         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.337    -1.176 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[4]/Q
                         net (fo=0)                   0.924    -0.252    outR[47]
                                                                      r  outR[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.438    -1.513    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y28         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.337    -1.176 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[5]/Q
                         net (fo=0)                   0.924    -0.252    outR[48]
                                                                      r  outR[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.438    -1.513    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y28         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.337    -1.176 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[6]/Q
                         net (fo=0)                   0.924    -0.252    outR[49]
                                                                      r  outR[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.438    -1.513    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y28         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.337    -1.176 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[7]/Q
                         net (fo=0)                   0.924    -0.252    outR[50]
                                                                      r  outR[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.439    -1.512    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y29         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.337    -1.175 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[8]/Q
                         net (fo=0)                   0.924    -0.251    outR[51]
                                                                      r  outR[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outR[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.439    -1.512    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X43Y29         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.337    -1.175 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outR2_reg[9]/Q
                         net (fo=0)                   0.924    -0.251    outR[52]
                                                                      r  outR[52] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          8152 Endpoints
Min Delay          8152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.155ns  (logic 0.152ns (1.864%)  route 8.003ns (98.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         7.030     8.155    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.522    -1.429    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.155ns  (logic 0.152ns (1.864%)  route 8.003ns (98.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         7.030     8.155    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.522    -1.429    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y3          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.014ns  (logic 0.152ns (1.897%)  route 7.862ns (98.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.889     8.014    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X63Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523    -1.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.014ns  (logic 0.152ns (1.897%)  route 7.862ns (98.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.889     8.014    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X63Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523    -1.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y2          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 0.152ns (1.898%)  route 7.856ns (98.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.883     8.008    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X61Y1          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.522    -1.429    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X61Y1          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 0.152ns (1.898%)  route 7.856ns (98.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.883     8.008    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X61Y1          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.522    -1.429    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X61Y1          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.003ns  (logic 0.152ns (1.899%)  route 7.851ns (98.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.878     8.003    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X62Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523    -1.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X62Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.003ns  (logic 0.152ns (1.899%)  route 7.851ns (98.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.878     8.003    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X62Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523    -1.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X62Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.003ns  (logic 0.152ns (1.899%)  route 7.851ns (98.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.878     8.003    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X62Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523    -1.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X62Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 0.152ns (1.933%)  route 7.711ns (98.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X40Y64         LUT1 (Prop_lut1_I0_O)        0.152     1.125 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=162, routed)         6.738     7.863    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]
    SLICE_X63Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        1.523    -1.428    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y0          FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2047]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.897%)  route 0.159ns (52.103%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.159     0.305    inputs/Mic_shift_reg_input_reg_n_0_[2048]
    SLICE_X36Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.817    -0.837    inputs/clk_sys
    SLICE_X36Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y5          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y5          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y7          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y7          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y7          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y7          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y9          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y9          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X31Y9          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7834, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X31Y9          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/C





