This repository contains the weekly learning of RTL-to-GDSII implementation flow of a RISC-V-based SoC design used in the reference tapeout program conducted in collaboration with:

VLSI System Design (VSD) Corp
IIT Gandhinagar
Synopsys
SCL Mohali

Tool	Purpose	Verification
ðŸ§  Yosys	RTL Synthesis & Logic Optimization	    âœ… Verified
ðŸ“Ÿ Iverilog	Verilog Simulation & Compilation	    âœ… Verified
ðŸ“Š GTKWave	Waveform Viewer & Analysis	          âœ… Verified
âš¡ Ngspice	Analog & Mixed-Signal Simulation	    âœ… Verified
ðŸŽ¨ Magic VLSI	Layout Design & DRC Verification	  âœ… Verified
