
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016447                       # Number of seconds simulated
sim_ticks                                 16447110000                       # Number of ticks simulated
final_tick                                16447110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188230                       # Simulator instruction rate (inst/s)
host_op_rate                                   192939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32644861                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702208                       # Number of bytes of host memory used
host_seconds                                   503.82                       # Real time elapsed on the host
sim_insts                                    94833856                       # Number of instructions simulated
sim_ops                                      97206550                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           196800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             7296                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           287424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             5312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           366144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             6016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           276672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1237632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22720                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         5312                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           43648                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        22144                       # Number of bytes written to this memory
system.physmem.bytes_written::total             22144                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               355                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1046                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                36                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              3075                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               114                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              4491                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                83                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              5721                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                94                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              4323                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19338                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             346                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  346                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1381398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             4070259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              140085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            11965628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              443604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            17475654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              322975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            22261905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              365779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            16821922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75249208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1381398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         140085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         443604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         322975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         365779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2653840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1346376                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1346376                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1346376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1381398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            4070259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             140085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           11965628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             443604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           17475654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             322975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           22261905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             365779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           16821922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76595584                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8212223                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8207147                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              605                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8206389                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8205973                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.994931                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2361                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                62                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               47788                       # Number of system calls
system.cpu0.numCycles                        16447111                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      41051789                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8212223                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8208334                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     16424937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1329                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6794                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  260                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          16439197                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.497460                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.506600                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   17270      0.11%      0.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2853      0.02%      0.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8203830     49.90%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8215244     49.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            16439197                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499311                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.495988                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   12250                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5601                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 16420251                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  631                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   464                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2442                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  206                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              41053560                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  450                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   464                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   12836                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    570                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2299                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 16420187                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2841                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              41052816                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    15                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     9                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           41054328                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            188829185                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        41054089                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             41048484                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5844                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                59                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1214                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            16406129                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8206713                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8200722                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8200686                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  41051499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 84                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 41049900                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              169                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     16439197                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497075                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15725      0.10%      0.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1996077     12.14%     12.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4228362     25.72%     37.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10199033     62.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       16439197                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16437494     40.04%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            16405842     39.97%     80.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8206555     19.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              41049900                       # Type of FU issued
system.cpu0.iq.rate                          2.495873                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          98539134                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         41055734                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     41049135                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              41049884                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8200758                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1064                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          389                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   464                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    435                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  133                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           41051601                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              248                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             16406129                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8206713                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                54                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           123                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          311                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 434                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             41049457                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             16405731                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              443                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           18                       # number of nop insts executed
system.cpu0.iew.exec_refs                    24612198                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8210957                       # Number of branches executed
system.cpu0.iew.exec_forward_branches            4986                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        8203602                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches         2383                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches         2603                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      8203352                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          250                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   8206467                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.495846                       # Inst execution rate
system.cpu0.iew.wb_sent                      41049223                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     41049151                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 24625103                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 24635969                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.495827                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999559                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4139                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              405                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     16438429                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.579627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16643      0.10%      0.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8209282     49.94%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3347      0.02%     50.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1995099     12.14%     62.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4224600     25.70%     87.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1989212     12.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           86      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           68      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           92      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     16438429                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            41044015                       # Number of instructions committed
system.cpu0.commit.committedOps              41047461                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      24611389                       # Number of memory references committed
system.cpu0.commit.loads                     16405065                       # Number of loads committed
system.cpu0.commit.membars                         30                       # Number of memory barriers committed
system.cpu0.commit.branches                   8210664                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 32841301                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2208                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16436063     40.04%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       16405065     39.97%     80.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8206324     19.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         41047461                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   92                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    57489728                       # The number of ROB reads
system.cpu0.rob.rob_writes                   82103975                       # The number of ROB writes
system.cpu0.timesIdled                            258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   41044015                       # Number of Instructions Simulated
system.cpu0.committedOps                     41047461                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400719                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400719                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.495515                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.495515                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                41048047                       # number of integer regfile reads
system.cpu0.int_regfile_writes               16428255                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                172364592                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                24621940                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               25243041                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    60                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              599                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          195.510698                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16405284                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              809                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         20278.472188                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         25969000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   195.510698                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.381857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.381857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         32823340                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        32823340                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8204529                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8204529                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8201787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8201787                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           28                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     16406316                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406316                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     16406316                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406316                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          265                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4461                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4726                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4726                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4726                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4726                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     10368987                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     10368987                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    225874499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    225874499                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    236243486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236243486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    236243486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236243486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8204794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8204794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8206248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8206248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     16411042                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16411042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     16411042                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16411042                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000544                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000544                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000288                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000288                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 39128.252830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39128.252830                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50633.153777                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50633.153777                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49988.041896                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49988.041896                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49988.041896                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49988.041896                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          520                       # number of writebacks
system.cpu0.dcache.writebacks::total              520                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           89                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3495                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3495                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3584                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3584                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          176                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          966                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1142                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1142                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6642509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6642509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52659000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52659000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     59301509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59301509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     59301509                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59301509                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 37741.528409                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37741.528409                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54512.422360                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54512.422360                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51927.766200                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51927.766200                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51927.766200                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51927.766200                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               76                       # number of replacements
system.cpu0.icache.tags.tagsinuse          293.697574                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6329                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.942065                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   293.697574                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.573628                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.573628                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            13985                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           13985                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6329                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6329                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6329                       # number of overall hits
system.cpu0.icache.overall_hits::total           6329                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          465                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          465                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          465                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           465                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          465                       # number of overall misses
system.cpu0.icache.overall_misses::total          465                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23603999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23603999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23603999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23603999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23603999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23603999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6794                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6794                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6794                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6794                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.068443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.068443                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.068443                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.068443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.068443                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.068443                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50761.288172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50761.288172                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50761.288172                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50761.288172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50761.288172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50761.288172                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           68                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20261501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20261501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20261501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20261501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20261501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20261501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.058434                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058434                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.058434                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058434                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.058434                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058434                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51036.526448                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51036.526448                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                5340192                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          4813226                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           159244                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4551012                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4484736                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.543709                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 206034                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             60433                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        16404638                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1156979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      26104916                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5340192                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           4690770                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     15074772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 337453                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2177                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          625                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  1039742                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                31097                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          16403280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.631293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.287315                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5772838     35.19%     35.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  412046      2.51%     37.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4308676     26.27%     63.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5909720     36.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            16403280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.325529                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.591313                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  993376                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              5787722                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  9264776                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               187073                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                168156                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              155816                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  735                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              23898290                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1024                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                168156                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1210631                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 196488                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       5496317                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  9226127                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               103384                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              23431375                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  6160                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           24611007                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            110783333                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        27285260                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             22269811                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2341196                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            138038                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        137272                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   481176                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             8113560                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4042486                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          3726044                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3642983                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  22768881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             199852                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 22286363                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            33685                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        1382905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      3363973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         49199                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     16403280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.358653                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.286202                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6744223     41.12%     41.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1969085     12.00%     53.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2752638     16.78%     69.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4937334     30.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       16403280                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             10278579     46.12%     46.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4708      0.02%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8011482     35.95%     82.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3991594     17.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22286363                       # Type of FU issued
system.cpu1.iq.rate                          1.358540                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          61009691                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         24351939                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     22081064                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              22286363                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         3630439                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       266660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        78395                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         3404                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                168156                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 143332                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                86297                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           22973992                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           106789                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              8113560                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4042486                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            135601                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  5162                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           336                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        114307                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        49011                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              163318                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             22162577                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              7991452                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           123786                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         5259                       # number of nop insts executed
system.cpu1.iew.exec_refs                    11971622                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4471712                       # Number of branches executed
system.cpu1.iew.exec_forward_branches          336180                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        3931054                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       157569                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       178611                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      3801482                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       129572                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   3980170                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.350995                       # Inst execution rate
system.cpu1.iew.wb_sent                      22104259                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     22081064                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 12865968                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 14138120                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.346026                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.910020                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        1383138                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         150653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           158674                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     16154070                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.336565                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.743345                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7460105     46.18%     46.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4334819     26.83%     73.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       605288      3.75%     76.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       592550      3.67%     80.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1742333     10.79%     91.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1309447      8.11%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        57478      0.36%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9923      0.06%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        42127      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     16154070                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            21254957                       # Number of instructions committed
system.cpu1.commit.committedOps              21590957                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      11810991                       # Number of memory references committed
system.cpu1.commit.loads                      7846900                       # Number of loads committed
system.cpu1.commit.membars                      52920                       # Number of memory barriers committed
system.cpu1.commit.branches                   4394674                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 17374901                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               69856                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         9775261     45.27%     45.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           4705      0.02%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7846900     36.34%     81.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3964091     18.36%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         21590957                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                42127                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    38965658                       # The number of ROB reads
system.cpu1.rob.rob_writes                   46195980                       # The number of ROB writes
system.cpu1.timesIdled                            168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       42472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   21249828                       # Number of Instructions Simulated
system.cpu1.committedOps                     21585828                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.771989                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.771989                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.295355                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.295355                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                25657366                       # number of integer regfile reads
system.cpu1.int_regfile_writes                9648356                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 90527540                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                13164650                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               12885903                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                339355                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             6928                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          403.779683                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7987188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7338                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1088.469338                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   403.779683                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.788632                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.788632                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16625971                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16625971                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4137302                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4137302                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3823588                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3823588                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        45110                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        45110                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4825                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4825                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7960890                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7960890                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7960890                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7960890                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        93325                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93325                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        51530                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        51530                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        74904                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        74904                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        26141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        26141                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       144855                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144855                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       144855                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144855                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2867622439                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2867622439                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1817240528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1817240528                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2368615129                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2368615129                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    614433783                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    614433783                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     33588022                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     33588022                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   4684862967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4684862967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   4684862967                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4684862967                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4230627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4230627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3875118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3875118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       120014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       120014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        30966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      8105745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8105745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      8105745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8105745                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022059                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.013298                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013298                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.624127                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.624127                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.844184                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.844184                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017871                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017871                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017871                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017871                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 30727.269638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30727.269638                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 35265.680730                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35265.680730                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 31622.011228                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31622.011228                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23504.601316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23504.601316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32341.741514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32341.741514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32341.741514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32341.741514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1007                       # number of writebacks
system.cpu1.dcache.writebacks::total             1007                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        45672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        45672                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        26072                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        26072                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        22671                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22671                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        71744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        71744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        71744                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        71744                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        47653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47653                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        25458                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        25458                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        52233                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        52233                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        26141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        26141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        73111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        73111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73111                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1156965814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1156965814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    919968319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    919968319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1625241679                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1625241679                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    547579217                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    547579217                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     26071978                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     26071978                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2076934133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2076934133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2076934133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2076934133                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011264                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011264                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.006570                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006570                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.435224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.435224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.844184                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.844184                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009020                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009020                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009020                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009020                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 24278.971188                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24278.971188                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36136.708265                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36136.708265                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 31115.227519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31115.227519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 20947.141158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20947.141158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 28407.956846                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28407.956846                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 28407.956846                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28407.956846                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              669                       # number of replacements
system.cpu1.icache.tags.tagsinuse          365.737374                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1038647                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1040                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           998.699038                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   365.737374                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.714331                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.714331                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2080524                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2080524                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1038647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1038647                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1038647                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1038647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1038647                       # number of overall hits
system.cpu1.icache.overall_hits::total        1038647                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1095                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1095                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1095                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1095                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1095                       # number of overall misses
system.cpu1.icache.overall_misses::total         1095                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     20727386                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20727386                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     20727386                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20727386                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     20727386                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20727386                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1039742                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1039742                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1039742                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1039742                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1039742                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1039742                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001053                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001053                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001053                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001053                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001053                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001053                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18929.119635                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18929.119635                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18929.119635                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18929.119635                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18929.119635                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18929.119635                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           55                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           55                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           55                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1040                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1040                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1040                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1040                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     16585589                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     16585589                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     16585589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     16585589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     16585589                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     16585589                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15947.681731                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15947.681731                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15947.681731                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15947.681731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15947.681731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15947.681731                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                4022156                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          3182492                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           241550                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2720410                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2622730                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.409365                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 330670                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             95126                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        16404452                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1808255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      19472078                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4022156                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2953400                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     14335631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 509771                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2209                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1641311                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                48239                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          16401553                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.256550                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.350719                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 8327342     50.77%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  609411      3.72%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2394447     14.60%     69.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5070353     30.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            16401553                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.245187                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.187000                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1514214                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              8291087                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6061071                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               278858                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                254114                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              252834                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  941                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              16415736                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1338                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                254114                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1837793                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 341206                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       7817303                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5995626                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               153302                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              15711262                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 10080                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           17871763                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             72673849                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        17527294                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             13879361                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 3992402                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            189574                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        187897                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   698709                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4121934                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1998010                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1484674                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1376229                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  14674798                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             282997                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 13694528                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            54118                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        2345915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      6349543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         64666                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     16401553                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.834953                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.151874                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9802533     59.77%     59.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2158786     13.16%     72.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1784960     10.88%     83.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2655274     16.19%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       16401553                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7819901     57.10%     57.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                8615      0.06%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3941180     28.78%     85.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1924832     14.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              13694528                       # Type of FU issued
system.cpu2.iq.rate                          0.834806                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          43844727                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         17303950                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     13372186                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              13694528                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1332724                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       441602                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          276                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       115632                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         4013                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                254114                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 255566                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               123440                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           14966843                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           140740                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4121934                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1998010                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            185363                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  7878                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           276                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        176536                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        73717                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              250253                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             13505945                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3907494                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           188583                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                         9048                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5814585                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2715490                       # Number of branches executed
system.cpu2.iew.exec_forward_branches          568448                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        1818826                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       249802                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       318646                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1600065                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       218761                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1907091                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.823310                       # Inst execution rate
system.cpu2.iew.wb_sent                      13409854                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     13372186                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7481266                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  9934829                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.815156                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.753034                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        2346204                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         218331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           240779                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     15989825                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.789302                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.518764                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     10703554     66.94%     66.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2683309     16.78%     83.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       825864      5.16%     88.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       252932      1.58%     90.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       491282      3.07%     93.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       824304      5.16%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        94431      0.59%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        39456      0.25%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        74693      0.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     15989825                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            12008809                       # Number of instructions committed
system.cpu2.commit.committedOps              12620803                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       5562710                       # Number of memory references committed
system.cpu2.commit.loads                      3680332                       # Number of loads committed
system.cpu2.commit.membars                      82395                       # Number of memory barriers committed
system.cpu2.commit.branches                   2600921                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 10323443                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              123295                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         7049483     55.86%     55.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           8610      0.07%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3680332     29.16%     85.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1882378     14.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         12620803                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                74693                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    30711150                       # The number of ROB reads
system.cpu2.rob.rob_writes                   30344569                       # The number of ROB writes
system.cpu2.timesIdled                            194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       42658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   11999886                       # Number of Instructions Simulated
system.cpu2.committedOps                     12611880                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.367051                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.367051                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.731502                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.731502                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                14677493                       # number of integer regfile reads
system.cpu2.int_regfile_writes                6765129                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 52278246                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7941044                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                6902061                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                454051                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            16896                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          433.053954                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3977542                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17346                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           229.306007                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   433.053954                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.845809                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.845809                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8894523                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8894523                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2260020                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2260020                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1671117                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1671117                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        67095                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        67095                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        10716                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10716                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3931137                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3931137                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3931137                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3931137                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       135011                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       135011                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        87982                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        87982                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        95049                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        95049                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        41301                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        41301                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       222993                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        222993                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       222993                       # number of overall misses
system.cpu2.dcache.overall_misses::total       222993                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   3970548962                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3970548962                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3136209194                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3136209194                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   2974852250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2974852250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1016307218                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1016307218                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     36486522                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     36486522                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   7106758156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7106758156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   7106758156                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7106758156                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2395031                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2395031                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1759099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1759099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       162144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       162144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        52017                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        52017                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4154130                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4154130                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4154130                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4154130                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.056371                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.056371                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.050015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050015                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.586201                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.586201                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.793990                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.793990                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.053680                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053680                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.053680                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053680                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 29409.077497                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29409.077497                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 35646.032075                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35646.032075                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 31298.090985                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31298.090985                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 24607.327135                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 24607.327135                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 31869.871054                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31869.871054                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 31869.871054                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31869.871054                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3895                       # number of writebacks
system.cpu2.dcache.writebacks::total             3895                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        62545                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62545                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        44426                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        44426                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        29532                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        29532                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       106971                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106971                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       106971                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106971                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        72466                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72466                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        43556                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        43556                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        65517                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        65517                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        41301                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        41301                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       116022                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       116022                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       116022                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       116022                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1651142589                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1651142589                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1567132622                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1567132622                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   2005923495                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2005923495                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    906770282                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    906770282                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     28955478                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     28955478                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3218275211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3218275211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3218275211                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3218275211                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.030257                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030257                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.024760                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024760                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.404067                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.404067                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.793990                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.793990                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.027929                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027929                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.027929                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027929                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 22785.065948                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22785.065948                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 35979.718569                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 35979.718569                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 30616.839828                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30616.839828                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 21955.165299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 21955.165299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 27738.491071                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27738.491071                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 27738.491071                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27738.491071                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              611                       # number of replacements
system.cpu2.icache.tags.tagsinuse          372.735774                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1640262                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              989                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1658.505561                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   372.735774                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.728000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.728000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          3283611                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         3283611                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1640262                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1640262                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1640262                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1640262                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1640262                       # number of overall hits
system.cpu2.icache.overall_hits::total        1640262                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1049                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1049                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1049                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1049                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1049                       # number of overall misses
system.cpu2.icache.overall_misses::total         1049                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     22916432                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22916432                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     22916432                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22916432                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     22916432                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22916432                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1641311                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1641311                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1641311                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1641311                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1641311                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1641311                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000639                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000639                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000639                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000639                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000639                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000639                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 21845.979028                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21845.979028                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 21845.979028                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21845.979028                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 21845.979028                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21845.979028                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           60                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           60                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           60                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          989                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          989                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          989                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          989                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          989                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          989                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     18686058                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18686058                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     18686058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18686058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     18686058                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18686058                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 18893.890799                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18893.890799                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 18893.890799                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18893.890799                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 18893.890799                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18893.890799                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3776061                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2767099                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           280033                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2153785                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                2038517                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.648119                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 403033                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            118132                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        16404263                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           2169467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      18479377                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3776061                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2441550                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     13936840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 585519                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2219                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1987882                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                57101                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          16401491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.216398                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.364603                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 8670121     52.86%     52.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  722226      4.40%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1798915     10.97%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5210229     31.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            16401491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.230188                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.126498                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1788340                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              8563804                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  5423379                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               332018                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                291731                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              312777                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1195                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              15236944                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1721                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                291731                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 2168166                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 465506                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       7947177                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5341345                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               185347                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              14411048                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                 14631                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands           17467750                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             65739842                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        15659462                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             12374826                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 5092924                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            206392                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        204847                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   822872                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2901917                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1317521                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           679332                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          524418                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  13169030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             319334                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 11762655                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            53200                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2956437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      8746905                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         66432                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     16401491                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.717170                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.071991                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           10360991     63.17%     63.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2356774     14.37%     77.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1645297     10.03%     87.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2038429     12.43%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       16401491                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7854623     66.78%     66.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               11911      0.10%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2660394     22.62%     89.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1235727     10.51%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              11762655                       # Type of FU issued
system.cpu3.iq.rate                          0.717049                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          39980001                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         16445011                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     11381302                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              11762655                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          483529                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       549688                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       118580                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         3762                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                291731                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 358460                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               143343                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           13500830                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           139501                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2901917                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1317521                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            202479                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  9792                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           255                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        212417                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        79501                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              291918                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             11546286                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2616076                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           216369                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        12466                       # number of nop insts executed
system.cpu3.iew.exec_refs                     3836271                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2276713                       # Number of branches executed
system.cpu3.iew.exec_forward_branches          750756                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        1113662                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       313840                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches       436916                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches       829995                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       283667                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   1220195                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.703859                       # Inst execution rate
system.cpu3.iew.wb_sent                      11427956                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     11381302                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6241046                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  9808502                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.693801                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.636289                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        2956687                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         252902                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           279005                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     15895453                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.663352                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.398610                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     11158705     70.20%     70.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2535022     15.95%     86.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       833862      5.25%     91.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       295120      1.86%     93.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       483583      3.04%     96.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       289771      1.82%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       125373      0.79%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        71389      0.45%     99.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       102628      0.65%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     15895453                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9691074                       # Number of instructions committed
system.cpu3.commit.committedOps              10544278                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3551170                       # Number of memory references committed
system.cpu3.commit.loads                      2352229                       # Number of loads committed
system.cpu3.commit.membars                     101988                       # Number of memory barriers committed
system.cpu3.commit.branches                   2153698                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  8790300                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              166461                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         6981200     66.21%     66.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          11908      0.11%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2352229     22.31%     88.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1198941     11.37%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         10544278                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               102628                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    29130445                       # The number of ROB reads
system.cpu3.rob.rob_writes                   27506734                       # The number of ROB writes
system.cpu3.timesIdled                            195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       42847                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    9678723                       # Number of Instructions Simulated
system.cpu3.committedOps                     10531927                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.694879                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.694879                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.590013                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.590013                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                11915219                       # number of integer regfile reads
system.cpu3.int_regfile_writes                6450676                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 42482523                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 6830933                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                5108276                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                480746                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            22376                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          469.625600                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2849501                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            22837                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           124.775627                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   469.625600                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.917237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.917237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6627157                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6627157                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1793991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1793991                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       976118                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        976118                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        80973                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        80973                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        27790                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        27790                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2770109                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2770109                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2770109                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2770109                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       134743                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134743                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        83982                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        83982                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        95698                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        95698                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        40877                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        40877                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       218725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        218725                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       218725                       # number of overall misses
system.cpu3.dcache.overall_misses::total       218725                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   3970634444                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3970634444                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   2995219977                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2995219977                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   2942707707                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2942707707                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    983534229                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    983534229                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data     34498516                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     34498516                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   6965854421                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6965854421                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   6965854421                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6965854421                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1928734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1928734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1060100                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1060100                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       176671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       176671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        68667                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68667                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2988834                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2988834                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2988834                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2988834                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.069861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069861                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.079221                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079221                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.541674                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.541674                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.595293                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.595293                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.073181                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.073181                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.073181                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.073181                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 29468.205725                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29468.205725                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 35665.023184                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35665.023184                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30749.939466                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30749.939466                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 24060.822198                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 24060.822198                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 31847.545644                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31847.545644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 31847.545644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31847.545644                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6884                       # number of writebacks
system.cpu3.dcache.writebacks::total             6884                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        62064                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62064                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        42291                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        42291                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        28708                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        28708                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       104355                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104355                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       104355                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104355                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        72679                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        72679                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        41691                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        41691                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        66990                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        66990                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        40877                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        40877                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       114370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       114370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       114370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       114370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1676046072                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1676046072                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1502914701                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1502914701                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   1990058381                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   1990058381                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    874848271                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    874848271                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     27099484                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     27099484                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3178960773                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3178960773                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3178960773                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3178960773                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.037682                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.037682                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.039327                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.039327                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.379179                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.379179                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.595293                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.595293                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.038266                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038266                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.038266                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038266                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 23060.940189                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23060.940189                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 36048.900266                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36048.900266                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 29706.797746                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29706.797746                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 21401.968613                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 21401.968613                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 27795.407651                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27795.407651                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 27795.407651                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27795.407651                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              633                       # number of replacements
system.cpu3.icache.tags.tagsinuse          366.832609                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1986823                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1005                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1976.938308                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   366.832609                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.716470                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.716470                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          3976769                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         3976769                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1986823                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1986823                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1986823                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1986823                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1986823                       # number of overall hits
system.cpu3.icache.overall_hits::total        1986823                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1059                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1059                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1059                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1059                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1059                       # number of overall misses
system.cpu3.icache.overall_misses::total         1059                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     22979877                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     22979877                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     22979877                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     22979877                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     22979877                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     22979877                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1987882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1987882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1987882                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1987882                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1987882                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1987882                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000533                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000533                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000533                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000533                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000533                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 21699.600567                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21699.600567                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 21699.600567                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21699.600567                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 21699.600567                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21699.600567                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           54                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           54                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           54                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1005                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1005                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1005                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1005                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1005                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1005                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     18748100                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18748100                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     18748100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18748100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     18748100                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18748100                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000506                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000506                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000506                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000506                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 18654.825871                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18654.825871                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 18654.825871                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18654.825871                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 18654.825871                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18654.825871                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                3672582                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          2896579                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           212046                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             2487513                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                2390099                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            96.083880                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 310653                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             86101                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        16404087                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           1664414                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      17722566                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    3672582                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           2700752                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     14509599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 450003                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2254                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          388                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  1519847                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                48694                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          16401657                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.145861                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.333986                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 8939699     54.50%     54.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  762021      4.65%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 2067814     12.61%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 4632123     28.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            16401657                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.223882                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.080375                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 1744352                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              9036903                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  4348166                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1045790                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                224192                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              233881                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  852                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              14987214                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1408                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                224192                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 2426958                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 369872                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       7356217                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  4687377                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1334787                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              14363106                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                805086                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                    13                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           16394230                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             66317890                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        15993878                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             12604263                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 3789967                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            175468                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        171623                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2303203                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             3757562                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1797966                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1328734                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1216801                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  13467902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             256703                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 12351505                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           118113                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        2295151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      6662066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         59862                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     16401657                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.753064                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.922633                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            8978671     54.74%     54.74% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            3021909     18.42%     73.17% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            3873635     23.62%     96.78% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             527442      3.22%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       16401657                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                 641152     11.23%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     11.23% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4019351     70.43%     81.66% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              1046741     18.34%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              7067444     57.22%     57.22% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                7842      0.06%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.28% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             3563224     28.85%     86.13% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            1712995     13.87%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              12351505                       # Type of FU issued
system.cpu4.iq.rate                          0.752953                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    5707245                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.462069                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          46930025                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         16019924                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     12081333                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              18058750                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1187465                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       444155                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          168                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       104544                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads         7664                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                224192                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 282056                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               110844                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           13732769                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts            97903                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              3757562                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1797966                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            168558                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  7202                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           168                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        155285                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        59461                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              214746                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             12185699                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              3522441                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           165806                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                         8164                       # number of nop insts executed
system.cpu4.iew.exec_refs                     5228137                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 2448352                       # Number of branches executed
system.cpu4.iew.exec_forward_branches          524082                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        1628746                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       231214                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches       292868                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      1434730                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       194016                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   1705696                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.742845                       # Inst execution rate
system.cpu4.iew.wb_sent                      12114320                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     12081333                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  6943273                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  9435552                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.736483                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.735863                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        2295312                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         196841                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           211237                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     16007153                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.714527                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.270917                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     10107488     63.14%     63.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      3505863     21.90%     85.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       921414      5.76%     90.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       295887      1.85%     92.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       946893      5.92%     98.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        92342      0.58%     99.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        61292      0.38%     99.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        23636      0.15%     99.67% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        52338      0.33%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     16007153                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            10869492                       # Number of instructions committed
system.cpu4.commit.committedOps              11437542                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       5006829                       # Number of memory references committed
system.cpu4.commit.loads                      3313407                       # Number of loads committed
system.cpu4.commit.membars                      74224                       # Number of memory barriers committed
system.cpu4.commit.branches                   2351443                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  9363305                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              112984                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         6422873     56.16%     56.16% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           7840      0.07%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.22% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        3313407     28.97%     85.19% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       1693422     14.81%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         11437542                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                52338                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    29521412                       # The number of ROB reads
system.cpu4.rob.rob_writes                   27858449                       # The number of ROB writes
system.cpu4.timesIdled                            187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       43023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   10861404                       # Number of Instructions Simulated
system.cpu4.committedOps                     11429454                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.510310                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.510310                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.662116                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.662116                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                13215467                       # number of integer regfile reads
system.cpu4.int_regfile_writes                6129902                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 47190193                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 7149912                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                6265207                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                410858                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            13729                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          431.674189                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3324093                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            14158                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           234.785492                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   431.674189                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.843114                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.843114                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          8027986                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         8027986                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      2043386                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2043386                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1495626                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1495626                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        58474                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        58474                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         7316                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7316                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      3539012                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3539012                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      3539012                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3539012                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       125956                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       125956                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        87350                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        87350                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        84818                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        84818                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        39362                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        39362                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       213306                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        213306                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       213306                       # number of overall misses
system.cpu4.dcache.overall_misses::total       213306                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   3943964500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3943964500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3197451890                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3197451890                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   2652247362                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2652247362                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   1015280224                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1015280224                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     28185517                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     28185517                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   7141416390                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7141416390                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   7141416390                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7141416390                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      2169342                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2169342                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1582976                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1582976                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       143292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       143292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        46678                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        46678                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      3752318                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3752318                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      3752318                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3752318                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.058062                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.058062                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.055181                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.055181                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.591924                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.591924                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.843267                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.843267                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.056846                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.056846                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.056846                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.056846                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 31312.239989                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 31312.239989                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 36605.058844                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 36605.058844                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 31269.864439                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 31269.864439                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 25793.410497                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 25793.410497                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 33479.678912                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 33479.678912                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 33479.678912                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 33479.678912                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     5.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2879                       # number of writebacks
system.cpu4.dcache.writebacks::total             2879                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        60030                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        60030                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        43592                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        43592                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        25904                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        25904                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       103622                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       103622                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       103622                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       103622                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        65926                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        65926                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        43758                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        43758                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        58914                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        58914                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        39362                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        39362                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       109684                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       109684                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       109684                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       109684                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   1485900887                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1485900887                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1638656248                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1638656248                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   1811398433                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   1811398433                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    908894776                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    908894776                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     23390983                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     23390983                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   3124557135                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3124557135                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   3124557135                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3124557135                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.030390                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.030390                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.027643                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.027643                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.411146                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.411146                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.843267                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.843267                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.029231                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.029231                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.029231                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.029231                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 22538.920714                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 22538.920714                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37448.152292                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37448.152292                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 30746.485267                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30746.485267                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 23090.665515                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 23090.665515                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 28486.899958                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 28486.899958                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 28486.899958                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 28486.899958                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              605                       # number of replacements
system.cpu4.icache.tags.tagsinuse          368.792038                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1518816                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              979                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1551.395301                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   368.792038                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.720297                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.720297                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          3040673                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         3040673                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      1518816                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1518816                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      1518816                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1518816                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      1518816                       # number of overall hits
system.cpu4.icache.overall_hits::total        1518816                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1031                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1031                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1031                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1031                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1031                       # number of overall misses
system.cpu4.icache.overall_misses::total         1031                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     22592347                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     22592347                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     22592347                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     22592347                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     22592347                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     22592347                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      1519847                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1519847                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      1519847                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1519847                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      1519847                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1519847                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000678                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000678                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000678                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 21913.042677                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 21913.042677                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 21913.042677                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 21913.042677                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 21913.042677                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 21913.042677                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           52                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           52                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           52                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst          979                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          979                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst          979                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          979                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst          979                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          979                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     18578112                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     18578112                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     18578112                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     18578112                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     18578112                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     18578112                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000644                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000644                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000644                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000644                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 18976.621042                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 18976.621042                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 18976.621042                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 18976.621042                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 18976.621042                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 18976.621042                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     16950                       # number of replacements
system.l2.tags.tagsinuse                  2001.361728                       # Cycle average of tags in use
system.l2.tags.total_refs                       50582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19024                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.658852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      959.607125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.620518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.010383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        35.573415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        60.591647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       112.484386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        74.540909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        82.627469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        96.209282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        91.697959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        79.398635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.014642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.001212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.030538                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1846                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.031647                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    236615                       # Number of tag accesses
system.l2.tags.data_accesses                   236615                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  66                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 952                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                3867                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 837                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                9564                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                 852                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               11972                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                 821                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                8041                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   37013                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15185                       # number of Writeback hits
system.l2.Writeback_hits::total                 15185                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   77                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   122                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   74                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  952                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 3873                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  837                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 9598                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                  852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                12017                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                  821                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 8070                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37135                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu0.data                  74                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 952                       # number of overall hits
system.l2.overall_hits::cpu1.data                3873                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 837                       # number of overall hits
system.l2.overall_hits::cpu2.data                9598                       # number of overall hits
system.l2.overall_hits::cpu3.inst                 852                       # number of overall hits
system.l2.overall_hits::cpu3.data               12017                       # number of overall hits
system.l2.overall_hits::cpu4.inst                 821                       # number of overall hits
system.l2.overall_hits::cpu4.data                8070                       # number of overall hits
system.l2.overall_hits::total                   37135                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               356                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                88                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              2938                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               152                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              4294                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               153                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              5444                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               158                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              4125                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17809                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          14917                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          25785                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          24602                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          26610                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              91914                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         8724                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        14483                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        13886                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        14618                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            51711                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1775                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1055                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               3077                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                152                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               4493                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                153                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               5725                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                158                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               4327                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19584                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               356                       # number of overall misses
system.l2.overall_misses::cpu0.data              1055                       # number of overall misses
system.l2.overall_misses::cpu1.inst                88                       # number of overall misses
system.l2.overall_misses::cpu1.data              3077                       # number of overall misses
system.l2.overall_misses::cpu2.inst               152                       # number of overall misses
system.l2.overall_misses::cpu2.data              4493                       # number of overall misses
system.l2.overall_misses::cpu3.inst               153                       # number of overall misses
system.l2.overall_misses::cpu3.data              5725                       # number of overall misses
system.l2.overall_misses::cpu4.inst               158                       # number of overall misses
system.l2.overall_misses::cpu4.data              4327                       # number of overall misses
system.l2.overall_misses::total                 19584                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     19031500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      4467000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data    155704000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      7882000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data    227559500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      7753000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data    288468000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7960500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data    218603500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       942905000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       477000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      7630500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     10766500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     14969000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     10822500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      94810000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     19031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     56097500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      4467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    163334500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      7882000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    238326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      7753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    303437000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    229426000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1037715000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     19031500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     56097500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      4467000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    163334500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      7882000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    238326000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      7753000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    303437000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7960500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    229426000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1037715000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            6805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           13858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           17416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst             979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           12166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               54822                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15185                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15185                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        14929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        25800                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        24624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        26637                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            91991                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         8724                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        14484                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        13886                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        14618                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          51712                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1897                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1129                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1040                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             6950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              989                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            14091                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1005                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            17742                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst              979                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            12397                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56719                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1129                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1040                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            6950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             989                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           14091                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1005                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           17742                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst             979                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           12397                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56719                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.896725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.604790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.084615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.431741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.153691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.309857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.152239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.312586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.161389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.339060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.324851                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999196                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999107                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.998986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999163                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999981                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.958621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.854077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.861963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.874459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.935688                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.896725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.934455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.084615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.442734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.153691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.318856                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.152239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.322681                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.161389                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.349036                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.345281                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.896725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.934455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.084615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.442734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.153691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.318856                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.152239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.322681                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.161389                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.349036                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.345281                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53459.269663                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50761.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52996.596324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51855.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52994.760130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 50673.202614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52988.243938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50382.911392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52994.787879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52945.420855                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     7.105986                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     4.110917                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     4.308593                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     5.975197                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     5.189634                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.368973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 54895.683453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 54103.015075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53270.462633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53576.732673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53414.084507                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53459.269663                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53172.985782                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50761.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53082.385440                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51855.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53043.845983                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 50673.202614                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53002.096070                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50382.911392                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53021.955165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52987.898284                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53459.269663                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53172.985782                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50761.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53082.385440                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51855.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53043.845983                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 50673.202614                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53002.096070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50382.911392                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53021.955165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52987.898284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  346                       # number of writebacks
system.l2.writebacks::total                       346                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                243                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 243                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                243                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data         2937                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data         4293                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data         5441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data         4121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17566                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        14917                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        25785                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        24602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        26610                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         91914                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         8724                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        14483                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        13886                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        14618                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        51711                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1775                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          3076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          4492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          5722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          4323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         3076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         4492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         5722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         4323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19341                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14573500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1467500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data    118991000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4657500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    173915500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      3398500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    220415500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3826000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    166970500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    712112000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    605633670                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1046227860                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data    998442174                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   1080332739                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3730636443                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    353665074                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    586963445                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    562726459                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    592420951                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2095775929                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      5906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      8295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     11464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      8310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72681000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1467500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    124897000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    182211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      3398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    231879500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3826000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    175281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    784793000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1467500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    124897000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    182211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      3398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    231879500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3826000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    175281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    784793000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.550898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.034615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.431594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.115268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.309785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.082587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.312414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.096016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.338731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.320419                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999196                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999107                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.998986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999163                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999981                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.958621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.854077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.861963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.874459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.935688                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.926484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.034615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.442590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.115268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.318785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.082587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.322512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.096016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.348713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.926484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.034615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.442590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.115268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.318785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.082587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.322512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.096016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.348713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340997                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41052.112676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40763.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40514.470548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40855.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40511.413930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40945.783133                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40510.108436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40702.127660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40516.986168                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40539.223500                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40600.232621                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40575.057592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40583.780750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40598.750056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40588.337391                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40539.325309                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40527.752883                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40524.734193                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40526.812902                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40528.628899                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40571.278826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 42489.208633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41685.929648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40797.153025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41141.089109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40947.042254                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41052.112676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40728.011472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40763.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40603.706112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40855.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40563.446126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40945.783133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40524.204823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40702.127660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40546.148508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40576.650639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41052.112676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40728.011472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40763.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40603.706112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40855.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40563.446126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40945.783133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40524.204823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40702.127660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40546.148508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40576.650639                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               17566                       # Transaction distribution
system.membus.trans_dist::ReadResp              17566                       # Transaction distribution
system.membus.trans_dist::Writeback               346                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           106447                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         138588                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          143628                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2212                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       428126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 428126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1259776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1259776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           101848                       # Total snoops (count)
system.membus.snoop_fanout::samples            266086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              266086                       # Request fanout histogram
system.membus.reqLayer0.occupancy           243496940                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          317123030                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             507054                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            506914                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          140                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            15185                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          106521                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        138589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         245110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         9093                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         9093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       185569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       284436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       288706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       268626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1038950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       105536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        66560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       509248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        63296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1151104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        64320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1576064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        62656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       977664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4601856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          622921                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           838528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 838528    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             838528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          439819944                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            595999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1713991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1586411                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         206471493                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1502442                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         289782534                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1542400                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        290375091                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1501388                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        266758673                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
