$date
	Tue May  2 15:17:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module D_FLIP_FLOP_PULSE_TRIGGERED_TB $end
$var wire 1 ! Q_gate $end
$var wire 1 " Q_data $end
$var wire 1 # Q_beh $end
$var wire 1 $ QBAR_gate $end
$var wire 1 % QBAR_data $end
$var wire 1 & QBAR_beh $end
$var parameter 32 ' CLKPERIOD $end
$var reg 1 ( CLK $end
$var reg 256 ) COMMENT [255:0] $end
$var reg 1 * D $end
$var reg 32 + ERRORS [31:0] $end
$var reg 1 , QEXPECTED $end
$var reg 32 - VECTORCOUNT [31:0] $end
$var integer 32 . COUNT [31:0] $end
$var integer 32 / FD [31:0] $end
$scope module UUT_d_flip_flop_pulse_triggered_behavioral $end
$var wire 1 ( clk $end
$var wire 1 * d $end
$var wire 1 & qbar $end
$var parameter 1 0 DATA0 $end
$var parameter 1 1 DATA1 $end
$var reg 1 # q $end
$upscope $end
$scope module UUT_d_flip_flop_pulse_triggered_dataflow $end
$var wire 1 ( clk $end
$var wire 1 2 clk1 $end
$var wire 1 * d $end
$var wire 1 " q $end
$var wire 1 3 q1 $end
$var wire 1 4 q1bar $end
$var wire 1 % qbar $end
$var wire 1 5 r1 $end
$var wire 1 6 r2 $end
$var wire 1 7 r3 $end
$var wire 1 8 r4 $end
$var wire 1 9 s1 $end
$var wire 1 : s2 $end
$var wire 1 ; s3 $end
$var wire 1 < s4 $end
$upscope $end
$scope module UUT_d_flip_flop_pulse_triggered_gate $end
$var wire 1 ( clk $end
$var wire 1 = clk1 $end
$var wire 1 * d $end
$var wire 1 ! q $end
$var wire 1 > q1 $end
$var wire 1 ? q1bar $end
$var wire 1 $ qbar $end
$var wire 1 @ r1 $end
$var wire 1 A r2 $end
$var wire 1 B r3 $end
$var wire 1 C r4 $end
$var wire 1 D s1 $end
$var wire 1 E s2 $end
$var wire 1 F s3 $end
$var wire 1 G s4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
11
00
b10100 '
$end
#0
$dumpvars
1G
0F
1E
0D
0C
1B
0A
1@
1?
0>
1=
1<
0;
1:
09
08
17
06
15
14
03
12
b10000000000000000000000000000011 /
b11 .
b0 -
0,
b0 +
0*
b0 )
0(
x&
1%
1$
x#
0"
0!
$end
#100
1&
0#
16
18
1A
1C
02
0=
1(
#200
06
08
0A
0C
12
1=
0(
#250
b1 -
b10001000100000101010100010000010101111100110000 )
#300
16
18
1A
1C
02
0=
1(
#400
06
08
0A
0C
12
1=
0(
#450
0%
1"
18
0<
04
07
0$
1;
13
1C
1!
16
0?
0B
0G
0:
1A
1F
1>
05
0@
0E
b10 -
1,
19
1D
1*
b10001000100000101010100010000010101111100110001 )
#500
0&
1#
1:
1<
1E
1G
02
0=
1(
#600
0:
0<
0E
0G
12
1=
0(
#650
0"
1%
08
1<
17
0!
0;
03
1$
0C
14
1B
1G
0F
0>
06
1?
1:
0A
15
1@
1E
b11 -
0,
09
0D
0*
b10001000100000101010100010000010101111100110000 )
#700
1&
0#
16
18
1A
1C
02
0=
1(
#800
06
08
0A
0C
12
1=
0(
#850
0%
1"
18
0<
04
07
0$
1;
13
1C
1!
16
0?
0B
0G
0:
1A
1F
1>
05
0@
0E
b100 -
1,
19
1D
1*
b10001000100000101010100010000010101111100110001 )
#900
0&
1#
1:
1<
1E
1G
02
0=
1(
#1000
0:
0<
0E
0G
12
1=
0(
#1050
b11111111111111111111111111111111 .
