source ../build.sh

cd ../baremetal/baremetal-apps/hello
make clean
make

rm -rf ../../../../sim/verilog/regression/verilator/hello.vmem
cp hello.vmem ../../../../sim/verilog/regression/verilator/
