Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e30cdf5535ed4b089ef43c73b7e1273f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot create_sim_behav xil_defaultlib.create_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA-MAZE-2023DD-final/create_map.v" Line 3. Module create_map doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA-MAZE-2023DD-final/create_map.v" Line 3. Module create_map doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.create_map
Compiling module xil_defaultlib.create_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot create_sim_behav
