
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402668 <.init>:
  402668:	stp	x29, x30, [sp, #-16]!
  40266c:	mov	x29, sp
  402670:	bl	402eb0 <ferror@plt+0x60>
  402674:	ldp	x29, x30, [sp], #16
  402678:	ret

Disassembly of section .plt:

0000000000402680 <memcpy@plt-0x20>:
  402680:	stp	x16, x30, [sp, #-16]!
  402684:	adrp	x16, 41a000 <ferror@plt+0x171b0>
  402688:	ldr	x17, [x16, #4088]
  40268c:	add	x16, x16, #0xff8
  402690:	br	x17
  402694:	nop
  402698:	nop
  40269c:	nop

00000000004026a0 <memcpy@plt>:
  4026a0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4026a4:	ldr	x17, [x16]
  4026a8:	add	x16, x16, #0x0
  4026ac:	br	x17

00000000004026b0 <_exit@plt>:
  4026b0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4026b4:	ldr	x17, [x16, #8]
  4026b8:	add	x16, x16, #0x8
  4026bc:	br	x17

00000000004026c0 <setuid@plt>:
  4026c0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4026c4:	ldr	x17, [x16, #16]
  4026c8:	add	x16, x16, #0x10
  4026cc:	br	x17

00000000004026d0 <strtok@plt>:
  4026d0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4026d4:	ldr	x17, [x16, #24]
  4026d8:	add	x16, x16, #0x18
  4026dc:	br	x17

00000000004026e0 <strtoul@plt>:
  4026e0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4026e4:	ldr	x17, [x16, #32]
  4026e8:	add	x16, x16, #0x20
  4026ec:	br	x17

00000000004026f0 <strlen@plt>:
  4026f0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4026f4:	ldr	x17, [x16, #40]
  4026f8:	add	x16, x16, #0x28
  4026fc:	br	x17

0000000000402700 <fputs@plt>:
  402700:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402704:	ldr	x17, [x16, #48]
  402708:	add	x16, x16, #0x30
  40270c:	br	x17

0000000000402710 <syslog@plt>:
  402710:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402714:	ldr	x17, [x16, #56]
  402718:	add	x16, x16, #0x38
  40271c:	br	x17

0000000000402720 <scols_line_set_data@plt>:
  402720:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402724:	ldr	x17, [x16, #64]
  402728:	add	x16, x16, #0x40
  40272c:	br	x17

0000000000402730 <exit@plt>:
  402730:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402734:	ldr	x17, [x16, #72]
  402738:	add	x16, x16, #0x48
  40273c:	br	x17

0000000000402740 <dup@plt>:
  402740:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402744:	ldr	x17, [x16, #80]
  402748:	add	x16, x16, #0x50
  40274c:	br	x17

0000000000402750 <scols_line_refer_data@plt>:
  402750:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402754:	ldr	x17, [x16, #88]
  402758:	add	x16, x16, #0x58
  40275c:	br	x17

0000000000402760 <twalk@plt>:
  402760:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402764:	ldr	x17, [x16, #96]
  402768:	add	x16, x16, #0x60
  40276c:	br	x17

0000000000402770 <ulckpwdf@plt>:
  402770:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402774:	ldr	x17, [x16, #104]
  402778:	add	x16, x16, #0x68
  40277c:	br	x17

0000000000402780 <strtoimax@plt>:
  402780:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402784:	ldr	x17, [x16, #112]
  402788:	add	x16, x16, #0x70
  40278c:	br	x17

0000000000402790 <getegid@plt>:
  402790:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402794:	ldr	x17, [x16, #120]
  402798:	add	x16, x16, #0x78
  40279c:	br	x17

00000000004027a0 <strtoll@plt>:
  4027a0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4027a4:	ldr	x17, [x16, #128]
  4027a8:	add	x16, x16, #0x80
  4027ac:	br	x17

00000000004027b0 <strtod@plt>:
  4027b0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4027b4:	ldr	x17, [x16, #136]
  4027b8:	add	x16, x16, #0x88
  4027bc:	br	x17

00000000004027c0 <scols_table_enable_noheadings@plt>:
  4027c0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4027c4:	ldr	x17, [x16, #144]
  4027c8:	add	x16, x16, #0x90
  4027cc:	br	x17

00000000004027d0 <scols_table_new_column@plt>:
  4027d0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4027d4:	ldr	x17, [x16, #152]
  4027d8:	add	x16, x16, #0x98
  4027dc:	br	x17

00000000004027e0 <setutxent@plt>:
  4027e0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4027e4:	ldr	x17, [x16, #160]
  4027e8:	add	x16, x16, #0xa0
  4027ec:	br	x17

00000000004027f0 <scols_free_iter@plt>:
  4027f0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4027f4:	ldr	x17, [x16, #168]
  4027f8:	add	x16, x16, #0xa8
  4027fc:	br	x17

0000000000402800 <localtime_r@plt>:
  402800:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402804:	ldr	x17, [x16, #176]
  402808:	add	x16, x16, #0xb0
  40280c:	br	x17

0000000000402810 <setenv@plt>:
  402810:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402814:	ldr	x17, [x16, #184]
  402818:	add	x16, x16, #0xb8
  40281c:	br	x17

0000000000402820 <getgrnam@plt>:
  402820:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402824:	ldr	x17, [x16, #192]
  402828:	add	x16, x16, #0xc0
  40282c:	br	x17

0000000000402830 <fgets_unlocked@plt>:
  402830:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402834:	ldr	x17, [x16, #200]
  402838:	add	x16, x16, #0xc8
  40283c:	br	x17

0000000000402840 <sprintf@plt>:
  402840:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402844:	ldr	x17, [x16, #208]
  402848:	add	x16, x16, #0xd0
  40284c:	br	x17

0000000000402850 <getuid@plt>:
  402850:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402854:	ldr	x17, [x16, #216]
  402858:	add	x16, x16, #0xd8
  40285c:	br	x17

0000000000402860 <opendir@plt>:
  402860:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402864:	ldr	x17, [x16, #224]
  402868:	add	x16, x16, #0xe0
  40286c:	br	x17

0000000000402870 <strftime@plt>:
  402870:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402874:	ldr	x17, [x16, #232]
  402878:	add	x16, x16, #0xe8
  40287c:	br	x17

0000000000402880 <__cxa_atexit@plt>:
  402880:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402884:	ldr	x17, [x16, #240]
  402888:	add	x16, x16, #0xf0
  40288c:	br	x17

0000000000402890 <fputc@plt>:
  402890:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402894:	ldr	x17, [x16, #248]
  402898:	add	x16, x16, #0xf8
  40289c:	br	x17

00000000004028a0 <scols_table_enable_raw@plt>:
  4028a0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4028a4:	ldr	x17, [x16, #256]
  4028a8:	add	x16, x16, #0x100
  4028ac:	br	x17

00000000004028b0 <scols_table_set_line_separator@plt>:
  4028b0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4028b4:	ldr	x17, [x16, #264]
  4028b8:	add	x16, x16, #0x108
  4028bc:	br	x17

00000000004028c0 <scols_table_set_column_separator@plt>:
  4028c0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4028c4:	ldr	x17, [x16, #272]
  4028c8:	add	x16, x16, #0x110
  4028cc:	br	x17

00000000004028d0 <strptime@plt>:
  4028d0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4028d4:	ldr	x17, [x16, #280]
  4028d8:	add	x16, x16, #0x118
  4028dc:	br	x17

00000000004028e0 <snprintf@plt>:
  4028e0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4028e4:	ldr	x17, [x16, #288]
  4028e8:	add	x16, x16, #0x120
  4028ec:	br	x17

00000000004028f0 <localeconv@plt>:
  4028f0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4028f4:	ldr	x17, [x16, #296]
  4028f8:	add	x16, x16, #0x128
  4028fc:	br	x17

0000000000402900 <fileno@plt>:
  402900:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402904:	ldr	x17, [x16, #304]
  402908:	add	x16, x16, #0x130
  40290c:	br	x17

0000000000402910 <fclose@plt>:
  402910:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402914:	ldr	x17, [x16, #312]
  402918:	add	x16, x16, #0x138
  40291c:	br	x17

0000000000402920 <fopen@plt>:
  402920:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402924:	ldr	x17, [x16, #320]
  402928:	add	x16, x16, #0x140
  40292c:	br	x17

0000000000402930 <time@plt>:
  402930:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402934:	ldr	x17, [x16, #328]
  402938:	add	x16, x16, #0x148
  40293c:	br	x17

0000000000402940 <malloc@plt>:
  402940:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402944:	ldr	x17, [x16, #336]
  402948:	add	x16, x16, #0x150
  40294c:	br	x17

0000000000402950 <open@plt>:
  402950:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402954:	ldr	x17, [x16, #344]
  402958:	add	x16, x16, #0x158
  40295c:	br	x17

0000000000402960 <strncmp@plt>:
  402960:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402964:	ldr	x17, [x16, #352]
  402968:	add	x16, x16, #0x160
  40296c:	br	x17

0000000000402970 <bindtextdomain@plt>:
  402970:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402974:	ldr	x17, [x16, #360]
  402978:	add	x16, x16, #0x168
  40297c:	br	x17

0000000000402980 <__libc_start_main@plt>:
  402980:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402984:	ldr	x17, [x16, #368]
  402988:	add	x16, x16, #0x170
  40298c:	br	x17

0000000000402990 <fgetc@plt>:
  402990:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402994:	ldr	x17, [x16, #376]
  402998:	add	x16, x16, #0x178
  40299c:	br	x17

00000000004029a0 <memset@plt>:
  4029a0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4029a4:	ldr	x17, [x16, #384]
  4029a8:	add	x16, x16, #0x180
  4029ac:	br	x17

00000000004029b0 <fdopen@plt>:
  4029b0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4029b4:	ldr	x17, [x16, #392]
  4029b8:	add	x16, x16, #0x188
  4029bc:	br	x17

00000000004029c0 <gettimeofday@plt>:
  4029c0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4029c4:	ldr	x17, [x16, #400]
  4029c8:	add	x16, x16, #0x190
  4029cc:	br	x17

00000000004029d0 <getpwnam@plt>:
  4029d0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4029d4:	ldr	x17, [x16, #408]
  4029d8:	add	x16, x16, #0x198
  4029dc:	br	x17

00000000004029e0 <gmtime_r@plt>:
  4029e0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4029e4:	ldr	x17, [x16, #416]
  4029e8:	add	x16, x16, #0x1a0
  4029ec:	br	x17

00000000004029f0 <scols_new_table@plt>:
  4029f0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  4029f4:	ldr	x17, [x16, #424]
  4029f8:	add	x16, x16, #0x1a8
  4029fc:	br	x17

0000000000402a00 <scols_table_enable_export@plt>:
  402a00:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a04:	ldr	x17, [x16, #432]
  402a08:	add	x16, x16, #0x1b0
  402a0c:	br	x17

0000000000402a10 <tsearch@plt>:
  402a10:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a14:	ldr	x17, [x16, #440]
  402a18:	add	x16, x16, #0x1b8
  402a1c:	br	x17

0000000000402a20 <getspnam@plt>:
  402a20:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a24:	ldr	x17, [x16, #448]
  402a28:	add	x16, x16, #0x1c0
  402a2c:	br	x17

0000000000402a30 <calloc@plt>:
  402a30:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a34:	ldr	x17, [x16, #456]
  402a38:	add	x16, x16, #0x1c8
  402a3c:	br	x17

0000000000402a40 <strcasecmp@plt>:
  402a40:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a44:	ldr	x17, [x16, #464]
  402a48:	add	x16, x16, #0x1d0
  402a4c:	br	x17

0000000000402a50 <readdir@plt>:
  402a50:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a54:	ldr	x17, [x16, #472]
  402a58:	add	x16, x16, #0x1d8
  402a5c:	br	x17

0000000000402a60 <realloc@plt>:
  402a60:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a64:	ldr	x17, [x16, #480]
  402a68:	add	x16, x16, #0x1e0
  402a6c:	br	x17

0000000000402a70 <lckpwdf@plt>:
  402a70:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a74:	ldr	x17, [x16, #488]
  402a78:	add	x16, x16, #0x1e8
  402a7c:	br	x17

0000000000402a80 <strdup@plt>:
  402a80:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a84:	ldr	x17, [x16, #496]
  402a88:	add	x16, x16, #0x1f0
  402a8c:	br	x17

0000000000402a90 <scols_table_new_line@plt>:
  402a90:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402a94:	ldr	x17, [x16, #504]
  402a98:	add	x16, x16, #0x1f8
  402a9c:	br	x17

0000000000402aa0 <closedir@plt>:
  402aa0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402aa4:	ldr	x17, [x16, #512]
  402aa8:	add	x16, x16, #0x200
  402aac:	br	x17

0000000000402ab0 <scols_unref_table@plt>:
  402ab0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ab4:	ldr	x17, [x16, #520]
  402ab8:	add	x16, x16, #0x208
  402abc:	br	x17

0000000000402ac0 <close@plt>:
  402ac0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ac4:	ldr	x17, [x16, #528]
  402ac8:	add	x16, x16, #0x210
  402acc:	br	x17

0000000000402ad0 <__gmon_start__@plt>:
  402ad0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ad4:	ldr	x17, [x16, #536]
  402ad8:	add	x16, x16, #0x218
  402adc:	br	x17

0000000000402ae0 <mktime@plt>:
  402ae0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ae4:	ldr	x17, [x16, #544]
  402ae8:	add	x16, x16, #0x220
  402aec:	br	x17

0000000000402af0 <strtoumax@plt>:
  402af0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402af4:	ldr	x17, [x16, #552]
  402af8:	add	x16, x16, #0x228
  402afc:	br	x17

0000000000402b00 <abort@plt>:
  402b00:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b04:	ldr	x17, [x16, #560]
  402b08:	add	x16, x16, #0x230
  402b0c:	br	x17

0000000000402b10 <access@plt>:
  402b10:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b14:	ldr	x17, [x16, #568]
  402b18:	add	x16, x16, #0x238
  402b1c:	br	x17

0000000000402b20 <tdestroy@plt>:
  402b20:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b24:	ldr	x17, [x16, #576]
  402b28:	add	x16, x16, #0x240
  402b2c:	br	x17

0000000000402b30 <textdomain@plt>:
  402b30:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b34:	ldr	x17, [x16, #584]
  402b38:	add	x16, x16, #0x248
  402b3c:	br	x17

0000000000402b40 <getopt_long@plt>:
  402b40:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b44:	ldr	x17, [x16, #592]
  402b48:	add	x16, x16, #0x250
  402b4c:	br	x17

0000000000402b50 <strcmp@plt>:
  402b50:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b54:	ldr	x17, [x16, #600]
  402b58:	add	x16, x16, #0x258
  402b5c:	br	x17

0000000000402b60 <getpwuid@plt>:
  402b60:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b64:	ldr	x17, [x16, #608]
  402b68:	add	x16, x16, #0x260
  402b6c:	br	x17

0000000000402b70 <warn@plt>:
  402b70:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b74:	ldr	x17, [x16, #616]
  402b78:	add	x16, x16, #0x268
  402b7c:	br	x17

0000000000402b80 <__ctype_b_loc@plt>:
  402b80:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b84:	ldr	x17, [x16, #624]
  402b88:	add	x16, x16, #0x270
  402b8c:	br	x17

0000000000402b90 <scols_line_get_cell@plt>:
  402b90:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402b94:	ldr	x17, [x16, #632]
  402b98:	add	x16, x16, #0x278
  402b9c:	br	x17

0000000000402ba0 <strtol@plt>:
  402ba0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ba4:	ldr	x17, [x16, #640]
  402ba8:	add	x16, x16, #0x280
  402bac:	br	x17

0000000000402bb0 <scols_table_next_column@plt>:
  402bb0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402bb4:	ldr	x17, [x16, #648]
  402bb8:	add	x16, x16, #0x288
  402bbc:	br	x17

0000000000402bc0 <utmpxname@plt>:
  402bc0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402bc4:	ldr	x17, [x16, #656]
  402bc8:	add	x16, x16, #0x290
  402bcc:	br	x17

0000000000402bd0 <setreuid@plt>:
  402bd0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402bd4:	ldr	x17, [x16, #664]
  402bd8:	add	x16, x16, #0x298
  402bdc:	br	x17

0000000000402be0 <scols_cell_get_data@plt>:
  402be0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402be4:	ldr	x17, [x16, #672]
  402be8:	add	x16, x16, #0x2a0
  402bec:	br	x17

0000000000402bf0 <free@plt>:
  402bf0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402bf4:	ldr	x17, [x16, #680]
  402bf8:	add	x16, x16, #0x2a8
  402bfc:	br	x17

0000000000402c00 <endutxent@plt>:
  402c00:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c04:	ldr	x17, [x16, #688]
  402c08:	add	x16, x16, #0x2b0
  402c0c:	br	x17

0000000000402c10 <getgrouplist@plt>:
  402c10:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c14:	ldr	x17, [x16, #696]
  402c18:	add	x16, x16, #0x2b8
  402c1c:	br	x17

0000000000402c20 <strncasecmp@plt>:
  402c20:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c24:	ldr	x17, [x16, #704]
  402c28:	add	x16, x16, #0x2c0
  402c2c:	br	x17

0000000000402c30 <nanosleep@plt>:
  402c30:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c34:	ldr	x17, [x16, #712]
  402c38:	add	x16, x16, #0x2c8
  402c3c:	br	x17

0000000000402c40 <vasprintf@plt>:
  402c40:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c44:	ldr	x17, [x16, #720]
  402c48:	add	x16, x16, #0x2d0
  402c4c:	br	x17

0000000000402c50 <setregid@plt>:
  402c50:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c54:	ldr	x17, [x16, #728]
  402c58:	add	x16, x16, #0x2d8
  402c5c:	br	x17

0000000000402c60 <strndup@plt>:
  402c60:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c64:	ldr	x17, [x16, #736]
  402c68:	add	x16, x16, #0x2e0
  402c6c:	br	x17

0000000000402c70 <strspn@plt>:
  402c70:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c74:	ldr	x17, [x16, #744]
  402c78:	add	x16, x16, #0x2e8
  402c7c:	br	x17

0000000000402c80 <strchr@plt>:
  402c80:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c84:	ldr	x17, [x16, #752]
  402c88:	add	x16, x16, #0x2f0
  402c8c:	br	x17

0000000000402c90 <fflush@plt>:
  402c90:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402c94:	ldr	x17, [x16, #760]
  402c98:	add	x16, x16, #0x2f8
  402c9c:	br	x17

0000000000402ca0 <scols_table_get_line@plt>:
  402ca0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ca4:	ldr	x17, [x16, #768]
  402ca8:	add	x16, x16, #0x300
  402cac:	br	x17

0000000000402cb0 <dirfd@plt>:
  402cb0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402cb4:	ldr	x17, [x16, #776]
  402cb8:	add	x16, x16, #0x308
  402cbc:	br	x17

0000000000402cc0 <scols_print_table@plt>:
  402cc0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402cc4:	ldr	x17, [x16, #784]
  402cc8:	add	x16, x16, #0x310
  402ccc:	br	x17

0000000000402cd0 <warnx@plt>:
  402cd0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402cd4:	ldr	x17, [x16, #792]
  402cd8:	add	x16, x16, #0x318
  402cdc:	br	x17

0000000000402ce0 <read@plt>:
  402ce0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402ce4:	ldr	x17, [x16, #800]
  402ce8:	add	x16, x16, #0x320
  402cec:	br	x17

0000000000402cf0 <memchr@plt>:
  402cf0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402cf4:	ldr	x17, [x16, #808]
  402cf8:	add	x16, x16, #0x328
  402cfc:	br	x17

0000000000402d00 <getpwent@plt>:
  402d00:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d04:	ldr	x17, [x16, #816]
  402d08:	add	x16, x16, #0x330
  402d0c:	br	x17

0000000000402d10 <scols_new_iter@plt>:
  402d10:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d14:	ldr	x17, [x16, #824]
  402d18:	add	x16, x16, #0x338
  402d1c:	br	x17

0000000000402d20 <strstr@plt>:
  402d20:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d24:	ldr	x17, [x16, #832]
  402d28:	add	x16, x16, #0x340
  402d2c:	br	x17

0000000000402d30 <dcgettext@plt>:
  402d30:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d34:	ldr	x17, [x16, #840]
  402d38:	add	x16, x16, #0x348
  402d3c:	br	x17

0000000000402d40 <__isoc99_sscanf@plt>:
  402d40:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d44:	ldr	x17, [x16, #848]
  402d48:	add	x16, x16, #0x350
  402d4c:	br	x17

0000000000402d50 <errx@plt>:
  402d50:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d54:	ldr	x17, [x16, #856]
  402d58:	add	x16, x16, #0x358
  402d5c:	br	x17

0000000000402d60 <strcspn@plt>:
  402d60:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d64:	ldr	x17, [x16, #864]
  402d68:	add	x16, x16, #0x360
  402d6c:	br	x17

0000000000402d70 <openat@plt>:
  402d70:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d74:	ldr	x17, [x16, #872]
  402d78:	add	x16, x16, #0x368
  402d7c:	br	x17

0000000000402d80 <printf@plt>:
  402d80:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d84:	ldr	x17, [x16, #880]
  402d88:	add	x16, x16, #0x370
  402d8c:	br	x17

0000000000402d90 <__assert_fail@plt>:
  402d90:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402d94:	ldr	x17, [x16, #888]
  402d98:	add	x16, x16, #0x378
  402d9c:	br	x17

0000000000402da0 <__errno_location@plt>:
  402da0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402da4:	ldr	x17, [x16, #896]
  402da8:	add	x16, x16, #0x380
  402dac:	br	x17

0000000000402db0 <__xstat@plt>:
  402db0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402db4:	ldr	x17, [x16, #904]
  402db8:	add	x16, x16, #0x388
  402dbc:	br	x17

0000000000402dc0 <getgrgid@plt>:
  402dc0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402dc4:	ldr	x17, [x16, #912]
  402dc8:	add	x16, x16, #0x390
  402dcc:	br	x17

0000000000402dd0 <getutxent@plt>:
  402dd0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402dd4:	ldr	x17, [x16, #920]
  402dd8:	add	x16, x16, #0x398
  402ddc:	br	x17

0000000000402de0 <asctime_r@plt>:
  402de0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402de4:	ldr	x17, [x16, #928]
  402de8:	add	x16, x16, #0x3a0
  402dec:	br	x17

0000000000402df0 <fprintf@plt>:
  402df0:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402df4:	ldr	x17, [x16, #936]
  402df8:	add	x16, x16, #0x3a8
  402dfc:	br	x17

0000000000402e00 <fgets@plt>:
  402e00:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402e04:	ldr	x17, [x16, #944]
  402e08:	add	x16, x16, #0x3b0
  402e0c:	br	x17

0000000000402e10 <scols_init_debug@plt>:
  402e10:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402e14:	ldr	x17, [x16, #952]
  402e18:	add	x16, x16, #0x3b8
  402e1c:	br	x17

0000000000402e20 <err@plt>:
  402e20:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402e24:	ldr	x17, [x16, #960]
  402e28:	add	x16, x16, #0x3c0
  402e2c:	br	x17

0000000000402e30 <setlocale@plt>:
  402e30:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402e34:	ldr	x17, [x16, #968]
  402e38:	add	x16, x16, #0x3c8
  402e3c:	br	x17

0000000000402e40 <__fxstatat@plt>:
  402e40:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402e44:	ldr	x17, [x16, #976]
  402e48:	add	x16, x16, #0x3d0
  402e4c:	br	x17

0000000000402e50 <ferror@plt>:
  402e50:	adrp	x16, 41b000 <ferror@plt+0x181b0>
  402e54:	ldr	x17, [x16, #984]
  402e58:	add	x16, x16, #0x3d8
  402e5c:	br	x17

Disassembly of section .text:

0000000000402e60 <.text>:
  402e60:	mov	x29, #0x0                   	// #0
  402e64:	mov	x30, #0x0                   	// #0
  402e68:	mov	x5, x0
  402e6c:	ldr	x1, [sp]
  402e70:	add	x2, sp, #0x8
  402e74:	mov	x6, sp
  402e78:	movz	x0, #0x0, lsl #48
  402e7c:	movk	x0, #0x0, lsl #32
  402e80:	movk	x0, #0x40, lsl #16
  402e84:	movk	x0, #0x2f6c
  402e88:	movz	x3, #0x0, lsl #48
  402e8c:	movk	x3, #0x0, lsl #32
  402e90:	movk	x3, #0x40, lsl #16
  402e94:	movk	x3, #0x8560
  402e98:	movz	x4, #0x0, lsl #48
  402e9c:	movk	x4, #0x0, lsl #32
  402ea0:	movk	x4, #0x40, lsl #16
  402ea4:	movk	x4, #0x85e0
  402ea8:	bl	402980 <__libc_start_main@plt>
  402eac:	bl	402b00 <abort@plt>
  402eb0:	adrp	x0, 41a000 <ferror@plt+0x171b0>
  402eb4:	ldr	x0, [x0, #4064]
  402eb8:	cbz	x0, 402ec0 <ferror@plt+0x70>
  402ebc:	b	402ad0 <__gmon_start__@plt>
  402ec0:	ret
  402ec4:	nop
  402ec8:	adrp	x0, 41b000 <ferror@plt+0x181b0>
  402ecc:	add	x0, x0, #0x3f8
  402ed0:	adrp	x1, 41b000 <ferror@plt+0x181b0>
  402ed4:	add	x1, x1, #0x3f8
  402ed8:	cmp	x1, x0
  402edc:	b.eq	402ef4 <ferror@plt+0xa4>  // b.none
  402ee0:	adrp	x1, 408000 <ferror@plt+0x51b0>
  402ee4:	ldr	x1, [x1, #1608]
  402ee8:	cbz	x1, 402ef4 <ferror@plt+0xa4>
  402eec:	mov	x16, x1
  402ef0:	br	x16
  402ef4:	ret
  402ef8:	adrp	x0, 41b000 <ferror@plt+0x181b0>
  402efc:	add	x0, x0, #0x3f8
  402f00:	adrp	x1, 41b000 <ferror@plt+0x181b0>
  402f04:	add	x1, x1, #0x3f8
  402f08:	sub	x1, x1, x0
  402f0c:	lsr	x2, x1, #63
  402f10:	add	x1, x2, x1, asr #3
  402f14:	cmp	xzr, x1, asr #1
  402f18:	asr	x1, x1, #1
  402f1c:	b.eq	402f34 <ferror@plt+0xe4>  // b.none
  402f20:	adrp	x2, 408000 <ferror@plt+0x51b0>
  402f24:	ldr	x2, [x2, #1616]
  402f28:	cbz	x2, 402f34 <ferror@plt+0xe4>
  402f2c:	mov	x16, x2
  402f30:	br	x16
  402f34:	ret
  402f38:	stp	x29, x30, [sp, #-32]!
  402f3c:	mov	x29, sp
  402f40:	str	x19, [sp, #16]
  402f44:	adrp	x19, 41b000 <ferror@plt+0x181b0>
  402f48:	ldrb	w0, [x19, #1056]
  402f4c:	cbnz	w0, 402f5c <ferror@plt+0x10c>
  402f50:	bl	402ec8 <ferror@plt+0x78>
  402f54:	mov	w0, #0x1                   	// #1
  402f58:	strb	w0, [x19, #1056]
  402f5c:	ldr	x19, [sp, #16]
  402f60:	ldp	x29, x30, [sp], #32
  402f64:	ret
  402f68:	b	402ef8 <ferror@plt+0xa8>
  402f6c:	sub	sp, sp, #0xa0
  402f70:	stp	x26, x25, [sp, #96]
  402f74:	mov	x26, x1
  402f78:	mov	w25, w0
  402f7c:	mov	w0, #0x1                   	// #1
  402f80:	mov	w1, #0x68                  	// #104
  402f84:	stp	x29, x30, [sp, #64]
  402f88:	stp	x28, x27, [sp, #80]
  402f8c:	stp	x24, x23, [sp, #112]
  402f90:	stp	x22, x21, [sp, #128]
  402f94:	stp	x20, x19, [sp, #144]
  402f98:	add	x29, sp, #0x40
  402f9c:	mov	w21, #0x1                   	// #1
  402fa0:	bl	402a30 <calloc@plt>
  402fa4:	cbz	x0, 403e08 <ferror@plt+0xfb8>
  402fa8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  402fac:	mov	x19, x0
  402fb0:	add	x1, x1, #0x6cb
  402fb4:	mov	w0, #0x6                   	// #6
  402fb8:	stp	xzr, xzr, [sp, #24]
  402fbc:	str	wzr, [sp, #48]
  402fc0:	str	xzr, [sp, #40]
  402fc4:	bl	402e30 <setlocale@plt>
  402fc8:	adrp	x20, 409000 <ferror@plt+0x61b0>
  402fcc:	add	x20, x20, #0x18b
  402fd0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  402fd4:	add	x1, x1, #0x196
  402fd8:	mov	x0, x20
  402fdc:	bl	402970 <bindtextdomain@plt>
  402fe0:	mov	x0, x20
  402fe4:	bl	402b30 <textdomain@plt>
  402fe8:	adrp	x0, 404000 <ferror@plt+0x11b0>
  402fec:	add	x0, x0, #0x3e4
  402ff0:	bl	4085e8 <ferror@plt+0x5798>
  402ff4:	adrp	x28, 41b000 <ferror@plt+0x181b0>
  402ff8:	ldr	x9, [x28, #1280]
  402ffc:	str	w21, [x19, #80]
  403000:	add	x8, x9, #0x1
  403004:	cmp	x9, #0x36
  403008:	str	x8, [x28, #1280]
  40300c:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403010:	adrp	x24, 41b000 <ferror@plt+0x181b0>
  403014:	add	x24, x24, #0x428
  403018:	mov	w10, #0x1                   	// #1
  40301c:	add	x11, x9, #0x2
  403020:	cmp	x8, #0x36
  403024:	str	w10, [x24, x9, lsl #2]
  403028:	str	x11, [x28, #1280]
  40302c:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403030:	adrp	x2, 409000 <ferror@plt+0x61b0>
  403034:	adrp	x3, 408000 <ferror@plt+0x51b0>
  403038:	add	x2, x2, #0x1a8
  40303c:	add	x3, x3, #0x738
  403040:	mov	w0, w25
  403044:	mov	x1, x26
  403048:	mov	x4, xzr
  40304c:	str	wzr, [x24, x8, lsl #2]
  403050:	bl	402b40 <getopt_long@plt>
  403054:	cmn	w0, #0x1
  403058:	adrp	x23, 41b000 <ferror@plt+0x181b0>
  40305c:	b.eq	40350c <ferror@plt+0x6bc>  // b.none
  403060:	adrp	x8, 409000 <ferror@plt+0x61b0>
  403064:	add	x8, x8, #0xc4
  403068:	stp	x8, xzr, [sp, #8]
  40306c:	adrp	x8, 409000 <ferror@plt+0x61b0>
  403070:	mov	x20, xzr
  403074:	mov	x21, xzr
  403078:	add	x8, x8, #0xd2
  40307c:	add	x27, sp, #0x18
  403080:	str	x8, [sp]
  403084:	cmp	w0, #0x47
  403088:	b.lt	4030f8 <ferror@plt+0x2a8>  // b.tstop
  40308c:	adrp	x22, 408000 <ferror@plt+0x51b0>
  403090:	mov	x8, xzr
  403094:	mov	w9, #0x47                  	// #71
  403098:	add	x22, x22, #0xa38
  40309c:	cbz	w9, 4030e4 <ferror@plt+0x294>
  4030a0:	cmp	w9, w0
  4030a4:	b.gt	4030e4 <ferror@plt+0x294>
  4030a8:	mov	w10, #0x4                   	// #4
  4030ac:	cmp	w9, w0
  4030b0:	b.eq	4030cc <ferror@plt+0x27c>  // b.none
  4030b4:	ldr	w9, [x22, x10]
  4030b8:	cbz	w9, 4030e4 <ferror@plt+0x294>
  4030bc:	cmp	w9, w0
  4030c0:	add	x10, x10, #0x4
  4030c4:	b.le	4030ac <ferror@plt+0x25c>
  4030c8:	b	4030e4 <ferror@plt+0x294>
  4030cc:	ldr	w9, [x27, x8, lsl #2]
  4030d0:	cbz	w9, 4030e0 <ferror@plt+0x290>
  4030d4:	cmp	w9, w0
  4030d8:	b.eq	4030e4 <ferror@plt+0x294>  // b.none
  4030dc:	b	403c60 <ferror@plt+0xe10>
  4030e0:	str	w0, [x27, x8, lsl #2]
  4030e4:	ldr	w9, [x22, #64]!
  4030e8:	cbz	w9, 4030f8 <ferror@plt+0x2a8>
  4030ec:	cmp	w9, w0
  4030f0:	add	x8, x8, #0x1
  4030f4:	b.le	40309c <ferror@plt+0x24c>
  4030f8:	sub	w8, w0, #0x56
  4030fc:	cmp	w8, #0x2f
  403100:	b.hi	403138 <ferror@plt+0x2e8>  // b.pmore
  403104:	adrp	x11, 408000 <ferror@plt+0x51b0>
  403108:	add	x11, x11, #0x670
  40310c:	adr	x9, 40311c <ferror@plt+0x2cc>
  403110:	ldrh	w10, [x11, x8, lsl #1]
  403114:	add	x9, x9, x10, lsl #2
  403118:	br	x9
  40311c:	ldr	x8, [x28, #1280]
  403120:	add	x9, x8, #0x1
  403124:	cmp	x8, #0x36
  403128:	str	x9, [x28, #1280]
  40312c:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403130:	mov	w9, #0x19                  	// #25
  403134:	b	4031f0 <ferror@plt+0x3a0>
  403138:	cmp	w0, #0x47
  40313c:	b.eq	4032a4 <ferror@plt+0x454>  // b.none
  403140:	cmp	w0, #0x4c
  403144:	b.ne	403d30 <ferror@plt+0xee0>  // b.any
  403148:	ldr	x8, [x28, #1280]
  40314c:	add	x9, x8, #0x1
  403150:	cmp	x8, #0x36
  403154:	str	x9, [x28, #1280]
  403158:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  40315c:	mov	w10, #0xf                   	// #15
  403160:	str	w10, [x24, x8, lsl #2]
  403164:	add	x10, x8, #0x2
  403168:	cmp	x9, #0x36
  40316c:	str	x10, [x28, #1280]
  403170:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403174:	mov	w11, #0x10                  	// #16
  403178:	str	w11, [x24, x9, lsl #2]
  40317c:	add	x9, x8, #0x3
  403180:	cmp	x8, #0x34
  403184:	str	x9, [x28, #1280]
  403188:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  40318c:	mov	w8, #0xe                   	// #14
  403190:	b	403270 <ferror@plt+0x420>
  403194:	mov	w8, #0x4                   	// #4
  403198:	str	w8, [x23, #1288]
  40319c:	b	4034e0 <ferror@plt+0x690>
  4031a0:	mov	w8, #0x2                   	// #2
  4031a4:	b	40329c <ferror@plt+0x44c>
  4031a8:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4031ac:	ldr	x8, [x8, #1024]
  4031b0:	str	x8, [sp]
  4031b4:	b	4034e0 <ferror@plt+0x690>
  4031b8:	mov	w8, #0x5                   	// #5
  4031bc:	b	40329c <ferror@plt+0x44c>
  4031c0:	ldr	x9, [x28, #1280]
  4031c4:	add	x8, x9, #0x1
  4031c8:	cmp	x9, #0x36
  4031cc:	str	x8, [x28, #1280]
  4031d0:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  4031d4:	mov	w10, #0x11                  	// #17
  4031d8:	str	w10, [x24, x9, lsl #2]
  4031dc:	add	x9, x9, #0x2
  4031e0:	cmp	x8, #0x36
  4031e4:	str	x9, [x28, #1280]
  4031e8:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  4031ec:	mov	w9, #0x12                  	// #18
  4031f0:	str	w9, [x24, x8, lsl #2]
  4031f4:	b	4034e0 <ferror@plt+0x690>
  4031f8:	ldr	x8, [x28, #1280]
  4031fc:	add	x9, x8, #0x1
  403200:	cmp	x8, #0x36
  403204:	str	x9, [x28, #1280]
  403208:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  40320c:	mov	w10, #0x14                  	// #20
  403210:	str	w10, [x24, x8, lsl #2]
  403214:	add	x10, x8, #0x2
  403218:	cmp	x9, #0x36
  40321c:	str	x10, [x28, #1280]
  403220:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403224:	mov	w11, #0x16                  	// #22
  403228:	str	w11, [x24, x9, lsl #2]
  40322c:	add	x9, x8, #0x3
  403230:	cmp	x8, #0x34
  403234:	str	x9, [x28, #1280]
  403238:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  40323c:	mov	w11, #0x17                  	// #23
  403240:	str	w11, [x24, x10, lsl #2]
  403244:	add	x10, x8, #0x4
  403248:	cmp	x8, #0x33
  40324c:	str	x10, [x28, #1280]
  403250:	b.eq	403d8c <ferror@plt+0xf3c>  // b.none
  403254:	mov	w11, #0x15                  	// #21
  403258:	str	w11, [x24, x9, lsl #2]
  40325c:	add	x9, x8, #0x5
  403260:	cmp	x8, #0x32
  403264:	str	x9, [x28, #1280]
  403268:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  40326c:	mov	w8, #0x18                  	// #24
  403270:	str	w8, [x24, x10, lsl #2]
  403274:	b	4034e0 <ferror@plt+0x690>
  403278:	ldrb	w8, [x19, #96]
  40327c:	orr	w8, w8, #0x8
  403280:	b	403478 <ferror@plt+0x628>
  403284:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403288:	ldr	x21, [x8, #1024]
  40328c:	b	4034e0 <ferror@plt+0x690>
  403290:	mov	w8, #0x3                   	// #3
  403294:	b	40329c <ferror@plt+0x44c>
  403298:	mov	w8, #0x1                   	// #1
  40329c:	str	w8, [x23, #1288]
  4032a0:	b	4034e0 <ferror@plt+0x690>
  4032a4:	ldr	x8, [x28, #1280]
  4032a8:	add	x9, x8, #0x1
  4032ac:	cmp	x8, #0x36
  4032b0:	str	x9, [x28, #1280]
  4032b4:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  4032b8:	mov	w10, #0xb                   	// #11
  4032bc:	str	w10, [x24, x8, lsl #2]
  4032c0:	add	x10, x8, #0x2
  4032c4:	cmp	x9, #0x36
  4032c8:	str	x10, [x28, #1280]
  4032cc:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  4032d0:	mov	w11, #0xa                   	// #10
  4032d4:	str	w11, [x24, x9, lsl #2]
  4032d8:	add	x9, x8, #0x3
  4032dc:	cmp	x8, #0x34
  4032e0:	str	x9, [x28, #1280]
  4032e4:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  4032e8:	mov	w11, #0xd                   	// #13
  4032ec:	str	w11, [x24, x10, lsl #2]
  4032f0:	add	x10, x8, #0x4
  4032f4:	cmp	x8, #0x33
  4032f8:	str	x10, [x28, #1280]
  4032fc:	b.eq	403d8c <ferror@plt+0xf3c>  // b.none
  403300:	mov	w8, #0xc                   	// #12
  403304:	b	4033dc <ferror@plt+0x58c>
  403308:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  40330c:	ldr	x20, [x8, #1024]
  403310:	b	4034e0 <ferror@plt+0x690>
  403314:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403318:	ldr	x22, [x8, #1024]
  40331c:	mov	x23, x28
  403320:	mov	x28, xzr
  403324:	adrp	x8, 409000 <ferror@plt+0x61b0>
  403328:	add	x8, x8, #0x30
  40332c:	ldr	x0, [x8, x28]
  403330:	mov	x1, x22
  403334:	bl	402b50 <strcmp@plt>
  403338:	cbz	w0, 4034bc <ferror@plt+0x66c>
  40333c:	add	x28, x28, #0x10
  403340:	cmp	x28, #0x30
  403344:	b.ne	403324 <ferror@plt+0x4d4>  // b.any
  403348:	b	403d68 <ferror@plt+0xf18>
  40334c:	ldr	x8, [x28, #1280]
  403350:	add	x9, x8, #0x1
  403354:	cmp	x8, #0x36
  403358:	str	x9, [x28, #1280]
  40335c:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403360:	mov	w10, #0x7                   	// #7
  403364:	str	w10, [x24, x8, lsl #2]
  403368:	add	x10, x8, #0x2
  40336c:	cmp	x9, #0x36
  403370:	str	x10, [x28, #1280]
  403374:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403378:	mov	w11, #0x6                   	// #6
  40337c:	str	w11, [x24, x9, lsl #2]
  403380:	add	x9, x8, #0x3
  403384:	cmp	x8, #0x34
  403388:	str	x9, [x28, #1280]
  40338c:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  403390:	mov	w11, #0x8                   	// #8
  403394:	str	w11, [x24, x10, lsl #2]
  403398:	add	x10, x8, #0x4
  40339c:	cmp	x8, #0x33
  4033a0:	str	x10, [x28, #1280]
  4033a4:	b.eq	403d8c <ferror@plt+0xf3c>  // b.none
  4033a8:	mov	w11, #0x5                   	// #5
  4033ac:	str	w11, [x24, x9, lsl #2]
  4033b0:	add	x9, x8, #0x5
  4033b4:	cmp	x8, #0x32
  4033b8:	str	x9, [x28, #1280]
  4033bc:	b.cs	403d8c <ferror@plt+0xf3c>  // b.hs, b.nlast
  4033c0:	mov	w11, #0x13                  	// #19
  4033c4:	str	w11, [x24, x10, lsl #2]
  4033c8:	add	x10, x8, #0x6
  4033cc:	cmp	x8, #0x31
  4033d0:	str	x10, [x28, #1280]
  4033d4:	b.eq	403d8c <ferror@plt+0xf3c>  // b.none
  4033d8:	mov	w8, #0x9                   	// #9
  4033dc:	str	w8, [x24, x9, lsl #2]
  4033e0:	b	4034e0 <ferror@plt+0x690>
  4033e4:	adrp	x0, 409000 <ferror@plt+0x61b0>
  4033e8:	mov	w1, #0x65                  	// #101
  4033ec:	add	x0, x0, #0x1be
  4033f0:	bl	405810 <ferror@plt+0x29c0>
  4033f4:	str	w0, [x19, #52]
  4033f8:	adrp	x0, 409000 <ferror@plt+0x61b0>
  4033fc:	mov	w1, #0x3e7                 	// #999
  403400:	add	x0, x0, #0x1ca
  403404:	bl	405810 <ferror@plt+0x29c0>
  403408:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  40340c:	ldr	w8, [x9, #1292]
  403410:	str	w0, [x19, #56]
  403414:	orr	w8, w8, #0x8
  403418:	b	4034b4 <ferror@plt+0x664>
  40341c:	adrp	x10, 41b000 <ferror@plt+0x181b0>
  403420:	ldr	x9, [x10, #1024]
  403424:	ldrb	w8, [x9]
  403428:	cmp	w8, #0x3d
  40342c:	b.ne	4034dc <ferror@plt+0x68c>  // b.any
  403430:	add	x9, x9, #0x1
  403434:	str	x9, [sp, #16]
  403438:	str	x9, [x10, #1024]
  40343c:	b	4034e0 <ferror@plt+0x690>
  403440:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403444:	ldr	x8, [x8, #1024]
  403448:	str	x8, [sp, #8]
  40344c:	b	4034e0 <ferror@plt+0x690>
  403450:	mov	x8, xzr
  403454:	str	xzr, [x28, #1280]
  403458:	str	w8, [x24, x8, lsl #2]
  40345c:	add	x8, x8, #0x1
  403460:	cmp	x8, #0x1b
  403464:	b.ne	403458 <ferror@plt+0x608>  // b.any
  403468:	str	x8, [x28, #1280]
  40346c:	b	4034e0 <ferror@plt+0x690>
  403470:	ldrb	w8, [x19, #96]
  403474:	orr	w8, w8, #0x10
  403478:	strb	w8, [x19, #96]
  40347c:	b	4034e0 <ferror@plt+0x690>
  403480:	adrp	x0, 409000 <ferror@plt+0x61b0>
  403484:	mov	w1, #0x3e8                 	// #1000
  403488:	add	x0, x0, #0x1c2
  40348c:	bl	405810 <ferror@plt+0x29c0>
  403490:	str	w0, [x19, #44]
  403494:	adrp	x0, 409000 <ferror@plt+0x61b0>
  403498:	mov	w1, #0xea60                	// #60000
  40349c:	add	x0, x0, #0x1ce
  4034a0:	bl	405810 <ferror@plt+0x29c0>
  4034a4:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  4034a8:	ldr	w8, [x9, #1292]
  4034ac:	str	w0, [x19, #48]
  4034b0:	orr	w8, w8, #0x10
  4034b4:	str	w8, [x9, #1292]
  4034b8:	b	4034e0 <ferror@plt+0x690>
  4034bc:	adrp	x8, 409000 <ferror@plt+0x61b0>
  4034c0:	add	x8, x8, #0x30
  4034c4:	add	x8, x8, x28
  4034c8:	ldr	w8, [x8, #8]
  4034cc:	mov	x28, x23
  4034d0:	adrp	x23, 41b000 <ferror@plt+0x181b0>
  4034d4:	str	w8, [x19, #80]
  4034d8:	b	4034e0 <ferror@plt+0x690>
  4034dc:	str	x9, [sp, #16]
  4034e0:	adrp	x2, 409000 <ferror@plt+0x61b0>
  4034e4:	adrp	x3, 408000 <ferror@plt+0x51b0>
  4034e8:	mov	w0, w25
  4034ec:	mov	x1, x26
  4034f0:	add	x2, x2, #0x1a8
  4034f4:	add	x3, x3, #0x738
  4034f8:	mov	x4, xzr
  4034fc:	bl	402b40 <getopt_long@plt>
  403500:	cmn	w0, #0x1
  403504:	b.ne	403084 <ferror@plt+0x234>  // b.any
  403508:	b	40352c <ferror@plt+0x6dc>
  40350c:	adrp	x8, 409000 <ferror@plt+0x61b0>
  403510:	add	x8, x8, #0xd2
  403514:	str	x8, [sp]
  403518:	adrp	x8, 409000 <ferror@plt+0x61b0>
  40351c:	add	x8, x8, #0xc4
  403520:	mov	x21, xzr
  403524:	mov	x20, xzr
  403528:	stp	x8, xzr, [sp, #8]
  40352c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403530:	ldrsw	x8, [x8, #1032]
  403534:	sub	w9, w25, w8
  403538:	cmp	w9, #0x1
  40353c:	b.ne	40356c <ferror@plt+0x71c>  // b.any
  403540:	ldr	x21, [x26, x8, lsl #3]
  403544:	mov	w1, #0x2c                  	// #44
  403548:	mov	x0, x21
  40354c:	bl	402c80 <strchr@plt>
  403550:	cbnz	x0, 403e1c <ferror@plt+0xfcc>
  403554:	ldrb	w8, [x19, #96]
  403558:	mov	w9, #0x6                   	// #6
  40355c:	str	w9, [x23, #1288]
  403560:	orr	w8, w8, #0x2
  403564:	strb	w8, [x19, #96]
  403568:	b	403574 <ferror@plt+0x724>
  40356c:	cmp	w8, w25
  403570:	b.ne	403e1c <ferror@plt+0xfcc>  // b.any
  403574:	mov	w0, wzr
  403578:	bl	402e10 <scols_init_debug@plt>
  40357c:	adrp	x10, 41b000 <ferror@plt+0x181b0>
  403580:	ldr	w8, [x10, #1292]
  403584:	mvn	w9, w8
  403588:	tst	w9, #0x18
  40358c:	b.ne	403598 <ferror@plt+0x748>  // b.any
  403590:	and	w8, w8, #0xffffffe7
  403594:	str	w8, [x10, #1292]
  403598:	ldr	w8, [x23, #1288]
  40359c:	ldr	x0, [sp, #16]
  4035a0:	cmp	w8, #0x6
  4035a4:	b.ne	4035cc <ferror@plt+0x77c>  // b.any
  4035a8:	mov	x8, xzr
  4035ac:	str	xzr, [x28, #1280]
  4035b0:	add	x9, x8, #0x1
  4035b4:	cmp	x9, #0x1b
  4035b8:	str	w8, [x24, x8, lsl #2]
  4035bc:	mov	x8, x9
  4035c0:	b.ne	4035b0 <ferror@plt+0x760>  // b.any
  4035c4:	str	x8, [x28, #1280]
  4035c8:	b	4035fc <ferror@plt+0x7ac>
  4035cc:	ldr	x8, [x28, #1280]
  4035d0:	cmp	x8, #0x2
  4035d4:	b.ne	4035fc <ferror@plt+0x7ac>  // b.any
  4035d8:	adrp	x8, 408000 <ferror@plt+0x51b0>
  4035dc:	ldr	q0, [x8, #1632]
  4035e0:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  4035e4:	add	x9, x9, #0x430
  4035e8:	mov	w8, #0x7                   	// #7
  4035ec:	mov	w10, #0x2                   	// #2
  4035f0:	str	x8, [x28, #1280]
  4035f4:	str	q0, [x9]
  4035f8:	str	w10, [x9, #16]
  4035fc:	cbz	x0, 403628 <ferror@plt+0x7d8>
  403600:	adrp	x1, 41b000 <ferror@plt+0x181b0>
  403604:	adrp	x3, 41b000 <ferror@plt+0x181b0>
  403608:	adrp	x4, 404000 <ferror@plt+0x11b0>
  40360c:	add	x1, x1, #0x428
  403610:	add	x3, x3, #0x500
  403614:	add	x4, x4, #0x2b4
  403618:	mov	w2, #0x36                  	// #54
  40361c:	bl	406c5c <ferror@plt+0x3e0c>
  403620:	tbnz	w0, #31, 403a2c <ferror@plt+0xbdc>
  403624:	ldr	x8, [x28, #1280]
  403628:	cbz	x8, 4036cc <ferror@plt+0x87c>
  40362c:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  403630:	add	x9, x9, #0x428
  403634:	ldr	w10, [x9]
  403638:	sub	w10, w10, #0xe
  40363c:	cmp	w10, #0x2
  403640:	b.ls	403654 <ferror@plt+0x804>  // b.plast
  403644:	subs	x8, x8, #0x1
  403648:	add	x9, x9, #0x4
  40364c:	b.ne	403634 <ferror@plt+0x7e4>  // b.any
  403650:	b	403678 <ferror@plt+0x828>
  403654:	ldr	x0, [sp, #8]
  403658:	add	x1, x19, #0x8
  40365c:	mov	x2, x19
  403660:	bl	4044f0 <ferror@plt+0x16a0>
  403664:	tbz	w0, #31, 403678 <ferror@plt+0x828>
  403668:	bl	402da0 <__errno_location@plt>
  40366c:	ldr	w8, [x0]
  403670:	cmp	w8, #0xd
  403674:	b.ne	403e9c <ferror@plt+0x104c>  // b.any
  403678:	ldr	x8, [x28, #1280]
  40367c:	cbz	x8, 4036cc <ferror@plt+0x87c>
  403680:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  403684:	add	x9, x9, #0x428
  403688:	ldr	w10, [x9]
  40368c:	sub	w10, w10, #0x11
  403690:	cmp	w10, #0x1
  403694:	b.ls	4036a8 <ferror@plt+0x858>  // b.plast
  403698:	subs	x8, x8, #0x1
  40369c:	add	x9, x9, #0x4
  4036a0:	b.ne	403688 <ferror@plt+0x838>  // b.any
  4036a4:	b	4036cc <ferror@plt+0x87c>
  4036a8:	ldr	x0, [sp]
  4036ac:	add	x1, x19, #0x18
  4036b0:	add	x2, x19, #0x10
  4036b4:	bl	4044f0 <ferror@plt+0x16a0>
  4036b8:	tbz	w0, #31, 4036cc <ferror@plt+0x87c>
  4036bc:	bl	402da0 <__errno_location@plt>
  4036c0:	ldr	w8, [x0]
  4036c4:	cmp	w8, #0xd
  4036c8:	b.ne	403ea4 <ferror@plt+0x1054>  // b.any
  4036cc:	orr	x8, x20, x21
  4036d0:	cbz	x8, 4038b4 <ferror@plt+0xa64>
  4036d4:	mov	w8, #0x20                  	// #32
  4036d8:	mov	w0, #0x1                   	// #1
  4036dc:	mov	w1, #0x100                 	// #256
  4036e0:	str	x8, [x19, #72]
  4036e4:	bl	402a30 <calloc@plt>
  4036e8:	cbz	x0, 403e88 <ferror@plt+0x1038>
  4036ec:	str	x0, [x19, #64]
  4036f0:	cbz	x21, 4037b8 <ferror@plt+0x968>
  4036f4:	adrp	x22, 40a000 <ferror@plt+0x71b0>
  4036f8:	mov	x25, xzr
  4036fc:	add	x22, x22, #0x58
  403700:	mov	x23, x25
  403704:	mov	x0, x21
  403708:	mov	x1, x22
  40370c:	bl	4026d0 <strtok@plt>
  403710:	cbz	x0, 4037a4 <ferror@plt+0x954>
  403714:	ldrb	w8, [x0]
  403718:	mov	x21, x0
  40371c:	cbz	w8, 403750 <ferror@plt+0x900>
  403720:	sub	x1, x29, #0x8
  403724:	mov	x0, x21
  403728:	mov	w2, wzr
  40372c:	bl	4026e0 <strtoul@plt>
  403730:	ldur	x8, [x29, #-8]
  403734:	ldrb	w8, [x8]
  403738:	cbnz	w8, 403750 <ferror@plt+0x900>
  40373c:	bl	402b60 <getpwuid@plt>
  403740:	mov	x21, xzr
  403744:	cbz	x0, 403704 <ferror@plt+0x8b4>
  403748:	ldr	x21, [x0]
  40374c:	cbz	x21, 403e54 <ferror@plt+0x1004>
  403750:	mov	x0, x21
  403754:	bl	402a80 <strdup@plt>
  403758:	cbz	x0, 403de4 <ferror@plt+0xf94>
  40375c:	ldr	x8, [x19, #64]
  403760:	add	x25, x23, #0x1
  403764:	mov	x21, xzr
  403768:	str	x0, [x8, x23, lsl #3]
  40376c:	ldr	x8, [x19, #72]
  403770:	cmp	x25, x8
  403774:	b.ne	403700 <ferror@plt+0x8b0>  // b.any
  403778:	ldr	x0, [x19, #64]
  40377c:	add	x8, x23, #0x21
  403780:	lsl	x21, x8, #3
  403784:	mov	x1, x21
  403788:	str	x8, [x19, #72]
  40378c:	bl	402a60 <realloc@plt>
  403790:	cbz	x21, 403798 <ferror@plt+0x948>
  403794:	cbz	x0, 403e74 <ferror@plt+0x1024>
  403798:	mov	x21, xzr
  40379c:	str	x0, [x19, #64]
  4037a0:	b	403700 <ferror@plt+0x8b0>
  4037a4:	ldrb	w8, [x19, #96]
  4037a8:	orr	w8, w8, #0x4
  4037ac:	strb	w8, [x19, #96]
  4037b0:	cbnz	x20, 4037c0 <ferror@plt+0x970>
  4037b4:	b	4038b0 <ferror@plt+0xa60>
  4037b8:	mov	x23, xzr
  4037bc:	cbz	x20, 4038b0 <ferror@plt+0xa60>
  4037c0:	adrp	x21, 40a000 <ferror@plt+0x71b0>
  4037c4:	add	x21, x21, #0x58
  4037c8:	mov	x0, x20
  4037cc:	mov	x1, x21
  4037d0:	bl	4026d0 <strtok@plt>
  4037d4:	cbz	x0, 4038a4 <ferror@plt+0xa54>
  4037d8:	ldrb	w8, [x0]
  4037dc:	mov	x20, x0
  4037e0:	cbz	w8, 403800 <ferror@plt+0x9b0>
  4037e4:	sub	x1, x29, #0x8
  4037e8:	mov	x0, x20
  4037ec:	mov	w2, wzr
  4037f0:	bl	4026e0 <strtoul@plt>
  4037f4:	ldur	x8, [x29, #-8]
  4037f8:	ldrb	w8, [x8]
  4037fc:	cbz	w8, 40380c <ferror@plt+0x9bc>
  403800:	mov	x0, x20
  403804:	bl	402820 <getgrnam@plt>
  403808:	b	403810 <ferror@plt+0x9c0>
  40380c:	bl	402dc0 <getgrgid@plt>
  403810:	mov	x22, x0
  403814:	mov	x20, xzr
  403818:	cbz	x0, 4037c8 <ferror@plt+0x978>
  40381c:	ldr	x8, [x22, #24]
  403820:	mov	x20, xzr
  403824:	ldr	x0, [x8]
  403828:	cbz	x0, 4037c8 <ferror@plt+0x978>
  40382c:	lsl	x26, x23, #3
  403830:	mov	x25, xzr
  403834:	add	x20, x26, #0x108
  403838:	bl	402a80 <strdup@plt>
  40383c:	cbz	x0, 403de4 <ferror@plt+0xf94>
  403840:	ldr	x8, [x19, #64]
  403844:	add	x8, x8, x26
  403848:	str	x0, [x8, x25, lsl #3]
  40384c:	ldr	x9, [x19, #72]
  403850:	add	x8, x23, x25
  403854:	add	x10, x8, #0x1
  403858:	cmp	x10, x9
  40385c:	b.ne	403880 <ferror@plt+0xa30>  // b.any
  403860:	ldr	x0, [x19, #64]
  403864:	add	x8, x8, #0x21
  403868:	mov	x1, x20
  40386c:	str	x8, [x19, #72]
  403870:	bl	402a60 <realloc@plt>
  403874:	cbz	x20, 40387c <ferror@plt+0xa2c>
  403878:	cbz	x0, 403df4 <ferror@plt+0xfa4>
  40387c:	str	x0, [x19, #64]
  403880:	ldr	x8, [x22, #24]
  403884:	add	x20, x20, #0x8
  403888:	add	x8, x8, x25, lsl #3
  40388c:	ldr	x0, [x8, #8]
  403890:	add	x25, x25, #0x1
  403894:	cbnz	x0, 403838 <ferror@plt+0x9e8>
  403898:	mov	x20, xzr
  40389c:	add	x23, x23, x25
  4038a0:	b	4037c8 <ferror@plt+0x978>
  4038a4:	ldrb	w8, [x19, #96]
  4038a8:	orr	w8, w8, #0x4
  4038ac:	strb	w8, [x19, #96]
  4038b0:	str	x23, [x19, #72]
  4038b4:	ldrb	w8, [x19, #96]
  4038b8:	tbnz	w8, #2, 403904 <ferror@plt+0xab4>
  4038bc:	bl	402da0 <__errno_location@plt>
  4038c0:	adrp	x22, 404000 <ferror@plt+0x11b0>
  4038c4:	mov	x20, x0
  4038c8:	add	x21, x19, #0x20
  4038cc:	add	x22, x22, #0x60c
  4038d0:	str	wzr, [x20]
  4038d4:	mov	x0, x19
  4038d8:	mov	x1, xzr
  4038dc:	bl	404624 <ferror@plt+0x17d4>
  4038e0:	cbnz	x0, 4038f4 <ferror@plt+0xaa4>
  4038e4:	ldr	w8, [x20]
  4038e8:	cmp	w8, #0xb
  4038ec:	b.eq	4038d4 <ferror@plt+0xa84>  // b.none
  4038f0:	b	4039a0 <ferror@plt+0xb50>
  4038f4:	mov	x1, x21
  4038f8:	mov	x2, x22
  4038fc:	bl	402a10 <tsearch@plt>
  403900:	b	4038d0 <ferror@plt+0xa80>
  403904:	ldr	x8, [x19, #72]
  403908:	cbz	x8, 4039a0 <ferror@plt+0xb50>
  40390c:	adrp	x25, 409000 <ferror@plt+0x61b0>
  403910:	adrp	x21, 404000 <ferror@plt+0x11b0>
  403914:	mov	x23, xzr
  403918:	add	x20, x19, #0x20
  40391c:	add	x25, x25, #0x98
  403920:	add	x21, x21, #0x60c
  403924:	ldr	x8, [x19, #64]
  403928:	mov	x0, x19
  40392c:	ldr	x1, [x8, x23, lsl #3]
  403930:	bl	404624 <ferror@plt+0x17d4>
  403934:	mov	x22, x0
  403938:	cbz	x0, 403948 <ferror@plt+0xaf8>
  40393c:	mov	w8, wzr
  403940:	cbz	x22, 403970 <ferror@plt+0xb20>
  403944:	b	403978 <ferror@plt+0xb28>
  403948:	bl	402da0 <__errno_location@plt>
  40394c:	ldr	w8, [x0]
  403950:	sub	w8, w8, #0x1
  403954:	cmp	w8, #0xa
  403958:	b.hi	403968 <ferror@plt+0xb18>  // b.pmore
  40395c:	ldr	w8, [x25, w8, sxtw #2]
  403960:	cbz	x22, 403970 <ferror@plt+0xb20>
  403964:	b	403978 <ferror@plt+0xb28>
  403968:	mov	w8, #0xffffffff            	// #-1
  40396c:	cbnz	x22, 403978 <ferror@plt+0xb28>
  403970:	ldrb	w9, [x19, #96]
  403974:	tbnz	w9, #1, 403a0c <ferror@plt+0xbbc>
  403978:	cbz	x22, 403990 <ferror@plt+0xb40>
  40397c:	cbnz	w8, 403990 <ferror@plt+0xb40>
  403980:	mov	x0, x22
  403984:	mov	x1, x20
  403988:	mov	x2, x21
  40398c:	bl	402a10 <tsearch@plt>
  403990:	ldr	x8, [x19, #72]
  403994:	add	x23, x23, #0x1
  403998:	cmp	x23, x8
  40399c:	b.cc	403924 <ferror@plt+0xad4>  // b.lo, b.ul, b.last
  4039a0:	bl	4029f0 <scols_new_table@plt>
  4039a4:	cbz	x0, 403e3c <ferror@plt+0xfec>
  4039a8:	ldrb	w8, [x19, #96]
  4039ac:	mov	x20, x0
  4039b0:	adrp	x21, 41b000 <ferror@plt+0x181b0>
  4039b4:	tbz	w8, #3, 4039c4 <ferror@plt+0xb74>
  4039b8:	mov	w1, #0x1                   	// #1
  4039bc:	mov	x0, x20
  4039c0:	bl	4027c0 <scols_table_enable_noheadings@plt>
  4039c4:	ldr	w8, [x21, #1288]
  4039c8:	sub	w8, w8, #0x1
  4039cc:	cmp	w8, #0x5
  4039d0:	b.hi	403a80 <ferror@plt+0xc30>  // b.pmore
  4039d4:	adrp	x9, 408000 <ferror@plt+0x51b0>
  4039d8:	add	x9, x9, #0x6d0
  4039dc:	adr	x10, 4039ec <ferror@plt+0xb9c>
  4039e0:	ldrb	w11, [x9, x8]
  4039e4:	add	x10, x10, x11, lsl #2
  4039e8:	br	x10
  4039ec:	mov	w1, #0x1                   	// #1
  4039f0:	mov	x0, x20
  4039f4:	bl	4028a0 <scols_table_enable_raw@plt>
  4039f8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4039fc:	add	x1, x1, #0x2d1
  403a00:	mov	x0, x20
  403a04:	bl	4028c0 <scols_table_set_column_separator@plt>
  403a08:	b	403a80 <ferror@plt+0xc30>
  403a0c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403a10:	add	x1, x1, #0xef2
  403a14:	mov	w2, #0x5                   	// #5
  403a18:	mov	x0, xzr
  403a1c:	bl	402d30 <dcgettext@plt>
  403a20:	ldr	x8, [x19, #64]
  403a24:	ldr	x1, [x8, x23, lsl #3]
  403a28:	bl	402cd0 <warnx@plt>
  403a2c:	mov	w0, #0x1                   	// #1
  403a30:	b	403c40 <ferror@plt+0xdf0>
  403a34:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403a38:	add	x1, x1, #0x60
  403a3c:	mov	x0, x20
  403a40:	bl	4028b0 <scols_table_set_line_separator@plt>
  403a44:	mov	w1, #0x1                   	// #1
  403a48:	mov	x0, x20
  403a4c:	bl	4028a0 <scols_table_enable_raw@plt>
  403a50:	b	403a80 <ferror@plt+0xc30>
  403a54:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403a58:	add	x1, x1, #0x6ca
  403a5c:	mov	x0, x20
  403a60:	bl	4028c0 <scols_table_set_column_separator@plt>
  403a64:	mov	w1, #0x1                   	// #1
  403a68:	mov	x0, x20
  403a6c:	bl	402a00 <scols_table_enable_export@plt>
  403a70:	b	403a80 <ferror@plt+0xc30>
  403a74:	mov	w1, #0x1                   	// #1
  403a78:	mov	x0, x20
  403a7c:	bl	4027c0 <scols_table_enable_noheadings@plt>
  403a80:	mov	x23, x28
  403a84:	adrp	x28, 408000 <ferror@plt+0x51b0>
  403a88:	mov	x21, xzr
  403a8c:	mov	w22, #0x28                  	// #40
  403a90:	add	x28, x28, #0xbf8
  403a94:	ldr	x8, [x23, #1280]
  403a98:	cmp	x21, x8
  403a9c:	b.cs	403ae8 <ferror@plt+0xc98>  // b.hs, b.nlast
  403aa0:	ldrsw	x8, [x24, x21, lsl #2]
  403aa4:	ldrb	w10, [x19, #96]
  403aa8:	mov	x0, x20
  403aac:	madd	x8, x8, x22, x28
  403ab0:	ldr	w9, [x8, #32]
  403ab4:	ldr	x1, [x8]
  403ab8:	ldr	d0, [x8, #24]
  403abc:	tst	w10, #0x10
  403ac0:	and	w8, w9, #0xfffffffe
  403ac4:	csel	w2, w9, w8, eq  // eq = none
  403ac8:	bl	4027d0 <scols_table_new_column@plt>
  403acc:	add	x21, x21, #0x1
  403ad0:	cbnz	x0, 403a94 <ferror@plt+0xc44>
  403ad4:	mov	x0, x20
  403ad8:	bl	402ab0 <scols_unref_table@plt>
  403adc:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403ae0:	str	xzr, [x8, #1296]
  403ae4:	b	403bdc <ferror@plt+0xd8c>
  403ae8:	ldr	x0, [x19, #32]
  403aec:	adrp	x1, 405000 <ferror@plt+0x21b0>
  403af0:	adrp	x21, 41b000 <ferror@plt+0x181b0>
  403af4:	add	x1, x1, #0xd8
  403af8:	str	x20, [x21, #1296]
  403afc:	bl	402760 <twalk@plt>
  403b00:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403b04:	ldr	w8, [x8, #1288]
  403b08:	ldr	x20, [x21, #1296]
  403b0c:	cmp	w8, #0x6
  403b10:	b.ne	403bd4 <ferror@plt+0xd84>  // b.any
  403b14:	mov	w0, wzr
  403b18:	bl	402d10 <scols_new_iter@plt>
  403b1c:	mov	x21, x0
  403b20:	mov	x0, x20
  403b24:	mov	x1, xzr
  403b28:	bl	402ca0 <scols_table_get_line@plt>
  403b2c:	mov	x22, x0
  403b30:	sub	x2, x29, #0x8
  403b34:	mov	x0, x20
  403b38:	mov	x1, x21
  403b3c:	bl	402bb0 <scols_table_next_column@plt>
  403b40:	cbnz	w0, 403bc8 <ferror@plt+0xd78>
  403b44:	mov	x23, xzr
  403b48:	mov	w27, #0x28                  	// #40
  403b4c:	mov	x0, x22
  403b50:	mov	x1, x23
  403b54:	bl	402b90 <scols_line_get_cell@plt>
  403b58:	ldrsw	x8, [x24, x23, lsl #2]
  403b5c:	mov	x26, x0
  403b60:	mov	w2, #0x5                   	// #5
  403b64:	mov	x0, xzr
  403b68:	madd	x8, x8, x27, x28
  403b6c:	ldr	x1, [x8, #16]
  403b70:	bl	402d30 <dcgettext@plt>
  403b74:	mov	x25, x0
  403b78:	mov	x0, x26
  403b7c:	bl	402be0 <scols_cell_get_data@plt>
  403b80:	cbz	x0, 403bb0 <ferror@plt+0xd60>
  403b84:	mov	x26, x0
  403b88:	mov	x0, x25
  403b8c:	bl	4026f0 <strlen@plt>
  403b90:	mov	w8, #0x23                  	// #35
  403b94:	sub	w2, w8, w0
  403b98:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  403b9c:	mov	w3, #0x20                  	// #32
  403ba0:	add	x0, x0, #0x5a
  403ba4:	mov	x1, x25
  403ba8:	mov	x4, x26
  403bac:	bl	402d80 <printf@plt>
  403bb0:	sub	x2, x29, #0x8
  403bb4:	mov	x0, x20
  403bb8:	mov	x1, x21
  403bbc:	add	x23, x23, #0x1
  403bc0:	bl	402bb0 <scols_table_next_column@plt>
  403bc4:	cbz	w0, 403b4c <ferror@plt+0xcfc>
  403bc8:	mov	x0, x21
  403bcc:	bl	4027f0 <scols_free_iter@plt>
  403bd0:	b	403bdc <ferror@plt+0xd8c>
  403bd4:	mov	x0, x20
  403bd8:	bl	402cc0 <scols_print_table@plt>
  403bdc:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403be0:	ldr	x0, [x8, #1296]
  403be4:	bl	402ab0 <scols_unref_table@plt>
  403be8:	ldr	x0, [x19, #32]
  403bec:	adrp	x1, 404000 <ferror@plt+0x11b0>
  403bf0:	add	x1, x1, #0x344
  403bf4:	bl	402b20 <tdestroy@plt>
  403bf8:	ldr	x0, [x19]
  403bfc:	bl	402bf0 <free@plt>
  403c00:	ldr	x0, [x19, #16]
  403c04:	bl	402bf0 <free@plt>
  403c08:	ldp	x0, x8, [x19, #64]
  403c0c:	cbz	x8, 403c30 <ferror@plt+0xde0>
  403c10:	mov	x8, xzr
  403c14:	ldr	x0, [x0, x8, lsl #3]
  403c18:	add	x20, x8, #0x1
  403c1c:	bl	402bf0 <free@plt>
  403c20:	ldp	x0, x8, [x19, #64]
  403c24:	cmp	x20, x8
  403c28:	mov	x8, x20
  403c2c:	b.cc	403c14 <ferror@plt+0xdc4>  // b.lo, b.ul, b.last
  403c30:	bl	402bf0 <free@plt>
  403c34:	mov	x0, x19
  403c38:	bl	402bf0 <free@plt>
  403c3c:	mov	w0, wzr
  403c40:	ldp	x20, x19, [sp, #144]
  403c44:	ldp	x22, x21, [sp, #128]
  403c48:	ldp	x24, x23, [sp, #112]
  403c4c:	ldp	x26, x25, [sp, #96]
  403c50:	ldp	x28, x27, [sp, #80]
  403c54:	ldp	x29, x30, [sp, #64]
  403c58:	add	sp, sp, #0xa0
  403c5c:	ret
  403c60:	adrp	x21, 41b000 <ferror@plt+0x181b0>
  403c64:	ldr	x19, [x21, #1016]
  403c68:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403c6c:	add	x1, x1, #0x2b1
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	mov	x0, xzr
  403c78:	bl	402d30 <dcgettext@plt>
  403c7c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403c80:	ldr	x2, [x8, #1048]
  403c84:	mov	x1, x0
  403c88:	mov	x0, x19
  403c8c:	bl	402df0 <fprintf@plt>
  403c90:	adrp	x24, 409000 <ferror@plt+0x61b0>
  403c94:	adrp	x19, 409000 <ferror@plt+0x61b0>
  403c98:	adrp	x25, 408000 <ferror@plt+0x51b0>
  403c9c:	adrp	x20, 409000 <ferror@plt+0x61b0>
  403ca0:	mov	w23, #0x1                   	// #1
  403ca4:	add	x24, x24, #0xe0
  403ca8:	add	x19, x19, #0x2d3
  403cac:	add	x25, x25, #0x758
  403cb0:	add	x20, x20, #0x2d9
  403cb4:	ldr	w2, [x22]
  403cb8:	cbz	w2, 403d20 <ferror@plt+0xed0>
  403cbc:	cmp	w2, #0x61
  403cc0:	mov	x8, x24
  403cc4:	b.eq	403ce4 <ferror@plt+0xe94>  // b.none
  403cc8:	mov	x9, x25
  403ccc:	ldr	x8, [x9]
  403cd0:	cbz	x8, 403cf8 <ferror@plt+0xea8>
  403cd4:	ldr	w10, [x9, #24]
  403cd8:	add	x9, x9, #0x20
  403cdc:	cmp	w10, w2
  403ce0:	b.ne	403ccc <ferror@plt+0xe7c>  // b.any
  403ce4:	ldr	x0, [x21, #1016]
  403ce8:	mov	x1, x19
  403cec:	mov	x2, x8
  403cf0:	bl	402df0 <fprintf@plt>
  403cf4:	b	403d10 <ferror@plt+0xec0>
  403cf8:	sub	w8, w2, #0x21
  403cfc:	cmp	w8, #0x5d
  403d00:	b.hi	403d10 <ferror@plt+0xec0>  // b.pmore
  403d04:	ldr	x0, [x21, #1016]
  403d08:	mov	x1, x20
  403d0c:	bl	402df0 <fprintf@plt>
  403d10:	add	x23, x23, #0x1
  403d14:	cmp	x23, #0x10
  403d18:	add	x22, x22, #0x4
  403d1c:	b.ne	403cb4 <ferror@plt+0xe64>  // b.any
  403d20:	ldr	x1, [x21, #1016]
  403d24:	mov	w0, #0xa                   	// #10
  403d28:	bl	402890 <fputc@plt>
  403d2c:	b	403d60 <ferror@plt+0xf10>
  403d30:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403d34:	ldr	x19, [x8, #1016]
  403d38:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403d3c:	add	x1, x1, #0x1f4
  403d40:	mov	w2, #0x5                   	// #5
  403d44:	mov	x0, xzr
  403d48:	bl	402d30 <dcgettext@plt>
  403d4c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403d50:	ldr	x2, [x8, #1048]
  403d54:	mov	x1, x0
  403d58:	mov	x0, x19
  403d5c:	bl	402df0 <fprintf@plt>
  403d60:	mov	w0, #0x1                   	// #1
  403d64:	bl	402730 <exit@plt>
  403d68:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403d6c:	add	x1, x1, #0xe7c
  403d70:	mov	w2, #0x5                   	// #5
  403d74:	mov	x0, xzr
  403d78:	bl	402d30 <dcgettext@plt>
  403d7c:	mov	x1, x0
  403d80:	mov	w0, #0x1                   	// #1
  403d84:	mov	x2, x22
  403d88:	bl	402d50 <errx@plt>
  403d8c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403d90:	add	x1, x1, #0x27c
  403d94:	mov	w2, #0x5                   	// #5
  403d98:	mov	x0, xzr
  403d9c:	bl	402d30 <dcgettext@plt>
  403da0:	mov	x1, x0
  403da4:	mov	w0, #0x1                   	// #1
  403da8:	mov	w2, #0x35                  	// #53
  403dac:	bl	402d50 <errx@plt>
  403db0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403db4:	add	x1, x1, #0x1d6
  403db8:	mov	w2, #0x5                   	// #5
  403dbc:	mov	x0, xzr
  403dc0:	bl	402d30 <dcgettext@plt>
  403dc4:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403dc8:	ldr	x1, [x8, #1048]
  403dcc:	adrp	x2, 409000 <ferror@plt+0x61b0>
  403dd0:	add	x2, x2, #0x1e2
  403dd4:	bl	402d80 <printf@plt>
  403dd8:	mov	w0, wzr
  403ddc:	bl	402730 <exit@plt>
  403de0:	bl	403eb8 <ferror@plt+0x1068>
  403de4:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403de8:	add	x1, x1, #0xeda
  403dec:	mov	w0, #0x1                   	// #1
  403df0:	bl	402e20 <err@plt>
  403df4:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403df8:	add	x1, x1, #0x256
  403dfc:	mov	w0, #0x1                   	// #1
  403e00:	mov	x2, x20
  403e04:	bl	402e20 <err@plt>
  403e08:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403e0c:	add	x1, x1, #0x256
  403e10:	mov	w0, #0x1                   	// #1
  403e14:	mov	w2, #0x68                  	// #104
  403e18:	bl	402e20 <err@plt>
  403e1c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403e20:	add	x1, x1, #0x21b
  403e24:	mov	w2, #0x5                   	// #5
  403e28:	mov	x0, xzr
  403e2c:	bl	402d30 <dcgettext@plt>
  403e30:	mov	x1, x0
  403e34:	mov	w0, #0x1                   	// #1
  403e38:	bl	402d50 <errx@plt>
  403e3c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403e40:	add	x1, x1, #0xfd0
  403e44:	mov	w2, #0x5                   	// #5
  403e48:	bl	402d30 <dcgettext@plt>
  403e4c:	mov	x1, x0
  403e50:	b	403dec <ferror@plt+0xf9c>
  403e54:	adrp	x0, 409000 <ferror@plt+0x61b0>
  403e58:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403e5c:	adrp	x3, 409000 <ferror@plt+0x61b0>
  403e60:	add	x0, x0, #0xea7
  403e64:	add	x1, x1, #0xeab
  403e68:	add	x3, x3, #0xebe
  403e6c:	mov	w2, #0x4a                  	// #74
  403e70:	bl	402d90 <__assert_fail@plt>
  403e74:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403e78:	add	x1, x1, #0x256
  403e7c:	mov	w0, #0x1                   	// #1
  403e80:	mov	x2, x21
  403e84:	bl	402e20 <err@plt>
  403e88:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403e8c:	add	x1, x1, #0x256
  403e90:	mov	w0, #0x1                   	// #1
  403e94:	mov	w2, #0x100                 	// #256
  403e98:	bl	402e20 <err@plt>
  403e9c:	ldr	x2, [sp, #8]
  403ea0:	b	403ea8 <ferror@plt+0x1058>
  403ea4:	ldr	x2, [sp]
  403ea8:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  403eac:	add	x1, x1, #0x90
  403eb0:	mov	w0, #0x1                   	// #1
  403eb4:	bl	402e20 <err@plt>
  403eb8:	stp	x29, x30, [sp, #-64]!
  403ebc:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403ec0:	stp	x20, x19, [sp, #48]
  403ec4:	ldr	x19, [x8, #1040]
  403ec8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403ecc:	add	x1, x1, #0x2de
  403ed0:	mov	w2, #0x5                   	// #5
  403ed4:	mov	x0, xzr
  403ed8:	str	x23, [sp, #16]
  403edc:	stp	x22, x21, [sp, #32]
  403ee0:	mov	x29, sp
  403ee4:	bl	402d30 <dcgettext@plt>
  403ee8:	mov	x1, x19
  403eec:	bl	402700 <fputs@plt>
  403ef0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403ef4:	add	x1, x1, #0x2e7
  403ef8:	mov	w2, #0x5                   	// #5
  403efc:	mov	x0, xzr
  403f00:	bl	402d30 <dcgettext@plt>
  403f04:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  403f08:	ldr	x2, [x8, #1048]
  403f0c:	mov	x1, x0
  403f10:	mov	x0, x19
  403f14:	bl	402df0 <fprintf@plt>
  403f18:	adrp	x20, 409000 <ferror@plt+0x61b0>
  403f1c:	add	x20, x20, #0x6ca
  403f20:	mov	x0, x20
  403f24:	mov	x1, x19
  403f28:	bl	402700 <fputs@plt>
  403f2c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403f30:	add	x1, x1, #0x303
  403f34:	mov	w2, #0x5                   	// #5
  403f38:	mov	x0, xzr
  403f3c:	bl	402d30 <dcgettext@plt>
  403f40:	mov	x1, x19
  403f44:	bl	402700 <fputs@plt>
  403f48:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403f4c:	add	x1, x1, #0x339
  403f50:	mov	w2, #0x5                   	// #5
  403f54:	mov	x0, xzr
  403f58:	bl	402d30 <dcgettext@plt>
  403f5c:	mov	x1, x19
  403f60:	bl	402700 <fputs@plt>
  403f64:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403f68:	add	x1, x1, #0x344
  403f6c:	mov	w2, #0x5                   	// #5
  403f70:	mov	x0, xzr
  403f74:	bl	402d30 <dcgettext@plt>
  403f78:	mov	x1, x19
  403f7c:	bl	402700 <fputs@plt>
  403f80:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403f84:	add	x1, x1, #0x387
  403f88:	mov	w2, #0x5                   	// #5
  403f8c:	mov	x0, xzr
  403f90:	bl	402d30 <dcgettext@plt>
  403f94:	mov	x1, x19
  403f98:	bl	402700 <fputs@plt>
  403f9c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403fa0:	add	x1, x1, #0x3d2
  403fa4:	mov	w2, #0x5                   	// #5
  403fa8:	mov	x0, xzr
  403fac:	bl	402d30 <dcgettext@plt>
  403fb0:	mov	x1, x19
  403fb4:	bl	402700 <fputs@plt>
  403fb8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403fbc:	add	x1, x1, #0x415
  403fc0:	mov	w2, #0x5                   	// #5
  403fc4:	mov	x0, xzr
  403fc8:	bl	402d30 <dcgettext@plt>
  403fcc:	mov	x1, x19
  403fd0:	bl	402700 <fputs@plt>
  403fd4:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403fd8:	add	x1, x1, #0x461
  403fdc:	mov	w2, #0x5                   	// #5
  403fe0:	mov	x0, xzr
  403fe4:	bl	402d30 <dcgettext@plt>
  403fe8:	mov	x1, x19
  403fec:	bl	402700 <fputs@plt>
  403ff0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  403ff4:	add	x1, x1, #0x49d
  403ff8:	mov	w2, #0x5                   	// #5
  403ffc:	mov	x0, xzr
  404000:	bl	402d30 <dcgettext@plt>
  404004:	mov	x1, x19
  404008:	bl	402700 <fputs@plt>
  40400c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404010:	add	x1, x1, #0x4e7
  404014:	mov	w2, #0x5                   	// #5
  404018:	mov	x0, xzr
  40401c:	bl	402d30 <dcgettext@plt>
  404020:	mov	x1, x19
  404024:	bl	402700 <fputs@plt>
  404028:	adrp	x1, 409000 <ferror@plt+0x61b0>
  40402c:	add	x1, x1, #0x531
  404030:	mov	w2, #0x5                   	// #5
  404034:	mov	x0, xzr
  404038:	bl	402d30 <dcgettext@plt>
  40403c:	mov	x1, x19
  404040:	bl	402700 <fputs@plt>
  404044:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404048:	add	x1, x1, #0x56d
  40404c:	mov	w2, #0x5                   	// #5
  404050:	mov	x0, xzr
  404054:	bl	402d30 <dcgettext@plt>
  404058:	mov	x1, x19
  40405c:	bl	402700 <fputs@plt>
  404060:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404064:	add	x1, x1, #0x5b8
  404068:	mov	w2, #0x5                   	// #5
  40406c:	mov	x0, xzr
  404070:	bl	402d30 <dcgettext@plt>
  404074:	mov	x1, x19
  404078:	bl	402700 <fputs@plt>
  40407c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404080:	add	x1, x1, #0x5e8
  404084:	mov	w2, #0x5                   	// #5
  404088:	mov	x0, xzr
  40408c:	bl	402d30 <dcgettext@plt>
  404090:	mov	x1, x19
  404094:	bl	402700 <fputs@plt>
  404098:	adrp	x1, 409000 <ferror@plt+0x61b0>
  40409c:	add	x1, x1, #0x619
  4040a0:	mov	w2, #0x5                   	// #5
  4040a4:	mov	x0, xzr
  4040a8:	bl	402d30 <dcgettext@plt>
  4040ac:	mov	x1, x19
  4040b0:	bl	402700 <fputs@plt>
  4040b4:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4040b8:	add	x1, x1, #0x651
  4040bc:	mov	w2, #0x5                   	// #5
  4040c0:	mov	x0, xzr
  4040c4:	bl	402d30 <dcgettext@plt>
  4040c8:	mov	x1, x19
  4040cc:	bl	402700 <fputs@plt>
  4040d0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4040d4:	add	x1, x1, #0x67f
  4040d8:	mov	w2, #0x5                   	// #5
  4040dc:	mov	x0, xzr
  4040e0:	bl	402d30 <dcgettext@plt>
  4040e4:	mov	x1, x19
  4040e8:	bl	402700 <fputs@plt>
  4040ec:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4040f0:	add	x1, x1, #0x6cc
  4040f4:	mov	w2, #0x5                   	// #5
  4040f8:	mov	x0, xzr
  4040fc:	bl	402d30 <dcgettext@plt>
  404100:	mov	x1, x19
  404104:	bl	402700 <fputs@plt>
  404108:	adrp	x1, 409000 <ferror@plt+0x61b0>
  40410c:	add	x1, x1, #0x6fb
  404110:	mov	w2, #0x5                   	// #5
  404114:	mov	x0, xzr
  404118:	bl	402d30 <dcgettext@plt>
  40411c:	mov	x1, x19
  404120:	bl	402700 <fputs@plt>
  404124:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404128:	add	x1, x1, #0x72e
  40412c:	mov	w2, #0x5                   	// #5
  404130:	mov	x0, xzr
  404134:	bl	402d30 <dcgettext@plt>
  404138:	mov	x1, x19
  40413c:	bl	402700 <fputs@plt>
  404140:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404144:	add	x1, x1, #0x774
  404148:	mov	w2, #0x5                   	// #5
  40414c:	mov	x0, xzr
  404150:	bl	402d30 <dcgettext@plt>
  404154:	mov	x1, x19
  404158:	bl	402700 <fputs@plt>
  40415c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404160:	add	x1, x1, #0x7a5
  404164:	mov	w2, #0x5                   	// #5
  404168:	mov	x0, xzr
  40416c:	bl	402d30 <dcgettext@plt>
  404170:	mov	x1, x19
  404174:	bl	402700 <fputs@plt>
  404178:	adrp	x1, 409000 <ferror@plt+0x61b0>
  40417c:	add	x1, x1, #0x7d9
  404180:	mov	w2, #0x5                   	// #5
  404184:	mov	x0, xzr
  404188:	bl	402d30 <dcgettext@plt>
  40418c:	mov	x1, x19
  404190:	bl	402700 <fputs@plt>
  404194:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404198:	add	x1, x1, #0x81e
  40419c:	mov	w2, #0x5                   	// #5
  4041a0:	mov	x0, xzr
  4041a4:	bl	402d30 <dcgettext@plt>
  4041a8:	mov	x1, x19
  4041ac:	bl	402700 <fputs@plt>
  4041b0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4041b4:	add	x1, x1, #0x858
  4041b8:	mov	w2, #0x5                   	// #5
  4041bc:	mov	x0, xzr
  4041c0:	bl	402d30 <dcgettext@plt>
  4041c4:	mov	x1, x19
  4041c8:	bl	402700 <fputs@plt>
  4041cc:	mov	x0, x20
  4041d0:	mov	x1, x19
  4041d4:	bl	402700 <fputs@plt>
  4041d8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4041dc:	add	x1, x1, #0x8af
  4041e0:	mov	w2, #0x5                   	// #5
  4041e4:	mov	x0, xzr
  4041e8:	bl	402d30 <dcgettext@plt>
  4041ec:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4041f0:	mov	x20, x0
  4041f4:	add	x1, x1, #0x8d0
  4041f8:	mov	w2, #0x5                   	// #5
  4041fc:	mov	x0, xzr
  404200:	bl	402d30 <dcgettext@plt>
  404204:	mov	x4, x0
  404208:	adrp	x0, 409000 <ferror@plt+0x61b0>
  40420c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404210:	adrp	x3, 409000 <ferror@plt+0x61b0>
  404214:	add	x0, x0, #0x892
  404218:	add	x1, x1, #0x8a3
  40421c:	add	x3, x3, #0x8c1
  404220:	mov	x2, x20
  404224:	bl	402d80 <printf@plt>
  404228:	adrp	x1, 409000 <ferror@plt+0x61b0>
  40422c:	add	x1, x1, #0x8e0
  404230:	mov	w2, #0x5                   	// #5
  404234:	mov	x0, xzr
  404238:	bl	402d30 <dcgettext@plt>
  40423c:	mov	x1, x19
  404240:	bl	402700 <fputs@plt>
  404244:	adrp	x23, 408000 <ferror@plt+0x51b0>
  404248:	adrp	x20, 409000 <ferror@plt+0x61b0>
  40424c:	mov	x22, xzr
  404250:	add	x23, x23, #0xbf8
  404254:	add	x20, x20, #0x8fc
  404258:	add	x8, x23, x22
  40425c:	ldp	x21, x1, [x8]
  404260:	mov	w2, #0x5                   	// #5
  404264:	mov	x0, xzr
  404268:	bl	402d30 <dcgettext@plt>
  40426c:	mov	x3, x0
  404270:	mov	x0, x19
  404274:	mov	x1, x20
  404278:	mov	x2, x21
  40427c:	bl	402df0 <fprintf@plt>
  404280:	add	x22, x22, #0x28
  404284:	cmp	x22, #0x438
  404288:	b.ne	404258 <ferror@plt+0x1408>  // b.any
  40428c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404290:	add	x1, x1, #0x907
  404294:	mov	w2, #0x5                   	// #5
  404298:	mov	x0, xzr
  40429c:	bl	402d30 <dcgettext@plt>
  4042a0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4042a4:	add	x1, x1, #0x922
  4042a8:	bl	402d80 <printf@plt>
  4042ac:	mov	w0, wzr
  4042b0:	bl	402730 <exit@plt>
  4042b4:	stp	x29, x30, [sp, #-64]!
  4042b8:	str	x23, [sp, #16]
  4042bc:	adrp	x23, 408000 <ferror@plt+0x51b0>
  4042c0:	stp	x22, x21, [sp, #32]
  4042c4:	stp	x20, x19, [sp, #48]
  4042c8:	mov	x21, x1
  4042cc:	mov	x19, x0
  4042d0:	mov	x20, xzr
  4042d4:	add	x23, x23, #0xbf8
  4042d8:	mov	x29, sp
  4042dc:	ldr	x22, [x23]
  4042e0:	mov	x0, x19
  4042e4:	mov	x2, x21
  4042e8:	mov	x1, x22
  4042ec:	bl	402c20 <strncasecmp@plt>
  4042f0:	cbnz	w0, 4042fc <ferror@plt+0x14ac>
  4042f4:	ldrb	w8, [x22, x21]
  4042f8:	cbz	w8, 40432c <ferror@plt+0x14dc>
  4042fc:	add	x20, x20, #0x1
  404300:	cmp	x20, #0x1b
  404304:	add	x23, x23, #0x28
  404308:	b.ne	4042dc <ferror@plt+0x148c>  // b.any
  40430c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404310:	add	x1, x1, #0xe94
  404314:	mov	w2, #0x5                   	// #5
  404318:	mov	x0, xzr
  40431c:	bl	402d30 <dcgettext@plt>
  404320:	mov	x1, x19
  404324:	bl	402cd0 <warnx@plt>
  404328:	mov	w20, #0xffffffff            	// #-1
  40432c:	mov	w0, w20
  404330:	ldp	x20, x19, [sp, #48]
  404334:	ldp	x22, x21, [sp, #32]
  404338:	ldr	x23, [sp, #16]
  40433c:	ldp	x29, x30, [sp], #64
  404340:	ret
  404344:	stp	x29, x30, [sp, #-32]!
  404348:	str	x19, [sp, #16]
  40434c:	mov	x19, x0
  404350:	ldr	x0, [x0]
  404354:	mov	x29, sp
  404358:	bl	402bf0 <free@plt>
  40435c:	ldr	x0, [x19, #16]
  404360:	bl	402bf0 <free@plt>
  404364:	ldr	x0, [x19, #32]
  404368:	bl	402bf0 <free@plt>
  40436c:	ldr	x0, [x19, #56]
  404370:	bl	402bf0 <free@plt>
  404374:	ldr	x0, [x19, #72]
  404378:	bl	402bf0 <free@plt>
  40437c:	ldr	x0, [x19, #80]
  404380:	bl	402bf0 <free@plt>
  404384:	ldr	x0, [x19, #96]
  404388:	bl	402bf0 <free@plt>
  40438c:	ldr	x0, [x19, #104]
  404390:	bl	402bf0 <free@plt>
  404394:	ldr	x0, [x19, #120]
  404398:	bl	402bf0 <free@plt>
  40439c:	ldr	x0, [x19, #128]
  4043a0:	bl	402bf0 <free@plt>
  4043a4:	ldr	x0, [x19, #136]
  4043a8:	bl	402bf0 <free@plt>
  4043ac:	ldr	x0, [x19, #144]
  4043b0:	bl	402bf0 <free@plt>
  4043b4:	ldr	x0, [x19, #152]
  4043b8:	bl	402bf0 <free@plt>
  4043bc:	ldr	x0, [x19, #160]
  4043c0:	bl	402bf0 <free@plt>
  4043c4:	ldr	x0, [x19, #168]
  4043c8:	bl	402bf0 <free@plt>
  4043cc:	ldr	x0, [x19, #176]
  4043d0:	bl	402bf0 <free@plt>
  4043d4:	mov	x0, x19
  4043d8:	ldr	x19, [sp, #16]
  4043dc:	ldp	x29, x30, [sp], #32
  4043e0:	b	402bf0 <free@plt>
  4043e4:	stp	x29, x30, [sp, #-32]!
  4043e8:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4043ec:	stp	x20, x19, [sp, #16]
  4043f0:	ldr	x20, [x8, #1040]
  4043f4:	mov	x29, sp
  4043f8:	bl	402da0 <__errno_location@plt>
  4043fc:	mov	x19, x0
  404400:	str	wzr, [x0]
  404404:	mov	x0, x20
  404408:	bl	402e50 <ferror@plt>
  40440c:	cbnz	w0, 4044ac <ferror@plt+0x165c>
  404410:	mov	x0, x20
  404414:	bl	402c90 <fflush@plt>
  404418:	cbz	w0, 40446c <ferror@plt+0x161c>
  40441c:	ldr	w20, [x19]
  404420:	cmp	w20, #0x9
  404424:	b.eq	404430 <ferror@plt+0x15e0>  // b.none
  404428:	cmp	w20, #0x20
  40442c:	b.ne	4044c4 <ferror@plt+0x1674>  // b.any
  404430:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  404434:	ldr	x20, [x8, #1016]
  404438:	str	wzr, [x19]
  40443c:	mov	x0, x20
  404440:	bl	402e50 <ferror@plt>
  404444:	cbnz	w0, 4044e8 <ferror@plt+0x1698>
  404448:	mov	x0, x20
  40444c:	bl	402c90 <fflush@plt>
  404450:	cbz	w0, 40448c <ferror@plt+0x163c>
  404454:	ldr	w8, [x19]
  404458:	cmp	w8, #0x9
  40445c:	b.ne	4044e8 <ferror@plt+0x1698>  // b.any
  404460:	ldp	x20, x19, [sp, #16]
  404464:	ldp	x29, x30, [sp], #32
  404468:	ret
  40446c:	mov	x0, x20
  404470:	bl	402900 <fileno@plt>
  404474:	tbnz	w0, #31, 40441c <ferror@plt+0x15cc>
  404478:	bl	402740 <dup@plt>
  40447c:	tbnz	w0, #31, 40441c <ferror@plt+0x15cc>
  404480:	bl	402ac0 <close@plt>
  404484:	cbnz	w0, 40441c <ferror@plt+0x15cc>
  404488:	b	404430 <ferror@plt+0x15e0>
  40448c:	mov	x0, x20
  404490:	bl	402900 <fileno@plt>
  404494:	tbnz	w0, #31, 404454 <ferror@plt+0x1604>
  404498:	bl	402740 <dup@plt>
  40449c:	tbnz	w0, #31, 404454 <ferror@plt+0x1604>
  4044a0:	bl	402ac0 <close@plt>
  4044a4:	cbnz	w0, 404454 <ferror@plt+0x1604>
  4044a8:	b	404460 <ferror@plt+0x1610>
  4044ac:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4044b0:	add	x1, x1, #0x270
  4044b4:	mov	w2, #0x5                   	// #5
  4044b8:	mov	x0, xzr
  4044bc:	bl	402d30 <dcgettext@plt>
  4044c0:	b	4044dc <ferror@plt+0x168c>
  4044c4:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4044c8:	add	x1, x1, #0x270
  4044cc:	mov	w2, #0x5                   	// #5
  4044d0:	mov	x0, xzr
  4044d4:	bl	402d30 <dcgettext@plt>
  4044d8:	cbnz	w20, 4044e4 <ferror@plt+0x1694>
  4044dc:	bl	402cd0 <warnx@plt>
  4044e0:	b	4044e8 <ferror@plt+0x1698>
  4044e4:	bl	402b70 <warn@plt>
  4044e8:	mov	w0, #0x1                   	// #1
  4044ec:	bl	4026b0 <_exit@plt>
  4044f0:	stp	x29, x30, [sp, #-96]!
  4044f4:	stp	x28, x27, [sp, #16]
  4044f8:	stp	x26, x25, [sp, #32]
  4044fc:	stp	x24, x23, [sp, #48]
  404500:	stp	x22, x21, [sp, #64]
  404504:	stp	x20, x19, [sp, #80]
  404508:	mov	x29, sp
  40450c:	mov	x19, x2
  404510:	mov	x20, x1
  404514:	bl	402bc0 <utmpxname@plt>
  404518:	tbnz	w0, #31, 40459c <ferror@plt+0x174c>
  40451c:	bl	4027e0 <setutxent@plt>
  404520:	bl	402da0 <__errno_location@plt>
  404524:	mov	x21, x0
  404528:	str	wzr, [x0]
  40452c:	bl	402dd0 <getutxent@plt>
  404530:	cbz	x0, 4045a8 <ferror@plt+0x1758>
  404534:	mov	x23, x0
  404538:	mov	x26, xzr
  40453c:	mov	x22, xzr
  404540:	mov	x27, xzr
  404544:	mov	x25, xzr
  404548:	mov	w28, #0x190                 	// #400
  40454c:	cmp	x25, x27
  404550:	b.ne	404574 <ferror@plt+0x1724>  // b.any
  404554:	add	x27, x27, #0x20
  404558:	mul	x24, x27, x28
  40455c:	mov	x0, x22
  404560:	mov	x1, x24
  404564:	bl	402a60 <realloc@plt>
  404568:	mov	x22, x0
  40456c:	cbz	x24, 404574 <ferror@plt+0x1724>
  404570:	cbz	x22, 4045f8 <ferror@plt+0x17a8>
  404574:	add	x0, x22, x26
  404578:	mov	w2, #0x190                 	// #400
  40457c:	mov	x1, x23
  404580:	add	x25, x25, #0x1
  404584:	bl	4026a0 <memcpy@plt>
  404588:	bl	402dd0 <getutxent@plt>
  40458c:	mov	x23, x0
  404590:	add	x26, x26, #0x190
  404594:	cbnz	x0, 40454c <ferror@plt+0x16fc>
  404598:	b	4045b0 <ferror@plt+0x1760>
  40459c:	bl	402da0 <__errno_location@plt>
  4045a0:	ldr	w8, [x0]
  4045a4:	b	4045c4 <ferror@plt+0x1774>
  4045a8:	mov	x25, xzr
  4045ac:	mov	x22, xzr
  4045b0:	ldr	w8, [x21]
  4045b4:	cbz	w8, 4045cc <ferror@plt+0x177c>
  4045b8:	mov	x0, x22
  4045bc:	bl	402bf0 <free@plt>
  4045c0:	ldr	w8, [x21]
  4045c4:	neg	w0, w8
  4045c8:	b	4045dc <ferror@plt+0x178c>
  4045cc:	bl	402c00 <endutxent@plt>
  4045d0:	mov	w0, wzr
  4045d4:	str	x25, [x20]
  4045d8:	str	x22, [x19]
  4045dc:	ldp	x20, x19, [sp, #80]
  4045e0:	ldp	x22, x21, [sp, #64]
  4045e4:	ldp	x24, x23, [sp, #48]
  4045e8:	ldp	x26, x25, [sp, #32]
  4045ec:	ldp	x28, x27, [sp, #16]
  4045f0:	ldp	x29, x30, [sp], #96
  4045f4:	ret
  4045f8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4045fc:	add	x1, x1, #0x256
  404600:	mov	w0, #0x1                   	// #1
  404604:	mov	x2, x24
  404608:	bl	402e20 <err@plt>
  40460c:	ldr	w8, [x0, #8]
  404610:	ldr	w9, [x1, #8]
  404614:	cmp	w8, w9
  404618:	csetm	w8, cc  // cc = lo, ul, last
  40461c:	csinc	w0, w8, wzr, ls  // ls = plast
  404620:	ret
  404624:	sub	sp, sp, #0xb0
  404628:	stp	x29, x30, [sp, #80]
  40462c:	stp	x28, x27, [sp, #96]
  404630:	stp	x26, x25, [sp, #112]
  404634:	stp	x24, x23, [sp, #128]
  404638:	stp	x22, x21, [sp, #144]
  40463c:	stp	x20, x19, [sp, #160]
  404640:	add	x29, sp, #0x50
  404644:	mov	x20, x1
  404648:	mov	x19, x0
  40464c:	bl	402da0 <__errno_location@plt>
  404650:	mov	x22, x0
  404654:	str	wzr, [x0]
  404658:	cbz	x20, 404668 <ferror@plt+0x1818>
  40465c:	mov	x0, x20
  404660:	bl	4029d0 <getpwnam@plt>
  404664:	b	40466c <ferror@plt+0x181c>
  404668:	bl	402d00 <getpwent@plt>
  40466c:	mov	x20, x0
  404670:	cbz	x0, 404c84 <ferror@plt+0x1e34>
  404674:	ldr	w21, [x20, #16]
  404678:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  40467c:	str	w21, [x19, #40]
  404680:	ldr	w23, [x8, #1292]
  404684:	tbnz	w23, #4, 4046a0 <ferror@plt+0x1850>
  404688:	tbz	w23, #3, 4046e0 <ferror@plt+0x1890>
  40468c:	ldr	w8, [x19, #52]
  404690:	cmp	w21, w8
  404694:	b.cc	4046d0 <ferror@plt+0x1880>  // b.lo, b.ul, b.last
  404698:	ldr	w8, [x19, #56]
  40469c:	b	4046c8 <ferror@plt+0x1878>
  4046a0:	ldr	x1, [x20]
  4046a4:	adrp	x0, 409000 <ferror@plt+0x61b0>
  4046a8:	add	x0, x0, #0xf04
  4046ac:	bl	402b50 <strcmp@plt>
  4046b0:	cbz	w21, 404688 <ferror@plt+0x1838>
  4046b4:	cbz	w0, 404688 <ferror@plt+0x1838>
  4046b8:	ldr	w8, [x19, #44]
  4046bc:	cmp	w21, w8
  4046c0:	b.cc	4046d0 <ferror@plt+0x1880>  // b.lo, b.ul, b.last
  4046c4:	ldr	w8, [x19, #48]
  4046c8:	cmp	w21, w8
  4046cc:	b.ls	4046e0 <ferror@plt+0x1890>  // b.plast
  4046d0:	mov	w8, #0xb                   	// #11
  4046d4:	mov	x21, xzr
  4046d8:	str	w8, [x22]
  4046dc:	b	404c88 <ferror@plt+0x1e38>
  4046e0:	str	wzr, [x22]
  4046e4:	ldr	w0, [x20, #20]
  4046e8:	bl	402dc0 <getgrgid@plt>
  4046ec:	cbz	x0, 404c84 <ferror@plt+0x1e34>
  4046f0:	mov	x26, x0
  4046f4:	mov	w0, #0x1                   	// #1
  4046f8:	mov	w1, #0xc8                  	// #200
  4046fc:	bl	402a30 <calloc@plt>
  404700:	cbz	x0, 404d40 <ferror@plt+0x1ef0>
  404704:	ldr	x8, [x19]
  404708:	mov	x21, x0
  40470c:	cbz	x8, 404748 <ferror@plt+0x18f8>
  404710:	ldr	x23, [x20]
  404714:	cbz	x23, 404748 <ferror@plt+0x18f8>
  404718:	ldr	x22, [x19, #8]
  40471c:	mov	w9, #0x190                 	// #400
  404720:	madd	x8, x22, x9, x8
  404724:	sub	x27, x8, #0x190
  404728:	add	x1, x27, #0x2c
  40472c:	mov	w2, #0x20                  	// #32
  404730:	mov	x0, x23
  404734:	bl	402960 <strncmp@plt>
  404738:	cbz	w0, 40474c <ferror@plt+0x18fc>
  40473c:	sub	x22, x22, #0x1
  404740:	sub	x27, x27, #0x190
  404744:	cbnz	x22, 404728 <ferror@plt+0x18d8>
  404748:	mov	x27, xzr
  40474c:	ldr	x8, [x19, #16]
  404750:	cbz	x8, 40478c <ferror@plt+0x193c>
  404754:	ldr	x23, [x20]
  404758:	cbz	x23, 40478c <ferror@plt+0x193c>
  40475c:	ldr	x22, [x19, #24]
  404760:	mov	w9, #0x190                 	// #400
  404764:	madd	x8, x22, x9, x8
  404768:	sub	x28, x8, #0x190
  40476c:	add	x1, x28, #0x2c
  404770:	mov	w2, #0x20                  	// #32
  404774:	mov	x0, x23
  404778:	bl	402960 <strncmp@plt>
  40477c:	cbz	w0, 404790 <ferror@plt+0x1940>
  404780:	sub	x22, x22, #0x1
  404784:	sub	x28, x28, #0x190
  404788:	cbnz	x22, 40476c <ferror@plt+0x191c>
  40478c:	mov	x28, xzr
  404790:	bl	402a70 <lckpwdf@plt>
  404794:	ldr	x0, [x20]
  404798:	bl	402a20 <getspnam@plt>
  40479c:	mov	x23, x0
  4047a0:	bl	402770 <ulckpwdf@plt>
  4047a4:	adrp	x24, 41b000 <ferror@plt+0x181b0>
  4047a8:	ldr	w8, [x20, #16]
  4047ac:	ldr	x9, [x24, #1280]
  4047b0:	str	w8, [x21, #8]
  4047b4:	cbz	x9, 404c88 <ferror@plt+0x1e38>
  4047b8:	add	x8, x21, #0xc0
  4047bc:	stur	x8, [x29, #-32]
  4047c0:	add	x8, x21, #0x68
  4047c4:	str	x8, [sp, #16]
  4047c8:	add	x8, x21, #0x60
  4047cc:	str	x8, [sp, #8]
  4047d0:	add	x8, x21, #0x50
  4047d4:	str	x8, [sp]
  4047d8:	add	x8, x28, #0x8
  4047dc:	str	x8, [sp, #40]
  4047e0:	add	x8, x27, #0x4c
  4047e4:	str	x8, [sp, #32]
  4047e8:	add	x8, x27, #0x8
  4047ec:	adrp	x25, 41b000 <ferror@plt+0x181b0>
  4047f0:	mov	x22, xzr
  4047f4:	str	x8, [sp, #24]
  4047f8:	add	x8, x21, #0x38
  4047fc:	add	x25, x25, #0x428
  404800:	stp	x23, x8, [x29, #-24]
  404804:	ldr	w8, [x25, x22, lsl #2]
  404808:	cmp	w8, #0x1a
  40480c:	b.hi	404cac <ferror@plt+0x1e5c>  // b.pmore
  404810:	adrp	x11, 408000 <ferror@plt+0x51b0>
  404814:	add	x11, x11, #0x6d6
  404818:	adr	x9, 404828 <ferror@plt+0x19d8>
  40481c:	ldrh	w10, [x11, x8, lsl #1]
  404820:	add	x9, x9, x10, lsl #2
  404824:	br	x9
  404828:	ldur	x8, [x29, #-16]
  40482c:	stur	wzr, [x29, #-8]
  404830:	sub	x3, x29, #0x8
  404834:	mov	x2, xzr
  404838:	stp	xzr, xzr, [x8]
  40483c:	ldr	x0, [x20]
  404840:	ldr	w1, [x20, #20]
  404844:	bl	402c10 <getgrouplist@plt>
  404848:	ldursw	x8, [x29, #-8]
  40484c:	cbz	w8, 404ce8 <ferror@plt+0x1e98>
  404850:	lsl	x25, x8, #2
  404854:	mov	w0, #0x1                   	// #1
  404858:	mov	x1, x25
  40485c:	bl	402a30 <calloc@plt>
  404860:	cbz	x0, 404d04 <ferror@plt+0x1eb4>
  404864:	ldur	x8, [x29, #-16]
  404868:	mov	x2, x0
  40486c:	sub	x3, x29, #0x8
  404870:	str	x0, [x8]
  404874:	ldr	x0, [x20]
  404878:	ldr	w1, [x20, #20]
  40487c:	bl	402c10 <getgrouplist@plt>
  404880:	cmn	w0, #0x1
  404884:	b.eq	404ce8 <ferror@plt+0x1e98>  // b.none
  404888:	ldursw	x8, [x29, #-8]
  40488c:	adrp	x25, 41b000 <ferror@plt+0x181b0>
  404890:	add	x25, x25, #0x428
  404894:	str	x8, [x21, #64]
  404898:	cbz	w8, 404c70 <ferror@plt+0x1e20>
  40489c:	ldur	x9, [x29, #-16]
  4048a0:	ldr	w11, [x20, #20]
  4048a4:	mov	x10, xzr
  4048a8:	ldr	x9, [x9]
  4048ac:	ldr	w12, [x9, x10, lsl #2]
  4048b0:	cmp	w12, w11
  4048b4:	b.eq	4048c4 <ferror@plt+0x1a74>  // b.none
  4048b8:	add	x10, x10, #0x1
  4048bc:	cmp	x10, x8
  4048c0:	b.cc	4048ac <ferror@plt+0x1a5c>  // b.lo, b.ul, b.last
  4048c4:	sub	x8, x8, #0x1
  4048c8:	str	x8, [x21, #64]
  4048cc:	ldr	w8, [x9, x8, lsl #2]
  4048d0:	str	w8, [x9, x10, lsl #2]
  4048d4:	b	404c70 <ferror@plt+0x1e20>
  4048d8:	ldr	x0, [x26]
  4048dc:	cbz	x0, 404cbc <ferror@plt+0x1e6c>
  4048e0:	bl	402a80 <strdup@plt>
  4048e4:	cbz	x0, 404cdc <ferror@plt+0x1e8c>
  4048e8:	str	x0, [x21, #16]
  4048ec:	b	404c70 <ferror@plt+0x1e20>
  4048f0:	ldr	x0, [x20, #32]
  4048f4:	cbz	x0, 404cbc <ferror@plt+0x1e6c>
  4048f8:	bl	402a80 <strdup@plt>
  4048fc:	cbz	x0, 404cdc <ferror@plt+0x1e8c>
  404900:	str	x0, [x21, #160]
  404904:	b	404c70 <ferror@plt+0x1e20>
  404908:	cbz	x27, 404c70 <ferror@plt+0x1e20>
  40490c:	ldr	x1, [x27, #344]
  404910:	ldr	w0, [x19, #80]
  404914:	bl	404d54 <ferror@plt+0x1f04>
  404918:	str	x0, [x21, #120]
  40491c:	b	404c70 <ferror@plt+0x1e20>
  404920:	cbz	x23, 404c70 <ferror@plt+0x1e20>
  404924:	ldr	x2, [x23, #32]
  404928:	cmp	x2, #0x1
  40492c:	b.lt	404c70 <ferror@plt+0x1e20>  // b.tstop
  404930:	ldr	x0, [sp, #16]
  404934:	b	404b90 <ferror@plt+0x1d40>
  404938:	cbz	x23, 404c70 <ferror@plt+0x1e20>
  40493c:	ldr	x8, [x23, #56]
  404940:	tbnz	x8, #63, 404c70 <ferror@plt+0x1e20>
  404944:	ldr	w9, [x19, #80]
  404948:	mov	w10, #0x4                   	// #4
  40494c:	cmp	w9, #0x3
  404950:	csel	w0, w10, w9, eq  // eq = none
  404954:	mov	w9, #0x5180                	// #20864
  404958:	movk	w9, #0x1, lsl #16
  40495c:	mul	x1, x8, x9
  404960:	bl	404d54 <ferror@plt+0x1f04>
  404964:	str	x0, [x21, #88]
  404968:	b	404c70 <ferror@plt+0x1e20>
  40496c:	ldr	w8, [x20, #20]
  404970:	str	w8, [x21, #24]
  404974:	b	404c70 <ferror@plt+0x1e20>
  404978:	cbz	x23, 404c10 <ferror@plt+0x1dc0>
  40497c:	ldr	x8, [x23, #8]
  404980:	ldrb	w9, [x8]
  404984:	cmp	w9, #0x2a
  404988:	b.eq	404994 <ferror@plt+0x1b44>  // b.none
  40498c:	cmp	w9, #0x21
  404990:	b.ne	404c70 <ferror@plt+0x1e20>  // b.any
  404994:	add	x0, x8, #0x1
  404998:	bl	404e74 <ferror@plt+0x2024>
  40499c:	cbnz	w0, 404c70 <ferror@plt+0x1e20>
  4049a0:	mov	w8, #0x1                   	// #1
  4049a4:	b	404c14 <ferror@plt+0x1dc4>
  4049a8:	ldr	w8, [x20, #16]
  4049ac:	str	w8, [x21, #8]
  4049b0:	b	404c70 <ferror@plt+0x1e20>
  4049b4:	ldr	x0, [x20, #24]
  4049b8:	cbz	x0, 404cbc <ferror@plt+0x1e6c>
  4049bc:	bl	402a80 <strdup@plt>
  4049c0:	cbz	x0, 404cdc <ferror@plt+0x1e8c>
  4049c4:	str	x0, [x21, #32]
  4049c8:	b	404c70 <ferror@plt+0x1e20>
  4049cc:	cbz	x23, 404c1c <ferror@plt+0x1dcc>
  4049d0:	ldr	x8, [x23, #8]
  4049d4:	ldrb	w9, [x8]
  4049d8:	cmp	w9, #0x21
  4049dc:	b.ne	404c70 <ferror@plt+0x1e20>  // b.any
  4049e0:	add	x0, x8, #0x1
  4049e4:	bl	404e74 <ferror@plt+0x2024>
  4049e8:	cbz	w0, 404c70 <ferror@plt+0x1e20>
  4049ec:	mov	w8, #0x1                   	// #1
  4049f0:	b	404c20 <ferror@plt+0x1dd0>
  4049f4:	cbz	x27, 404c70 <ferror@plt+0x1e20>
  4049f8:	mov	w0, #0x101                 	// #257
  4049fc:	bl	402940 <malloc@plt>
  404a00:	cbz	x0, 404d18 <ferror@plt+0x1ec8>
  404a04:	ldr	x1, [sp, #32]
  404a08:	mov	w2, #0x100                 	// #256
  404a0c:	mov	x25, x0
  404a10:	str	x0, [x21, #136]
  404a14:	bl	4026a0 <memcpy@plt>
  404a18:	strb	wzr, [x25, #256]
  404a1c:	b	404c04 <ferror@plt+0x1db4>
  404a20:	ldr	x0, [x20]
  404a24:	cbz	x0, 404cbc <ferror@plt+0x1e6c>
  404a28:	bl	402a80 <strdup@plt>
  404a2c:	cbz	x0, 404cdc <ferror@plt+0x1e8c>
  404a30:	str	x0, [x21]
  404a34:	b	404c70 <ferror@plt+0x1e20>
  404a38:	mov	x0, x20
  404a3c:	mov	w1, wzr
  404a40:	bl	405a38 <ferror@plt+0x2be8>
  404a44:	cmn	w0, #0x1
  404a48:	mov	w8, #0x2                   	// #2
  404a4c:	csel	w8, w8, w0, eq  // eq = none
  404a50:	str	w8, [x21, #184]
  404a54:	b	404c70 <ferror@plt+0x1e20>
  404a58:	cbz	x23, 404c70 <ferror@plt+0x1e20>
  404a5c:	ldr	x2, [x23, #40]
  404a60:	tbnz	x2, #63, 404c70 <ferror@plt+0x1e20>
  404a64:	ldr	x0, [sp]
  404a68:	b	404b90 <ferror@plt+0x1d40>
  404a6c:	cbz	x28, 404c70 <ferror@plt+0x1e20>
  404a70:	ldr	x1, [x28, #344]
  404a74:	ldr	w0, [x19, #80]
  404a78:	bl	404d54 <ferror@plt+0x1f04>
  404a7c:	str	x0, [x21, #144]
  404a80:	b	404c70 <ferror@plt+0x1e20>
  404a84:	ldr	x0, [x20, #40]
  404a88:	cbz	x0, 404cbc <ferror@plt+0x1e6c>
  404a8c:	bl	402a80 <strdup@plt>
  404a90:	cbz	x0, 404cdc <ferror@plt+0x1e8c>
  404a94:	str	x0, [x21, #168]
  404a98:	b	404c70 <ferror@plt+0x1e20>
  404a9c:	ldr	x0, [x20, #40]
  404aa0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404aa4:	add	x1, x1, #0xf36
  404aa8:	bl	402d20 <strstr@plt>
  404aac:	cbz	x0, 404c28 <ferror@plt+0x1dd8>
  404ab0:	mov	w8, #0x1                   	// #1
  404ab4:	str	w8, [x21, #44]
  404ab8:	b	404c70 <ferror@plt+0x1e20>
  404abc:	cbz	x23, 404c60 <ferror@plt+0x1e10>
  404ac0:	ldr	x8, [x23, #8]
  404ac4:	ldrb	w8, [x8]
  404ac8:	cbnz	w8, 404c70 <ferror@plt+0x1e20>
  404acc:	mov	w8, #0x1                   	// #1
  404ad0:	b	404c64 <ferror@plt+0x1e14>
  404ad4:	cbz	x23, 404c6c <ferror@plt+0x1e1c>
  404ad8:	ldr	x0, [x23, #8]
  404adc:	ldrb	w8, [x0]
  404ae0:	cmp	w8, #0x2a
  404ae4:	b.eq	404af0 <ferror@plt+0x1ca0>  // b.none
  404ae8:	cmp	w8, #0x21
  404aec:	b.ne	404af4 <ferror@plt+0x1ca4>  // b.any
  404af0:	add	x0, x0, #0x1
  404af4:	mov	x1, xzr
  404af8:	mov	x2, xzr
  404afc:	bl	404f78 <ferror@plt+0x2128>
  404b00:	str	x0, [x21, #112]
  404b04:	b	404c70 <ferror@plt+0x1e20>
  404b08:	cbz	x23, 404c70 <ferror@plt+0x1e20>
  404b0c:	ldr	w8, [x19, #80]
  404b10:	ldr	x9, [x23, #16]
  404b14:	mov	w10, #0x4                   	// #4
  404b18:	cmp	w8, #0x3
  404b1c:	csel	w0, w10, w8, eq  // eq = none
  404b20:	mov	w8, #0x5180                	// #20864
  404b24:	movk	w8, #0x1, lsl #16
  404b28:	mul	x1, x9, x8
  404b2c:	bl	404d54 <ferror@plt+0x1f04>
  404b30:	str	x0, [x21, #72]
  404b34:	b	404c70 <ferror@plt+0x1e20>
  404b38:	cbz	x28, 404c70 <ferror@plt+0x1e20>
  404b3c:	mov	w0, #0x21                  	// #33
  404b40:	bl	402940 <malloc@plt>
  404b44:	cbz	x0, 404d2c <ferror@plt+0x1edc>
  404b48:	ldr	x8, [sp, #40]
  404b4c:	str	x0, [x21, #152]
  404b50:	b	404b6c <ferror@plt+0x1d1c>
  404b54:	cbz	x27, 404c70 <ferror@plt+0x1e20>
  404b58:	mov	w0, #0x21                  	// #33
  404b5c:	bl	402940 <malloc@plt>
  404b60:	cbz	x0, 404d2c <ferror@plt+0x1edc>
  404b64:	ldr	x8, [sp, #24]
  404b68:	str	x0, [x21, #128]
  404b6c:	ldp	q1, q0, [x8]
  404b70:	strb	wzr, [x0, #32]
  404b74:	stp	q1, q0, [x0]
  404b78:	b	404c70 <ferror@plt+0x1e20>
  404b7c:	cbz	x23, 404c70 <ferror@plt+0x1e20>
  404b80:	ldr	x2, [x23, #24]
  404b84:	cmp	x2, #0x1
  404b88:	b.lt	404c70 <ferror@plt+0x1e20>  // b.tstop
  404b8c:	ldr	x0, [sp, #8]
  404b90:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404b94:	add	x1, x1, #0xf4f
  404b98:	bl	405058 <ferror@plt+0x2208>
  404b9c:	b	404c70 <ferror@plt+0x1e20>
  404ba0:	mov	x23, x19
  404ba4:	mov	x19, x24
  404ba8:	mov	x24, x26
  404bac:	ldr	w26, [x20, #16]
  404bb0:	bl	4082b4 <ferror@plt+0x5464>
  404bb4:	mov	w1, w26
  404bb8:	mov	x25, x0
  404bbc:	bl	408354 <ferror@plt+0x5504>
  404bc0:	mov	w26, #0xffffffff            	// #-1
  404bc4:	sub	x1, x29, #0x4
  404bc8:	mov	x0, x25
  404bcc:	bl	408368 <ferror@plt+0x5518>
  404bd0:	add	w26, w26, #0x1
  404bd4:	cbz	w0, 404bc4 <ferror@plt+0x1d74>
  404bd8:	mov	x0, x25
  404bdc:	bl	408304 <ferror@plt+0x54b4>
  404be0:	ldur	x0, [x29, #-32]
  404be4:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  404be8:	add	x1, x1, #0x281
  404bec:	mov	w2, w26
  404bf0:	bl	405058 <ferror@plt+0x2208>
  404bf4:	mov	x26, x24
  404bf8:	mov	x24, x19
  404bfc:	mov	x19, x23
  404c00:	ldur	x23, [x29, #-24]
  404c04:	adrp	x25, 41b000 <ferror@plt+0x181b0>
  404c08:	add	x25, x25, #0x428
  404c0c:	b	404c70 <ferror@plt+0x1e20>
  404c10:	mov	w8, #0x2                   	// #2
  404c14:	str	w8, [x21, #52]
  404c18:	b	404c70 <ferror@plt+0x1e20>
  404c1c:	mov	w8, #0x2                   	// #2
  404c20:	str	w8, [x21, #48]
  404c24:	b	404c70 <ferror@plt+0x1e20>
  404c28:	ldr	w8, [x20, #16]
  404c2c:	cbz	w8, 404c70 <ferror@plt+0x1e20>
  404c30:	adrp	x0, 409000 <ferror@plt+0x61b0>
  404c34:	add	x0, x0, #0xf31
  404c38:	mov	w1, wzr
  404c3c:	bl	402b10 <access@plt>
  404c40:	cbz	w0, 404ab0 <ferror@plt+0x1c60>
  404c44:	adrp	x0, 409000 <ferror@plt+0x61b0>
  404c48:	add	x0, x0, #0xf3e
  404c4c:	mov	w1, wzr
  404c50:	bl	402b10 <access@plt>
  404c54:	cmp	w0, #0x0
  404c58:	cset	w8, eq  // eq = none
  404c5c:	b	404ab4 <ferror@plt+0x1c64>
  404c60:	mov	w8, #0x2                   	// #2
  404c64:	str	w8, [x21, #40]
  404c68:	b	404c70 <ferror@plt+0x1e20>
  404c6c:	str	xzr, [x21, #112]
  404c70:	ldr	x8, [x24, #1280]
  404c74:	add	x22, x22, #0x1
  404c78:	cmp	x22, x8
  404c7c:	b.cc	404804 <ferror@plt+0x19b4>  // b.lo, b.ul, b.last
  404c80:	b	404c88 <ferror@plt+0x1e38>
  404c84:	mov	x21, xzr
  404c88:	mov	x0, x21
  404c8c:	ldp	x20, x19, [sp, #160]
  404c90:	ldp	x22, x21, [sp, #144]
  404c94:	ldp	x24, x23, [sp, #128]
  404c98:	ldp	x26, x25, [sp, #112]
  404c9c:	ldp	x28, x27, [sp, #96]
  404ca0:	ldp	x29, x30, [sp, #80]
  404ca4:	add	sp, sp, #0xb0
  404ca8:	ret
  404cac:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404cb0:	add	x1, x1, #0xf53
  404cb4:	mov	w0, #0x1                   	// #1
  404cb8:	bl	402e20 <err@plt>
  404cbc:	adrp	x0, 409000 <ferror@plt+0x61b0>
  404cc0:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404cc4:	adrp	x3, 409000 <ferror@plt+0x61b0>
  404cc8:	add	x0, x0, #0xea7
  404ccc:	add	x1, x1, #0xeab
  404cd0:	add	x3, x3, #0xebe
  404cd4:	mov	w2, #0x4a                  	// #74
  404cd8:	bl	402d90 <__assert_fail@plt>
  404cdc:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404ce0:	add	x1, x1, #0xeda
  404ce4:	b	404cb4 <ferror@plt+0x1e64>
  404ce8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404cec:	add	x1, x1, #0xf0e
  404cf0:	mov	w2, #0x5                   	// #5
  404cf4:	mov	x0, xzr
  404cf8:	bl	402d30 <dcgettext@plt>
  404cfc:	mov	x1, x0
  404d00:	b	404cb4 <ferror@plt+0x1e64>
  404d04:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404d08:	add	x1, x1, #0x256
  404d0c:	mov	w0, #0x1                   	// #1
  404d10:	mov	x2, x25
  404d14:	bl	402e20 <err@plt>
  404d18:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404d1c:	add	x1, x1, #0x256
  404d20:	mov	w0, #0x1                   	// #1
  404d24:	mov	w2, #0x101                 	// #257
  404d28:	bl	402e20 <err@plt>
  404d2c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404d30:	add	x1, x1, #0x256
  404d34:	mov	w0, #0x1                   	// #1
  404d38:	mov	w2, #0x21                  	// #33
  404d3c:	bl	402e20 <err@plt>
  404d40:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404d44:	add	x1, x1, #0x256
  404d48:	mov	w0, #0x1                   	// #1
  404d4c:	mov	w2, #0xc8                  	// #200
  404d50:	bl	402e20 <err@plt>
  404d54:	sub	sp, sp, #0xa0
  404d58:	sub	w8, w0, #0x1
  404d5c:	stp	x29, x30, [sp, #128]
  404d60:	add	x29, sp, #0x80
  404d64:	movi	v0.2d, #0x0
  404d68:	cmp	w8, #0x3
  404d6c:	str	x19, [sp, #144]
  404d70:	str	x1, [x29, #24]
  404d74:	stp	q0, q0, [sp, #96]
  404d78:	stp	q0, q0, [sp, #64]
  404d7c:	b.hi	404e38 <ferror@plt+0x1fe8>  // b.pmore
  404d80:	adrp	x9, 408000 <ferror@plt+0x51b0>
  404d84:	add	x9, x9, #0x70c
  404d88:	adr	x10, 404d98 <ferror@plt+0x1f48>
  404d8c:	ldrb	w11, [x9, x8]
  404d90:	add	x10, x10, x11, lsl #2
  404d94:	br	x10
  404d98:	adrp	x1, 41b000 <ferror@plt+0x181b0>
  404d9c:	add	x1, x1, #0x518
  404da0:	add	x0, x29, #0x18
  404da4:	add	x3, sp, #0x40
  404da8:	mov	w2, #0x2                   	// #2
  404dac:	mov	w4, #0x40                  	// #64
  404db0:	bl	407eac <ferror@plt+0x505c>
  404db4:	b	404ddc <ferror@plt+0x1f8c>
  404db8:	add	x0, x29, #0x18
  404dbc:	add	x2, sp, #0x40
  404dc0:	mov	w1, #0x27                  	// #39
  404dc4:	b	404dd4 <ferror@plt+0x1f84>
  404dc8:	add	x0, x29, #0x18
  404dcc:	add	x2, sp, #0x40
  404dd0:	mov	w1, #0x1                   	// #1
  404dd4:	mov	w3, #0x40                  	// #64
  404dd8:	bl	407e18 <ferror@plt+0x4fc8>
  404ddc:	cbnz	w0, 404e54 <ferror@plt+0x2004>
  404de0:	add	x0, sp, #0x40
  404de4:	bl	402a80 <strdup@plt>
  404de8:	cbz	x0, 404e44 <ferror@plt+0x1ff4>
  404dec:	ldr	x19, [sp, #144]
  404df0:	ldp	x29, x30, [sp, #128]
  404df4:	add	sp, sp, #0xa0
  404df8:	ret
  404dfc:	add	x0, x29, #0x18
  404e00:	add	x1, sp, #0x8
  404e04:	bl	402800 <localtime_r@plt>
  404e08:	add	x0, sp, #0x8
  404e0c:	add	x1, sp, #0x40
  404e10:	add	x19, sp, #0x40
  404e14:	bl	402de0 <asctime_r@plt>
  404e18:	add	x0, sp, #0x40
  404e1c:	bl	4026f0 <strlen@plt>
  404e20:	add	x8, x19, x0
  404e24:	ldurb	w9, [x8, #-1]
  404e28:	cmp	w9, #0xa
  404e2c:	b.ne	404de0 <ferror@plt+0x1f90>  // b.any
  404e30:	sturb	wzr, [x8, #-1]
  404e34:	b	404de0 <ferror@plt+0x1f90>
  404e38:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404e3c:	add	x1, x1, #0xf68
  404e40:	b	404e5c <ferror@plt+0x200c>
  404e44:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404e48:	add	x1, x1, #0xeda
  404e4c:	mov	w0, #0x1                   	// #1
  404e50:	bl	402e20 <err@plt>
  404e54:	adrp	x1, 409000 <ferror@plt+0x61b0>
  404e58:	add	x1, x1, #0xf7e
  404e5c:	mov	w2, #0x5                   	// #5
  404e60:	mov	x0, xzr
  404e64:	bl	402d30 <dcgettext@plt>
  404e68:	mov	x1, x0
  404e6c:	mov	w0, #0x1                   	// #1
  404e70:	bl	402d50 <errx@plt>
  404e74:	sub	sp, sp, #0x30
  404e78:	stp	x29, x30, [sp, #16]
  404e7c:	stp	x20, x19, [sp, #32]
  404e80:	add	x29, sp, #0x10
  404e84:	str	x0, [sp, #8]
  404e88:	str	wzr, [sp, #4]
  404e8c:	cbz	x0, 404f68 <ferror@plt+0x2118>
  404e90:	ldrb	w8, [x0]
  404e94:	cbz	w8, 404f64 <ferror@plt+0x2114>
  404e98:	add	x1, sp, #0x8
  404e9c:	add	x2, sp, #0x4
  404ea0:	bl	404f78 <ferror@plt+0x2128>
  404ea4:	cbz	x0, 404f68 <ferror@plt+0x2118>
  404ea8:	ldr	x8, [sp, #8]
  404eac:	cbz	x8, 404f64 <ferror@plt+0x2114>
  404eb0:	ldrb	w20, [x8]
  404eb4:	cbz	w20, 404f64 <ferror@plt+0x2114>
  404eb8:	add	x19, x8, #0x2
  404ebc:	ands	w8, w20, #0xff
  404ec0:	b.eq	404f64 <ferror@plt+0x2114>  // b.none
  404ec4:	cmp	w8, #0x24
  404ec8:	b.eq	404f00 <ferror@plt+0x20b0>  // b.none
  404ecc:	bl	402b80 <__ctype_b_loc@plt>
  404ed0:	and	w8, w20, #0xfe
  404ed4:	cmp	w8, #0x2e
  404ed8:	b.eq	404eec <ferror@plt+0x209c>  // b.none
  404edc:	ldr	x8, [x0]
  404ee0:	and	x9, x20, #0xff
  404ee4:	ldrh	w8, [x8, x9, lsl #1]
  404ee8:	tbz	w8, #3, 404f64 <ferror@plt+0x2114>
  404eec:	sub	x8, x19, #0x1
  404ef0:	str	x8, [sp, #8]
  404ef4:	ldurb	w20, [x19, #-1]
  404ef8:	add	x19, x19, #0x1
  404efc:	b	404ebc <ferror@plt+0x206c>
  404f00:	sub	x8, x19, #0x1
  404f04:	str	x8, [sp, #8]
  404f08:	ldurb	w20, [x19, #-1]
  404f0c:	cbz	w20, 404f64 <ferror@plt+0x2114>
  404f10:	bl	402b80 <__ctype_b_loc@plt>
  404f14:	mov	x8, xzr
  404f18:	and	w9, w20, #0xfe
  404f1c:	cmp	w9, #0x2e
  404f20:	b.eq	404f34 <ferror@plt+0x20e4>  // b.none
  404f24:	ldr	x9, [x0]
  404f28:	and	x10, x20, #0xff
  404f2c:	ldrh	w9, [x9, x10, lsl #1]
  404f30:	tbz	w9, #3, 404f64 <ferror@plt+0x2114>
  404f34:	add	x9, x19, x8
  404f38:	str	x9, [sp, #8]
  404f3c:	ldrb	w20, [x19, x8]
  404f40:	add	x8, x8, #0x1
  404f44:	cbnz	w20, 404f18 <ferror@plt+0x20c8>
  404f48:	ldr	w9, [sp, #4]
  404f4c:	cmp	w9, #0x0
  404f50:	cset	w10, eq  // eq = none
  404f54:	cmp	w9, w8
  404f58:	cset	w8, eq  // eq = none
  404f5c:	orr	w0, w10, w8
  404f60:	b	404f68 <ferror@plt+0x2118>
  404f64:	mov	w0, wzr
  404f68:	ldp	x20, x19, [sp, #32]
  404f6c:	ldp	x29, x30, [sp, #16]
  404f70:	add	sp, sp, #0x30
  404f74:	ret
  404f78:	cbz	x0, 40504c <ferror@plt+0x21fc>
  404f7c:	mov	x9, x0
  404f80:	ldrb	w10, [x9], #1
  404f84:	mov	x8, x0
  404f88:	cmp	w10, #0x24
  404f8c:	b.ne	405050 <ferror@plt+0x2200>  // b.any
  404f90:	cbz	x2, 404f98 <ferror@plt+0x2148>
  404f94:	str	wzr, [x2]
  404f98:	ldrsb	w10, [x9]
  404f9c:	mov	x0, xzr
  404fa0:	sub	w10, w10, #0x31
  404fa4:	cmp	w10, #0x5
  404fa8:	b.hi	40504c <ferror@plt+0x21fc>  // b.pmore
  404fac:	adrp	x11, 408000 <ferror@plt+0x51b0>
  404fb0:	add	x11, x11, #0x710
  404fb4:	adr	x12, 404fc4 <ferror@plt+0x2174>
  404fb8:	ldrb	w13, [x11, x10]
  404fbc:	add	x12, x12, x13, lsl #2
  404fc0:	br	x12
  404fc4:	cbz	x2, 404fd0 <ferror@plt+0x2180>
  404fc8:	mov	w8, #0x16                  	// #22
  404fcc:	str	w8, [x2]
  404fd0:	adrp	x0, 409000 <ferror@plt+0x61b0>
  404fd4:	add	x0, x0, #0xf9c
  404fd8:	b	405034 <ferror@plt+0x21e4>
  404fdc:	ldrb	w10, [x8, #2]!
  404fe0:	cmp	w10, #0x79
  404fe4:	mov	x9, x8
  404fe8:	b.eq	404ff4 <ferror@plt+0x21a4>  // b.none
  404fec:	cmp	w10, #0x61
  404ff0:	b.ne	405030 <ferror@plt+0x21e0>  // b.any
  404ff4:	adrp	x0, 409000 <ferror@plt+0x61b0>
  404ff8:	add	x0, x0, #0xfa0
  404ffc:	b	405034 <ferror@plt+0x21e4>
  405000:	cbz	x2, 40500c <ferror@plt+0x21bc>
  405004:	mov	w8, #0x2b                  	// #43
  405008:	str	w8, [x2]
  40500c:	adrp	x0, 409000 <ferror@plt+0x61b0>
  405010:	add	x0, x0, #0xfa9
  405014:	b	405034 <ferror@plt+0x21e4>
  405018:	cbz	x2, 405024 <ferror@plt+0x21d4>
  40501c:	mov	w8, #0x56                  	// #86
  405020:	str	w8, [x2]
  405024:	adrp	x0, 409000 <ferror@plt+0x61b0>
  405028:	add	x0, x0, #0xfb1
  40502c:	b	405034 <ferror@plt+0x21e4>
  405030:	mov	x0, xzr
  405034:	ldrb	w8, [x9, #1]
  405038:	cmp	w8, #0x24
  40503c:	b.ne	405050 <ferror@plt+0x2200>  // b.any
  405040:	cbz	x1, 40504c <ferror@plt+0x21fc>
  405044:	add	x8, x9, #0x2
  405048:	str	x8, [x1]
  40504c:	ret
  405050:	mov	x0, xzr
  405054:	ret
  405058:	sub	sp, sp, #0x100
  40505c:	stp	x29, x30, [sp, #240]
  405060:	add	x29, sp, #0xf0
  405064:	mov	x8, #0xffffffffffffffd0    	// #-48
  405068:	mov	x9, sp
  40506c:	sub	x10, x29, #0x70
  405070:	movk	x8, #0xff80, lsl #32
  405074:	add	x11, x29, #0x10
  405078:	add	x9, x9, #0x80
  40507c:	add	x10, x10, #0x30
  405080:	stp	x9, x8, [x29, #-16]
  405084:	stp	x11, x10, [x29, #-32]
  405088:	stp	x2, x3, [x29, #-112]
  40508c:	stp	x4, x5, [x29, #-96]
  405090:	stp	x6, x7, [x29, #-80]
  405094:	stp	q1, q2, [sp, #16]
  405098:	str	q0, [sp]
  40509c:	ldp	q0, q1, [x29, #-32]
  4050a0:	sub	x2, x29, #0x40
  4050a4:	stp	q3, q4, [sp, #48]
  4050a8:	stp	q5, q6, [sp, #80]
  4050ac:	str	q7, [sp, #112]
  4050b0:	stp	q0, q1, [x29, #-64]
  4050b4:	bl	402c40 <vasprintf@plt>
  4050b8:	tbnz	w0, #31, 4050c8 <ferror@plt+0x2278>
  4050bc:	ldp	x29, x30, [sp, #240]
  4050c0:	add	sp, sp, #0x100
  4050c4:	ret
  4050c8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4050cc:	add	x1, x1, #0xfb9
  4050d0:	mov	w0, #0x1                   	// #1
  4050d4:	bl	402e20 <err@plt>
  4050d8:	sub	sp, sp, #0x50
  4050dc:	tst	w1, #0xfffffffd
  4050e0:	stp	x29, x30, [sp, #16]
  4050e4:	stp	x24, x23, [sp, #32]
  4050e8:	stp	x22, x21, [sp, #48]
  4050ec:	stp	x20, x19, [sp, #64]
  4050f0:	add	x29, sp, #0x10
  4050f4:	b.eq	4052b8 <ferror@plt+0x2468>  // b.none
  4050f8:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4050fc:	ldr	x21, [x0]
  405100:	ldr	x0, [x8, #1296]
  405104:	mov	x1, xzr
  405108:	bl	402a90 <scols_table_new_line@plt>
  40510c:	cbz	x0, 4052fc <ferror@plt+0x24ac>
  405110:	adrp	x22, 41b000 <ferror@plt+0x181b0>
  405114:	ldr	x8, [x22, #1280]
  405118:	cbz	x8, 4052b8 <ferror@plt+0x2468>
  40511c:	adrp	x23, 41b000 <ferror@plt+0x181b0>
  405120:	adrp	x24, 408000 <ferror@plt+0x51b0>
  405124:	mov	x19, x0
  405128:	mov	x20, xzr
  40512c:	add	x23, x23, #0x428
  405130:	add	x24, x24, #0x716
  405134:	ldr	w9, [x23, x20, lsl #2]
  405138:	cmp	w9, #0x1a
  40513c:	b.hi	4052d0 <ferror@plt+0x2480>  // b.pmore
  405140:	adr	x10, 405150 <ferror@plt+0x2300>
  405144:	ldrb	w11, [x24, x9]
  405148:	add	x10, x10, x11, lsl #2
  40514c:	br	x10
  405150:	ldr	x2, [x21]
  405154:	b	40526c <ferror@plt+0x241c>
  405158:	ldr	x2, [x21, #128]
  40515c:	b	40526c <ferror@plt+0x241c>
  405160:	ldp	x0, x1, [x21, #56]
  405164:	mov	w2, wzr
  405168:	b	40520c <ferror@plt+0x23bc>
  40516c:	ldr	x2, [x21, #16]
  405170:	b	40526c <ferror@plt+0x241c>
  405174:	ldr	x2, [x21, #160]
  405178:	b	40526c <ferror@plt+0x241c>
  40517c:	ldr	w2, [x21, #24]
  405180:	b	4051a8 <ferror@plt+0x2358>
  405184:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  405188:	ldr	w8, [x8, #1288]
  40518c:	ldrsw	x9, [x21, #52]
  405190:	b	405250 <ferror@plt+0x2400>
  405194:	ldr	x2, [x21, #104]
  405198:	b	40526c <ferror@plt+0x241c>
  40519c:	ldr	x2, [x21, #88]
  4051a0:	b	40526c <ferror@plt+0x241c>
  4051a4:	ldr	w2, [x21, #8]
  4051a8:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4051ac:	add	x1, x1, #0x48
  4051b0:	add	x0, sp, #0x8
  4051b4:	str	xzr, [sp, #8]
  4051b8:	bl	405058 <ferror@plt+0x2208>
  4051bc:	ldr	x2, [sp, #8]
  4051c0:	b	405214 <ferror@plt+0x23c4>
  4051c4:	ldr	x2, [x21, #120]
  4051c8:	b	40526c <ferror@plt+0x241c>
  4051cc:	ldr	x2, [x21, #32]
  4051d0:	b	40526c <ferror@plt+0x241c>
  4051d4:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4051d8:	ldr	w8, [x8, #1288]
  4051dc:	ldrsw	x9, [x21, #48]
  4051e0:	b	405250 <ferror@plt+0x2400>
  4051e4:	ldr	x2, [x21, #136]
  4051e8:	b	40526c <ferror@plt+0x241c>
  4051ec:	ldr	x2, [x21, #168]
  4051f0:	b	40526c <ferror@plt+0x241c>
  4051f4:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4051f8:	ldr	w8, [x8, #1288]
  4051fc:	ldrsw	x9, [x21, #184]
  405200:	b	405250 <ferror@plt+0x2400>
  405204:	ldp	x0, x1, [x21, #56]
  405208:	mov	w2, #0x1                   	// #1
  40520c:	bl	40530c <ferror@plt+0x24bc>
  405210:	mov	x2, x0
  405214:	mov	x0, x19
  405218:	mov	x1, x20
  40521c:	bl	402750 <scols_line_refer_data@plt>
  405220:	b	405278 <ferror@plt+0x2428>
  405224:	ldr	x2, [x21, #80]
  405228:	b	40526c <ferror@plt+0x241c>
  40522c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  405230:	ldr	w8, [x8, #1288]
  405234:	ldrsw	x9, [x21, #44]
  405238:	b	405250 <ferror@plt+0x2400>
  40523c:	ldr	x2, [x21, #144]
  405240:	b	40526c <ferror@plt+0x241c>
  405244:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  405248:	ldr	w8, [x8, #1288]
  40524c:	ldrsw	x9, [x21, #40]
  405250:	adrp	x10, 409000 <ferror@plt+0x61b0>
  405254:	adrp	x11, 409000 <ferror@plt+0x61b0>
  405258:	add	x10, x10, #0x80
  40525c:	add	x11, x11, #0x68
  405260:	cmp	w8, #0x6
  405264:	csel	x8, x11, x10, eq  // eq = none
  405268:	ldr	x2, [x8, x9, lsl #3]
  40526c:	mov	x0, x19
  405270:	mov	x1, x20
  405274:	bl	402720 <scols_line_set_data@plt>
  405278:	cbnz	w0, 4052dc <ferror@plt+0x248c>
  40527c:	ldr	x8, [x22, #1280]
  405280:	add	x20, x20, #0x1
  405284:	cmp	x20, x8
  405288:	b.cc	405134 <ferror@plt+0x22e4>  // b.lo, b.ul, b.last
  40528c:	b	4052b8 <ferror@plt+0x2468>
  405290:	ldr	x2, [x21, #112]
  405294:	b	40526c <ferror@plt+0x241c>
  405298:	ldr	x2, [x21, #72]
  40529c:	b	40526c <ferror@plt+0x241c>
  4052a0:	ldr	x2, [x21, #152]
  4052a4:	b	40526c <ferror@plt+0x241c>
  4052a8:	ldr	x2, [x21, #96]
  4052ac:	b	40526c <ferror@plt+0x241c>
  4052b0:	ldr	x2, [x21, #192]
  4052b4:	b	40526c <ferror@plt+0x241c>
  4052b8:	ldp	x20, x19, [sp, #64]
  4052bc:	ldp	x22, x21, [sp, #48]
  4052c0:	ldp	x24, x23, [sp, #32]
  4052c4:	ldp	x29, x30, [sp, #16]
  4052c8:	add	sp, sp, #0x50
  4052cc:	ret
  4052d0:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4052d4:	add	x1, x1, #0xf
  4052d8:	b	4052e4 <ferror@plt+0x2494>
  4052dc:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4052e0:	add	x1, x1, #0x2e
  4052e4:	mov	w2, #0x5                   	// #5
  4052e8:	mov	x0, xzr
  4052ec:	bl	402d30 <dcgettext@plt>
  4052f0:	mov	x1, x0
  4052f4:	mov	w0, #0x1                   	// #1
  4052f8:	bl	402e20 <err@plt>
  4052fc:	adrp	x1, 409000 <ferror@plt+0x61b0>
  405300:	add	x1, x1, #0xff0
  405304:	mov	w2, #0x5                   	// #5
  405308:	b	4052ec <ferror@plt+0x249c>
  40530c:	stp	x29, x30, [sp, #-96]!
  405310:	stp	x28, x27, [sp, #16]
  405314:	stp	x26, x25, [sp, #32]
  405318:	stp	x24, x23, [sp, #48]
  40531c:	stp	x22, x21, [sp, #64]
  405320:	stp	x20, x19, [sp, #80]
  405324:	mov	x29, sp
  405328:	cbz	x1, 405418 <ferror@plt+0x25c8>
  40532c:	add	x8, x1, x1, lsl #2
  405330:	lsl	x24, x8, #1
  405334:	mov	x21, x0
  405338:	mov	x0, x24
  40533c:	mov	w19, w2
  405340:	mov	x20, x1
  405344:	bl	402940 <malloc@plt>
  405348:	mov	x22, x0
  40534c:	cbz	x24, 405354 <ferror@plt+0x2504>
  405350:	cbz	x22, 405450 <ferror@plt+0x2600>
  405354:	adrp	x26, 40a000 <ferror@plt+0x71b0>
  405358:	adrp	x27, 40a000 <ferror@plt+0x71b0>
  40535c:	mov	x28, xzr
  405360:	add	x26, x26, #0x52
  405364:	add	x27, x27, #0x56
  405368:	mov	x23, x22
  40536c:	mov	x25, x24
  405370:	ldr	w3, [x21, x28, lsl #2]
  405374:	cbz	w19, 4053a0 <ferror@plt+0x2550>
  405378:	mov	w0, w3
  40537c:	bl	402dc0 <getgrgid@plt>
  405380:	cbz	x0, 405410 <ferror@plt+0x25c0>
  405384:	ldr	x3, [x0]
  405388:	mov	x0, x22
  40538c:	mov	x1, x24
  405390:	mov	x2, x27
  405394:	bl	4028e0 <snprintf@plt>
  405398:	tbz	w0, #31, 4053b4 <ferror@plt+0x2564>
  40539c:	b	4053c0 <ferror@plt+0x2570>
  4053a0:	mov	x0, x22
  4053a4:	mov	x1, x24
  4053a8:	mov	x2, x26
  4053ac:	bl	4028e0 <snprintf@plt>
  4053b0:	tbnz	w0, #31, 4053c0 <ferror@plt+0x2570>
  4053b4:	mov	w8, w0
  4053b8:	cmp	x24, x8
  4053bc:	b.hi	4053ec <ferror@plt+0x259c>  // b.pmore
  4053c0:	lsl	x25, x25, #1
  4053c4:	mov	x0, x23
  4053c8:	mov	x1, x25
  4053cc:	bl	402a60 <realloc@plt>
  4053d0:	cbz	x25, 4053d8 <ferror@plt+0x2588>
  4053d4:	cbz	x0, 40543c <ferror@plt+0x25ec>
  4053d8:	sub	x8, x22, x23
  4053dc:	add	x22, x0, x8
  4053e0:	sub	x24, x25, x8
  4053e4:	mov	x23, x0
  4053e8:	b	405370 <ferror@plt+0x2520>
  4053ec:	add	x28, x28, #0x1
  4053f0:	sub	x24, x24, w0, uxtw
  4053f4:	cmp	x28, x20
  4053f8:	add	x22, x22, w0, uxtw
  4053fc:	b.ne	405370 <ferror@plt+0x2520>  // b.any
  405400:	cmp	x22, x23
  405404:	b.ls	40541c <ferror@plt+0x25cc>  // b.plast
  405408:	sturb	wzr, [x22, #-1]
  40540c:	b	40541c <ferror@plt+0x25cc>
  405410:	mov	x0, x23
  405414:	bl	402bf0 <free@plt>
  405418:	mov	x23, xzr
  40541c:	mov	x0, x23
  405420:	ldp	x20, x19, [sp, #80]
  405424:	ldp	x22, x21, [sp, #64]
  405428:	ldp	x24, x23, [sp, #48]
  40542c:	ldp	x26, x25, [sp, #32]
  405430:	ldp	x28, x27, [sp, #16]
  405434:	ldp	x29, x30, [sp], #96
  405438:	ret
  40543c:	adrp	x1, 409000 <ferror@plt+0x61b0>
  405440:	add	x1, x1, #0x256
  405444:	mov	w0, #0x1                   	// #1
  405448:	mov	x2, x25
  40544c:	bl	402e20 <err@plt>
  405450:	adrp	x1, 409000 <ferror@plt+0x61b0>
  405454:	add	x1, x1, #0x256
  405458:	mov	w0, #0x1                   	// #1
  40545c:	mov	x2, x24
  405460:	bl	402e20 <err@plt>
  405464:	stp	x29, x30, [sp, #-48]!
  405468:	stp	x20, x19, [sp, #32]
  40546c:	adrp	x20, 41b000 <ferror@plt+0x181b0>
  405470:	ldr	x19, [x20, #1320]
  405474:	str	x21, [sp, #16]
  405478:	mov	x29, sp
  40547c:	cbz	x19, 4054a8 <ferror@plt+0x2658>
  405480:	ldp	x0, x21, [x19, #16]
  405484:	bl	402bf0 <free@plt>
  405488:	ldr	x0, [x19]
  40548c:	bl	402bf0 <free@plt>
  405490:	ldr	x0, [x19, #8]
  405494:	bl	402bf0 <free@plt>
  405498:	mov	x0, x19
  40549c:	bl	402bf0 <free@plt>
  4054a0:	mov	x19, x21
  4054a4:	cbnz	x21, 405480 <ferror@plt+0x2630>
  4054a8:	str	xzr, [x20, #1320]
  4054ac:	ldp	x20, x19, [sp, #32]
  4054b0:	ldr	x21, [sp, #16]
  4054b4:	ldp	x29, x30, [sp], #48
  4054b8:	ret
  4054bc:	stp	x29, x30, [sp, #-96]!
  4054c0:	stp	x28, x27, [sp, #16]
  4054c4:	stp	x26, x25, [sp, #32]
  4054c8:	stp	x24, x23, [sp, #48]
  4054cc:	stp	x22, x21, [sp, #64]
  4054d0:	stp	x20, x19, [sp, #80]
  4054d4:	mov	x29, sp
  4054d8:	sub	sp, sp, #0x2, lsl #12
  4054dc:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4054e0:	add	x1, x1, #0x31c
  4054e4:	mov	x19, x0
  4054e8:	bl	402920 <fopen@plt>
  4054ec:	cbz	x0, 4056d8 <ferror@plt+0x2888>
  4054f0:	mov	x20, x0
  4054f4:	mov	x0, sp
  4054f8:	mov	w1, #0x2000                	// #8192
  4054fc:	mov	x2, x20
  405500:	mov	x24, sp
  405504:	bl	402830 <fgets_unlocked@plt>
  405508:	cbz	x0, 4056d0 <ferror@plt+0x2880>
  40550c:	orr	x25, x24, #0x1
  405510:	adrp	x26, 41b000 <ferror@plt+0x181b0>
  405514:	ldrb	w8, [sp]
  405518:	cmp	w8, #0xa
  40551c:	b.eq	4056bc <ferror@plt+0x286c>  // b.none
  405520:	cmp	w8, #0x23
  405524:	b.eq	4056bc <ferror@plt+0x286c>  // b.none
  405528:	mov	x0, sp
  40552c:	mov	w1, #0x23                  	// #35
  405530:	bl	402c80 <strchr@plt>
  405534:	cbz	x0, 405574 <ferror@plt+0x2724>
  405538:	strb	wzr, [x0]
  40553c:	ldrb	w27, [sp]
  405540:	cbz	w27, 4056bc <ferror@plt+0x286c>
  405544:	mov	x21, sp
  405548:	bl	402b80 <__ctype_b_loc@plt>
  40554c:	ldr	x9, [x0]
  405550:	mov	x22, x0
  405554:	mov	x8, x25
  405558:	sxtb	x10, w27
  40555c:	ldrh	w10, [x9, x10, lsl #1]
  405560:	tbz	w10, #13, 405598 <ferror@plt+0x2748>
  405564:	ldrb	w27, [x21, #1]!
  405568:	add	x8, x8, #0x1
  40556c:	cbnz	w27, 405558 <ferror@plt+0x2708>
  405570:	b	4056bc <ferror@plt+0x286c>
  405574:	mov	x0, sp
  405578:	bl	4026f0 <strlen@plt>
  40557c:	cbz	x0, 40553c <ferror@plt+0x26ec>
  405580:	add	x8, x24, x0
  405584:	ldurb	w9, [x8, #-1]
  405588:	cmp	w9, #0xa
  40558c:	b.ne	40553c <ferror@plt+0x26ec>  // b.any
  405590:	sturb	wzr, [x8, #-1]
  405594:	b	40553c <ferror@plt+0x26ec>
  405598:	mov	w10, w27
  40559c:	and	w11, w10, #0xff
  4055a0:	cmp	w11, #0x3d
  4055a4:	b.eq	4055c4 <ferror@plt+0x2774>  // b.none
  4055a8:	sxtb	x10, w10
  4055ac:	ldrh	w10, [x9, x10, lsl #1]
  4055b0:	tbnz	w10, #13, 4055c4 <ferror@plt+0x2774>
  4055b4:	ldrb	w10, [x8], #1
  4055b8:	cbnz	w10, 40559c <ferror@plt+0x274c>
  4055bc:	sub	x23, x8, #0x1
  4055c0:	b	4055dc <ferror@plt+0x278c>
  4055c4:	sub	x23, x8, #0x1
  4055c8:	cmp	x23, x21
  4055cc:	b.ls	4055dc <ferror@plt+0x278c>  // b.plast
  4055d0:	sturb	wzr, [x8, #-1]
  4055d4:	ldrb	w27, [x21]
  4055d8:	mov	x23, x8
  4055dc:	cmp	x23, x21
  4055e0:	b.eq	4056bc <ferror@plt+0x286c>  // b.none
  4055e4:	tst	w27, #0xff
  4055e8:	b.eq	4056bc <ferror@plt+0x286c>  // b.none
  4055ec:	ldrb	w9, [x23]
  4055f0:	cbz	w9, 405620 <ferror@plt+0x27d0>
  4055f4:	ldr	x8, [x22]
  4055f8:	sxtb	x10, w9
  4055fc:	ldrh	w10, [x8, x10, lsl #1]
  405600:	tbnz	w10, #13, 405618 <ferror@plt+0x27c8>
  405604:	and	w9, w9, #0xff
  405608:	cmp	w9, #0x3d
  40560c:	b.eq	405618 <ferror@plt+0x27c8>  // b.none
  405610:	cmp	w9, #0x22
  405614:	b.ne	405620 <ferror@plt+0x27d0>  // b.any
  405618:	ldrb	w9, [x23, #1]!
  40561c:	cbnz	w9, 4055f8 <ferror@plt+0x27a8>
  405620:	mov	x0, x23
  405624:	bl	4026f0 <strlen@plt>
  405628:	add	x8, x23, x0
  40562c:	sub	x9, x8, #0x1
  405630:	cmp	x0, #0x0
  405634:	csel	x8, x9, x8, gt
  405638:	cmp	x8, x23
  40563c:	b.ls	405660 <ferror@plt+0x2810>  // b.plast
  405640:	ldrsb	x9, [x8]
  405644:	cmp	x9, #0x22
  405648:	b.eq	405658 <ferror@plt+0x2808>  // b.none
  40564c:	ldr	x10, [x22]
  405650:	ldrh	w9, [x10, x9, lsl #1]
  405654:	tbz	w9, #13, 405660 <ferror@plt+0x2810>
  405658:	strb	wzr, [x8], #-1
  40565c:	b	405638 <ferror@plt+0x27e8>
  405660:	mov	w0, #0x20                  	// #32
  405664:	bl	402940 <malloc@plt>
  405668:	cbz	x0, 405708 <ferror@plt+0x28b8>
  40566c:	mov	x22, x0
  405670:	mov	x0, x21
  405674:	bl	402a80 <strdup@plt>
  405678:	cbz	x0, 4056f8 <ferror@plt+0x28a8>
  40567c:	ldrb	w8, [x23]
  405680:	str	x0, [x22]
  405684:	cbz	w8, 405698 <ferror@plt+0x2848>
  405688:	mov	x0, x23
  40568c:	bl	402a80 <strdup@plt>
  405690:	cbnz	x0, 40569c <ferror@plt+0x284c>
  405694:	b	4056f8 <ferror@plt+0x28a8>
  405698:	mov	x0, xzr
  40569c:	str	x0, [x22, #8]
  4056a0:	cbz	x19, 40571c <ferror@plt+0x28cc>
  4056a4:	mov	x0, x19
  4056a8:	bl	402a80 <strdup@plt>
  4056ac:	cbz	x0, 4056f8 <ferror@plt+0x28a8>
  4056b0:	ldr	x8, [x26, #1320]
  4056b4:	str	x22, [x26, #1320]
  4056b8:	stp	x0, x8, [x22, #16]
  4056bc:	mov	x0, sp
  4056c0:	mov	w1, #0x2000                	// #8192
  4056c4:	mov	x2, x20
  4056c8:	bl	402830 <fgets_unlocked@plt>
  4056cc:	cbnz	x0, 405514 <ferror@plt+0x26c4>
  4056d0:	mov	x0, x20
  4056d4:	bl	402910 <fclose@plt>
  4056d8:	add	sp, sp, #0x2, lsl #12
  4056dc:	ldp	x20, x19, [sp, #80]
  4056e0:	ldp	x22, x21, [sp, #64]
  4056e4:	ldp	x24, x23, [sp, #48]
  4056e8:	ldp	x26, x25, [sp, #32]
  4056ec:	ldp	x28, x27, [sp, #16]
  4056f0:	ldp	x29, x30, [sp], #96
  4056f4:	ret
  4056f8:	adrp	x1, 409000 <ferror@plt+0x61b0>
  4056fc:	add	x1, x1, #0xeda
  405700:	mov	w0, #0x1                   	// #1
  405704:	bl	402e20 <err@plt>
  405708:	adrp	x1, 409000 <ferror@plt+0x61b0>
  40570c:	add	x1, x1, #0x256
  405710:	mov	w0, #0x1                   	// #1
  405714:	mov	w2, #0x20                  	// #32
  405718:	bl	402e20 <err@plt>
  40571c:	adrp	x0, 409000 <ferror@plt+0x61b0>
  405720:	adrp	x1, 409000 <ferror@plt+0x61b0>
  405724:	adrp	x3, 409000 <ferror@plt+0x61b0>
  405728:	add	x0, x0, #0xea7
  40572c:	add	x1, x1, #0xeab
  405730:	add	x3, x3, #0xebe
  405734:	mov	w2, #0x4a                  	// #74
  405738:	bl	402d90 <__assert_fail@plt>
  40573c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  405740:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  405744:	str	x0, [x8, #1328]
  405748:	str	x1, [x9, #1336]
  40574c:	ret
  405750:	stp	x29, x30, [sp, #-32]!
  405754:	str	x19, [sp, #16]
  405758:	mov	x29, sp
  40575c:	mov	w19, w1
  405760:	bl	405794 <ferror@plt+0x2944>
  405764:	cbz	x0, 405784 <ferror@plt+0x2934>
  405768:	ldr	x0, [x0, #8]
  40576c:	cbz	x0, 405784 <ferror@plt+0x2934>
  405770:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  405774:	add	x1, x1, #0x4e
  405778:	bl	402a40 <strcasecmp@plt>
  40577c:	cmp	w0, #0x0
  405780:	cset	w19, eq  // eq = none
  405784:	mov	w0, w19
  405788:	ldr	x19, [sp, #16]
  40578c:	ldp	x29, x30, [sp], #32
  405790:	ret
  405794:	stp	x29, x30, [sp, #-48]!
  405798:	str	x21, [sp, #16]
  40579c:	adrp	x21, 41b000 <ferror@plt+0x181b0>
  4057a0:	stp	x20, x19, [sp, #32]
  4057a4:	ldr	x20, [x21, #1320]
  4057a8:	mov	x19, x0
  4057ac:	mov	x29, sp
  4057b0:	cbnz	x20, 4057e4 <ferror@plt+0x2994>
  4057b4:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4057b8:	ldr	x8, [x8, #1328]
  4057bc:	cbz	x8, 4057d0 <ferror@plt+0x2980>
  4057c0:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  4057c4:	ldr	x0, [x9, #1336]
  4057c8:	blr	x8
  4057cc:	b	4057dc <ferror@plt+0x298c>
  4057d0:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  4057d4:	add	x0, x0, #0xf2
  4057d8:	bl	4054bc <ferror@plt+0x266c>
  4057dc:	ldr	x20, [x21, #1320]
  4057e0:	cbz	x20, 4057fc <ferror@plt+0x29ac>
  4057e4:	ldr	x1, [x20]
  4057e8:	mov	x0, x19
  4057ec:	bl	402a40 <strcasecmp@plt>
  4057f0:	cbz	w0, 4057fc <ferror@plt+0x29ac>
  4057f4:	ldr	x20, [x20, #24]
  4057f8:	cbnz	x20, 4057e4 <ferror@plt+0x2994>
  4057fc:	mov	x0, x20
  405800:	ldp	x20, x19, [sp, #32]
  405804:	ldr	x21, [sp, #16]
  405808:	ldp	x29, x30, [sp], #48
  40580c:	ret
  405810:	stp	x29, x30, [sp, #-64]!
  405814:	str	x23, [sp, #16]
  405818:	stp	x22, x21, [sp, #32]
  40581c:	stp	x20, x19, [sp, #48]
  405820:	mov	x29, sp
  405824:	mov	x19, x1
  405828:	mov	x20, x0
  40582c:	bl	405794 <ferror@plt+0x2944>
  405830:	str	xzr, [x29, #24]
  405834:	cbz	x0, 4058d4 <ferror@plt+0x2a84>
  405838:	ldr	x23, [x0, #8]
  40583c:	mov	x21, x0
  405840:	cbz	x23, 4058d4 <ferror@plt+0x2a84>
  405844:	bl	402da0 <__errno_location@plt>
  405848:	mov	x22, x0
  40584c:	str	wzr, [x0]
  405850:	add	x1, x29, #0x18
  405854:	mov	x0, x23
  405858:	mov	w2, wzr
  40585c:	bl	4026e0 <strtoul@plt>
  405860:	ldr	x8, [x29, #24]
  405864:	cbz	x8, 405878 <ferror@plt+0x2a28>
  405868:	ldrb	w8, [x8]
  40586c:	cbnz	w8, 405878 <ferror@plt+0x2a28>
  405870:	ldr	w8, [x22]
  405874:	cbz	w8, 4058ec <ferror@plt+0x2a9c>
  405878:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  40587c:	add	x1, x1, #0x67
  405880:	mov	w2, #0x5                   	// #5
  405884:	mov	x0, xzr
  405888:	bl	402d30 <dcgettext@plt>
  40588c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  405890:	ldr	x23, [x8, #1320]
  405894:	mov	x22, x0
  405898:	cbz	x23, 4058b4 <ferror@plt+0x2a64>
  40589c:	ldr	x1, [x23]
  4058a0:	mov	x0, x20
  4058a4:	bl	402a40 <strcasecmp@plt>
  4058a8:	cbz	w0, 4058bc <ferror@plt+0x2a6c>
  4058ac:	ldr	x23, [x23, #24]
  4058b0:	cbnz	x23, 40589c <ferror@plt+0x2a4c>
  4058b4:	mov	x2, xzr
  4058b8:	b	4058c0 <ferror@plt+0x2a70>
  4058bc:	ldr	x2, [x23, #16]
  4058c0:	ldr	x4, [x21, #8]
  4058c4:	mov	w0, #0x5                   	// #5
  4058c8:	mov	x1, x22
  4058cc:	mov	x3, x20
  4058d0:	bl	402710 <syslog@plt>
  4058d4:	mov	x0, x19
  4058d8:	ldp	x20, x19, [sp, #48]
  4058dc:	ldp	x22, x21, [sp, #32]
  4058e0:	ldr	x23, [sp, #16]
  4058e4:	ldp	x29, x30, [sp], #64
  4058e8:	ret
  4058ec:	mov	x19, x0
  4058f0:	b	4058d4 <ferror@plt+0x2a84>
  4058f4:	stp	x29, x30, [sp, #-32]!
  4058f8:	str	x19, [sp, #16]
  4058fc:	mov	x29, sp
  405900:	mov	x19, x1
  405904:	bl	405794 <ferror@plt+0x2944>
  405908:	cbz	x0, 405920 <ferror@plt+0x2ad0>
  40590c:	ldr	x8, [x0, #8]
  405910:	adrp	x9, 409000 <ferror@plt+0x61b0>
  405914:	add	x9, x9, #0x6cb
  405918:	cmp	x8, #0x0
  40591c:	csel	x19, x9, x8, eq  // eq = none
  405920:	mov	x0, x19
  405924:	ldr	x19, [sp, #16]
  405928:	ldp	x29, x30, [sp], #32
  40592c:	ret
  405930:	stp	x29, x30, [sp, #-48]!
  405934:	stp	x20, x19, [sp, #32]
  405938:	mov	x19, x0
  40593c:	mov	x0, x1
  405940:	stp	x22, x21, [sp, #16]
  405944:	mov	x29, sp
  405948:	mov	x20, x2
  40594c:	bl	405794 <ferror@plt+0x2944>
  405950:	cbz	x0, 40596c <ferror@plt+0x2b1c>
  405954:	ldr	x8, [x0, #8]
  405958:	adrp	x9, 409000 <ferror@plt+0x61b0>
  40595c:	add	x9, x9, #0x6cb
  405960:	cmp	x8, #0x0
  405964:	csel	x21, x9, x8, eq  // eq = none
  405968:	b	405974 <ferror@plt+0x2b24>
  40596c:	mov	x21, x20
  405970:	cbz	x20, 4059c4 <ferror@plt+0x2b74>
  405974:	mov	w1, #0x3d                  	// #61
  405978:	mov	x0, x21
  40597c:	bl	402c80 <strchr@plt>
  405980:	cbz	x0, 4059a4 <ferror@plt+0x2b54>
  405984:	mov	x22, x0
  405988:	mov	x0, x19
  40598c:	bl	4026f0 <strlen@plt>
  405990:	mov	x2, x0
  405994:	mov	x0, x21
  405998:	mov	x1, x19
  40599c:	bl	402960 <strncmp@plt>
  4059a0:	cbz	w0, 4059d8 <ferror@plt+0x2b88>
  4059a4:	mov	x1, x21
  4059a8:	cbz	x21, 4059c4 <ferror@plt+0x2b74>
  4059ac:	mov	x0, x19
  4059b0:	ldp	x20, x19, [sp, #32]
  4059b4:	ldp	x22, x21, [sp, #16]
  4059b8:	mov	w2, #0x1                   	// #1
  4059bc:	ldp	x29, x30, [sp], #48
  4059c0:	b	402810 <setenv@plt>
  4059c4:	ldp	x20, x19, [sp, #32]
  4059c8:	ldp	x22, x21, [sp, #16]
  4059cc:	mov	w0, #0xffffffff            	// #-1
  4059d0:	ldp	x29, x30, [sp], #48
  4059d4:	ret
  4059d8:	mov	x1, x22
  4059dc:	ldrb	w8, [x1, #1]!
  4059e0:	cbz	w8, 4059a4 <ferror@plt+0x2b54>
  4059e4:	cmp	w8, #0x22
  4059e8:	b.ne	4059f4 <ferror@plt+0x2ba4>  // b.any
  4059ec:	ldrb	w8, [x22, #2]!
  4059f0:	mov	x1, x22
  4059f4:	mov	x21, x20
  4059f8:	cbnz	w8, 4059ac <ferror@plt+0x2b5c>
  4059fc:	b	4059a4 <ferror@plt+0x2b54>
  405a00:	stp	x29, x30, [sp, #-32]!
  405a04:	str	x19, [sp, #16]
  405a08:	mov	x29, sp
  405a0c:	bl	402950 <open@plt>
  405a10:	mov	w19, w0
  405a14:	cmn	w0, #0x1
  405a18:	b.eq	405a24 <ferror@plt+0x2bd4>  // b.none
  405a1c:	mov	w0, w19
  405a20:	bl	402ac0 <close@plt>
  405a24:	cmn	w19, #0x1
  405a28:	ldr	x19, [sp, #16]
  405a2c:	csetm	w0, eq  // eq = none
  405a30:	ldp	x29, x30, [sp], #32
  405a34:	ret
  405a38:	stp	x29, x30, [sp, #-96]!
  405a3c:	stp	x28, x27, [sp, #16]
  405a40:	stp	x26, x25, [sp, #32]
  405a44:	stp	x24, x23, [sp, #48]
  405a48:	stp	x22, x21, [sp, #64]
  405a4c:	stp	x20, x19, [sp, #80]
  405a50:	mov	x29, sp
  405a54:	sub	sp, sp, #0x2, lsl #12
  405a58:	sub	sp, sp, #0xa0
  405a5c:	adrp	x8, 40a000 <ferror@plt+0x71b0>
  405a60:	add	x8, x8, #0x108
  405a64:	ldr	q0, [x8]
  405a68:	ldr	x8, [x8, #16]
  405a6c:	mov	x19, x0
  405a70:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  405a74:	add	x0, x0, #0xae
  405a78:	mov	w20, w1
  405a7c:	stur	q0, [x29, #-32]
  405a80:	stur	x8, [x29, #-16]
  405a84:	bl	405794 <ferror@plt+0x2944>
  405a88:	cbz	x0, 405ab0 <ferror@plt+0x2c60>
  405a8c:	ldr	x8, [x0, #8]
  405a90:	adrp	x9, 409000 <ferror@plt+0x61b0>
  405a94:	add	x9, x9, #0x6cb
  405a98:	cmp	x8, #0x0
  405a9c:	csel	x23, x9, x8, eq  // eq = none
  405aa0:	ldrb	w8, [x23]
  405aa4:	cbz	w8, 405bf0 <ferror@plt+0x2da0>
  405aa8:	stp	x23, xzr, [x29, #-32]
  405aac:	b	405ab8 <ferror@plt+0x2c68>
  405ab0:	adrp	x23, 40a000 <ferror@plt+0x71b0>
  405ab4:	add	x23, x23, #0x93
  405ab8:	sub	x8, x29, #0x20
  405abc:	adrp	x21, 40a000 <ferror@plt+0x71b0>
  405ac0:	adrp	x22, 40a000 <ferror@plt+0x71b0>
  405ac4:	add	x25, x19, #0x28
  405ac8:	add	x21, x21, #0x31c
  405acc:	orr	x26, x8, #0x8
  405ad0:	add	x22, x22, #0xbd
  405ad4:	ldrb	w8, [x23]
  405ad8:	cmp	w8, #0x2f
  405adc:	b.ne	405b0c <ferror@plt+0x2cbc>  // b.any
  405ae0:	mov	x1, sp
  405ae4:	mov	x0, x23
  405ae8:	bl	4085f8 <ferror@plt+0x57a8>
  405aec:	cbnz	w0, 405be8 <ferror@plt+0x2d98>
  405af0:	ldr	x8, [sp, #48]
  405af4:	cbz	x8, 405bf8 <ferror@plt+0x2da8>
  405af8:	mov	x0, x23
  405afc:	mov	x1, x21
  405b00:	bl	402920 <fopen@plt>
  405b04:	cbz	x0, 405be8 <ferror@plt+0x2d98>
  405b08:	b	405c00 <ferror@plt+0x2db0>
  405b0c:	ldr	x24, [x19, #32]
  405b10:	mov	x0, x24
  405b14:	bl	4026f0 <strlen@plt>
  405b18:	add	x8, x0, #0xa
  405b1c:	cmp	x8, #0x2, lsl #12
  405b20:	b.hi	405be8 <ferror@plt+0x2d98>  // b.pmore
  405b24:	add	x0, sp, #0x80
  405b28:	mov	x1, x22
  405b2c:	mov	x2, x24
  405b30:	mov	x3, x23
  405b34:	bl	402840 <sprintf@plt>
  405b38:	cbz	w20, 405b64 <ferror@plt+0x2d14>
  405b3c:	bl	402850 <getuid@plt>
  405b40:	mov	w24, w0
  405b44:	bl	402790 <getegid@plt>
  405b48:	ldr	w1, [x19, #20]
  405b4c:	mov	w23, w0
  405b50:	mov	w0, #0xffffffff            	// #-1
  405b54:	bl	402c50 <setregid@plt>
  405b58:	cbz	w0, 405b80 <ferror@plt+0x2d30>
  405b5c:	mov	w27, wzr
  405b60:	b	405ba4 <ferror@plt+0x2d54>
  405b64:	add	x0, sp, #0x80
  405b68:	mov	w1, wzr
  405b6c:	bl	405a00 <ferror@plt+0x2bb0>
  405b70:	cmn	w0, #0x1
  405b74:	b.eq	405bd8 <ferror@plt+0x2d88>  // b.none
  405b78:	cbnz	w0, 405be8 <ferror@plt+0x2d98>
  405b7c:	b	405bf8 <ferror@plt+0x2da8>
  405b80:	ldr	w1, [x19, #16]
  405b84:	bl	402bd0 <setreuid@plt>
  405b88:	mov	w27, wzr
  405b8c:	cbnz	w0, 405ba4 <ferror@plt+0x2d54>
  405b90:	add	x0, sp, #0x80
  405b94:	mov	w1, wzr
  405b98:	bl	405a00 <ferror@plt+0x2bb0>
  405b9c:	cmp	w0, #0x0
  405ba0:	cset	w27, eq  // eq = none
  405ba4:	mov	w0, wzr
  405ba8:	bl	4026c0 <setuid@plt>
  405bac:	cbnz	w0, 405c9c <ferror@plt+0x2e4c>
  405bb0:	mov	w0, w24
  405bb4:	mov	w1, wzr
  405bb8:	bl	402bd0 <setreuid@plt>
  405bbc:	cbnz	w0, 405c9c <ferror@plt+0x2e4c>
  405bc0:	mov	w0, #0xffffffff            	// #-1
  405bc4:	mov	w1, w23
  405bc8:	bl	402c50 <setregid@plt>
  405bcc:	cbnz	w0, 405c9c <ferror@plt+0x2e4c>
  405bd0:	cbz	w27, 405be8 <ferror@plt+0x2d98>
  405bd4:	b	405bf8 <ferror@plt+0x2da8>
  405bd8:	bl	402da0 <__errno_location@plt>
  405bdc:	ldr	w8, [x0]
  405be0:	cmp	w8, #0xd
  405be4:	b.eq	405c94 <ferror@plt+0x2e44>  // b.none
  405be8:	ldr	x23, [x26], #8
  405bec:	cbnz	x23, 405ad4 <ferror@plt+0x2c84>
  405bf0:	mov	w19, wzr
  405bf4:	b	405c6c <ferror@plt+0x2e1c>
  405bf8:	mov	w19, #0x1                   	// #1
  405bfc:	b	405c6c <ferror@plt+0x2e1c>
  405c00:	mov	x23, x0
  405c04:	add	x20, sp, #0x80
  405c08:	add	x0, sp, #0x80
  405c0c:	mov	w1, #0x2000                	// #8192
  405c10:	mov	x2, x23
  405c14:	bl	402830 <fgets_unlocked@plt>
  405c18:	cbz	x0, 405c60 <ferror@plt+0x2e10>
  405c1c:	ldrb	w8, [sp, #128]
  405c20:	cbz	w8, 405c44 <ferror@plt+0x2df4>
  405c24:	add	x0, sp, #0x80
  405c28:	bl	4026f0 <strlen@plt>
  405c2c:	add	x8, x0, x20
  405c30:	sturb	wzr, [x8, #-1]
  405c34:	ldrb	w8, [sp, #128]
  405c38:	cmp	w8, #0x2f
  405c3c:	csel	x8, x25, x19, eq  // eq = none
  405c40:	b	405c48 <ferror@plt+0x2df8>
  405c44:	mov	x8, x19
  405c48:	ldr	x1, [x8]
  405c4c:	add	x0, sp, #0x80
  405c50:	bl	402b50 <strcmp@plt>
  405c54:	cbnz	w0, 405c08 <ferror@plt+0x2db8>
  405c58:	mov	w19, #0x1                   	// #1
  405c5c:	b	405c64 <ferror@plt+0x2e14>
  405c60:	mov	w19, wzr
  405c64:	mov	x0, x23
  405c68:	bl	402910 <fclose@plt>
  405c6c:	mov	w0, w19
  405c70:	add	sp, sp, #0x2, lsl #12
  405c74:	add	sp, sp, #0xa0
  405c78:	ldp	x20, x19, [sp, #80]
  405c7c:	ldp	x22, x21, [sp, #64]
  405c80:	ldp	x24, x23, [sp, #48]
  405c84:	ldp	x26, x25, [sp, #32]
  405c88:	ldp	x28, x27, [sp, #16]
  405c8c:	ldp	x29, x30, [sp], #96
  405c90:	ret
  405c94:	mov	w19, #0xffffffff            	// #-1
  405c98:	b	405c6c <ferror@plt+0x2e1c>
  405c9c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  405ca0:	add	x1, x1, #0xc3
  405ca4:	mov	w2, #0x5                   	// #5
  405ca8:	mov	x0, xzr
  405cac:	bl	402d30 <dcgettext@plt>
  405cb0:	mov	x1, x0
  405cb4:	mov	w0, #0x1                   	// #1
  405cb8:	bl	402710 <syslog@plt>
  405cbc:	mov	w0, #0x1                   	// #1
  405cc0:	bl	402730 <exit@plt>
  405cc4:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  405cc8:	str	w0, [x8, #1008]
  405ccc:	ret
  405cd0:	sub	sp, sp, #0x70
  405cd4:	stp	x29, x30, [sp, #16]
  405cd8:	stp	x28, x27, [sp, #32]
  405cdc:	stp	x26, x25, [sp, #48]
  405ce0:	stp	x24, x23, [sp, #64]
  405ce4:	stp	x22, x21, [sp, #80]
  405ce8:	stp	x20, x19, [sp, #96]
  405cec:	add	x29, sp, #0x10
  405cf0:	str	xzr, [x1]
  405cf4:	cbz	x0, 405d38 <ferror@plt+0x2ee8>
  405cf8:	ldrb	w23, [x0]
  405cfc:	mov	x20, x0
  405d00:	cbz	x23, 405d38 <ferror@plt+0x2ee8>
  405d04:	mov	x21, x2
  405d08:	mov	x19, x1
  405d0c:	bl	402b80 <__ctype_b_loc@plt>
  405d10:	ldr	x8, [x0]
  405d14:	mov	x22, x0
  405d18:	ldrh	w9, [x8, x23, lsl #1]
  405d1c:	tbz	w9, #13, 405d30 <ferror@plt+0x2ee0>
  405d20:	add	x9, x20, #0x1
  405d24:	ldrb	w23, [x9], #1
  405d28:	ldrh	w10, [x8, x23, lsl #1]
  405d2c:	tbnz	w10, #13, 405d24 <ferror@plt+0x2ed4>
  405d30:	cmp	w23, #0x2d
  405d34:	b.ne	405d6c <ferror@plt+0x2f1c>  // b.any
  405d38:	mov	w24, #0xffffffea            	// #-22
  405d3c:	neg	w19, w24
  405d40:	bl	402da0 <__errno_location@plt>
  405d44:	str	w19, [x0]
  405d48:	mov	w0, w24
  405d4c:	ldp	x20, x19, [sp, #96]
  405d50:	ldp	x22, x21, [sp, #80]
  405d54:	ldp	x24, x23, [sp, #64]
  405d58:	ldp	x26, x25, [sp, #48]
  405d5c:	ldp	x28, x27, [sp, #32]
  405d60:	ldp	x29, x30, [sp, #16]
  405d64:	add	sp, sp, #0x70
  405d68:	ret
  405d6c:	bl	402da0 <__errno_location@plt>
  405d70:	mov	x23, x0
  405d74:	str	wzr, [x0]
  405d78:	add	x1, sp, #0x8
  405d7c:	mov	x0, x20
  405d80:	mov	w2, wzr
  405d84:	str	xzr, [sp, #8]
  405d88:	bl	402af0 <strtoumax@plt>
  405d8c:	ldr	x25, [sp, #8]
  405d90:	ldr	w8, [x23]
  405d94:	cmp	x25, x20
  405d98:	b.eq	405f18 <ferror@plt+0x30c8>  // b.none
  405d9c:	add	x9, x0, #0x1
  405da0:	mov	x20, x0
  405da4:	cmp	x9, #0x1
  405da8:	b.hi	405db0 <ferror@plt+0x2f60>  // b.pmore
  405dac:	cbnz	w8, 405f1c <ferror@plt+0x30cc>
  405db0:	cbz	x25, 405f28 <ferror@plt+0x30d8>
  405db4:	ldrb	w8, [x25]
  405db8:	cbz	w8, 405f28 <ferror@plt+0x30d8>
  405dbc:	mov	w27, wzr
  405dc0:	mov	x28, xzr
  405dc4:	mov	w8, #0x400                 	// #1024
  405dc8:	str	x8, [sp]
  405dcc:	ldrb	w8, [x25, #1]
  405dd0:	cmp	w8, #0x61
  405dd4:	b.le	405e00 <ferror@plt+0x2fb0>
  405dd8:	cmp	w8, #0x62
  405ddc:	b.eq	405e08 <ferror@plt+0x2fb8>  // b.none
  405de0:	cmp	w8, #0x69
  405de4:	b.ne	405e18 <ferror@plt+0x2fc8>  // b.any
  405de8:	ldrb	w8, [x25, #2]
  405dec:	orr	w8, w8, #0x20
  405df0:	cmp	w8, #0x62
  405df4:	b.ne	405e18 <ferror@plt+0x2fc8>  // b.any
  405df8:	ldrb	w8, [x25, #3]
  405dfc:	b	405e14 <ferror@plt+0x2fc4>
  405e00:	cmp	w8, #0x42
  405e04:	b.ne	405e14 <ferror@plt+0x2fc4>  // b.any
  405e08:	ldrb	w8, [x25, #2]
  405e0c:	cbnz	w8, 405e18 <ferror@plt+0x2fc8>
  405e10:	b	405f38 <ferror@plt+0x30e8>
  405e14:	cbz	w8, 405f40 <ferror@plt+0x30f0>
  405e18:	bl	4028f0 <localeconv@plt>
  405e1c:	cbz	x0, 405e3c <ferror@plt+0x2fec>
  405e20:	ldr	x24, [x0]
  405e24:	cbz	x24, 405e48 <ferror@plt+0x2ff8>
  405e28:	mov	x0, x24
  405e2c:	bl	4026f0 <strlen@plt>
  405e30:	mov	x26, x0
  405e34:	mov	w8, #0x1                   	// #1
  405e38:	b	405e50 <ferror@plt+0x3000>
  405e3c:	mov	w8, wzr
  405e40:	mov	x24, xzr
  405e44:	b	405e4c <ferror@plt+0x2ffc>
  405e48:	mov	w8, wzr
  405e4c:	mov	x26, xzr
  405e50:	cbnz	x28, 405d38 <ferror@plt+0x2ee8>
  405e54:	ldrb	w9, [x25]
  405e58:	eor	w8, w8, #0x1
  405e5c:	cmp	w9, #0x0
  405e60:	cset	w9, eq  // eq = none
  405e64:	orr	w8, w8, w9
  405e68:	tbnz	w8, #0, 405d38 <ferror@plt+0x2ee8>
  405e6c:	mov	x0, x24
  405e70:	mov	x1, x25
  405e74:	mov	x2, x26
  405e78:	bl	402960 <strncmp@plt>
  405e7c:	cbnz	w0, 405d38 <ferror@plt+0x2ee8>
  405e80:	add	x24, x25, x26
  405e84:	ldrb	w8, [x24]
  405e88:	cmp	w8, #0x30
  405e8c:	b.ne	405ea0 <ferror@plt+0x3050>  // b.any
  405e90:	ldrb	w8, [x24, #1]!
  405e94:	add	w27, w27, #0x1
  405e98:	cmp	w8, #0x30
  405e9c:	b.eq	405e90 <ferror@plt+0x3040>  // b.none
  405ea0:	ldr	x9, [x22]
  405ea4:	sxtb	x8, w8
  405ea8:	ldrh	w8, [x9, x8, lsl #1]
  405eac:	tbnz	w8, #11, 405ec0 <ferror@plt+0x3070>
  405eb0:	mov	x28, xzr
  405eb4:	str	x24, [sp, #8]
  405eb8:	mov	x25, x24
  405ebc:	b	405dcc <ferror@plt+0x2f7c>
  405ec0:	add	x1, sp, #0x8
  405ec4:	mov	x0, x24
  405ec8:	mov	w2, wzr
  405ecc:	str	wzr, [x23]
  405ed0:	str	xzr, [sp, #8]
  405ed4:	bl	402af0 <strtoumax@plt>
  405ed8:	ldr	x25, [sp, #8]
  405edc:	ldr	w8, [x23]
  405ee0:	cmp	x25, x24
  405ee4:	b.eq	405f18 <ferror@plt+0x30c8>  // b.none
  405ee8:	add	x9, x0, #0x1
  405eec:	cmp	x9, #0x1
  405ef0:	b.hi	405ef8 <ferror@plt+0x30a8>  // b.pmore
  405ef4:	cbnz	w8, 405f1c <ferror@plt+0x30cc>
  405ef8:	mov	x28, xzr
  405efc:	cbz	x0, 405dcc <ferror@plt+0x2f7c>
  405f00:	cbz	x25, 405d38 <ferror@plt+0x2ee8>
  405f04:	ldrb	w8, [x25]
  405f08:	mov	w24, #0xffffffea            	// #-22
  405f0c:	mov	x28, x0
  405f10:	cbnz	w8, 405dcc <ferror@plt+0x2f7c>
  405f14:	b	405d3c <ferror@plt+0x2eec>
  405f18:	cbz	w8, 405d38 <ferror@plt+0x2ee8>
  405f1c:	neg	w24, w8
  405f20:	tbz	w24, #31, 405d48 <ferror@plt+0x2ef8>
  405f24:	b	405d3c <ferror@plt+0x2eec>
  405f28:	mov	w24, wzr
  405f2c:	str	x20, [x19]
  405f30:	tbz	w24, #31, 405d48 <ferror@plt+0x2ef8>
  405f34:	b	405d3c <ferror@plt+0x2eec>
  405f38:	mov	w8, #0x3e8                 	// #1000
  405f3c:	str	x8, [sp]
  405f40:	ldrsb	w23, [x25]
  405f44:	adrp	x22, 40a000 <ferror@plt+0x71b0>
  405f48:	add	x22, x22, #0x134
  405f4c:	mov	w2, #0x9                   	// #9
  405f50:	mov	x0, x22
  405f54:	mov	w1, w23
  405f58:	bl	402cf0 <memchr@plt>
  405f5c:	cbnz	x0, 405f7c <ferror@plt+0x312c>
  405f60:	adrp	x22, 40a000 <ferror@plt+0x71b0>
  405f64:	add	x22, x22, #0x13d
  405f68:	mov	w2, #0x9                   	// #9
  405f6c:	mov	x0, x22
  405f70:	mov	w1, w23
  405f74:	bl	402cf0 <memchr@plt>
  405f78:	cbz	x0, 405d38 <ferror@plt+0x2ee8>
  405f7c:	ldr	x11, [sp]
  405f80:	sub	w8, w0, w22
  405f84:	adds	w8, w8, #0x1
  405f88:	b.cs	405fac <ferror@plt+0x315c>  // b.hs, b.nlast
  405f8c:	mvn	w9, w0
  405f90:	add	w9, w9, w22
  405f94:	umulh	x10, x11, x20
  405f98:	cmp	xzr, x10
  405f9c:	b.ne	405fb4 <ferror@plt+0x3164>  // b.any
  405fa0:	adds	w9, w9, #0x1
  405fa4:	mul	x20, x20, x11
  405fa8:	b.cc	405f94 <ferror@plt+0x3144>  // b.lo, b.ul, b.last
  405fac:	mov	w24, wzr
  405fb0:	b	405fb8 <ferror@plt+0x3168>
  405fb4:	mov	w24, #0xffffffde            	// #-34
  405fb8:	cbz	x21, 405fc0 <ferror@plt+0x3170>
  405fbc:	str	w8, [x21]
  405fc0:	cbz	x28, 405f2c <ferror@plt+0x30dc>
  405fc4:	cbz	w8, 405f2c <ferror@plt+0x30dc>
  405fc8:	mvn	w8, w0
  405fcc:	add	w9, w8, w22
  405fd0:	mov	w8, #0x1                   	// #1
  405fd4:	umulh	x10, x11, x8
  405fd8:	cmp	xzr, x10
  405fdc:	b.ne	405fec <ferror@plt+0x319c>  // b.any
  405fe0:	adds	w9, w9, #0x1
  405fe4:	mul	x8, x8, x11
  405fe8:	b.cc	405fd4 <ferror@plt+0x3184>  // b.lo, b.ul, b.last
  405fec:	mov	w9, #0xa                   	// #10
  405ff0:	cmp	x28, #0xb
  405ff4:	b.cc	406008 <ferror@plt+0x31b8>  // b.lo, b.ul, b.last
  405ff8:	add	x9, x9, x9, lsl #2
  405ffc:	lsl	x9, x9, #1
  406000:	cmp	x9, x28
  406004:	b.cc	405ff8 <ferror@plt+0x31a8>  // b.lo, b.ul, b.last
  406008:	cmp	w27, #0x1
  40600c:	b.lt	406020 <ferror@plt+0x31d0>  // b.tstop
  406010:	add	x9, x9, x9, lsl #2
  406014:	subs	w27, w27, #0x1
  406018:	lsl	x9, x9, #1
  40601c:	b.ne	406010 <ferror@plt+0x31c0>  // b.any
  406020:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  406024:	mov	w12, #0x1                   	// #1
  406028:	movk	x10, #0xcccd
  40602c:	mov	w11, #0xa                   	// #10
  406030:	umulh	x13, x28, x10
  406034:	lsr	x13, x13, #3
  406038:	add	x14, x12, x12, lsl #2
  40603c:	msub	x15, x13, x11, x28
  406040:	lsl	x14, x14, #1
  406044:	cbz	x15, 406058 <ferror@plt+0x3208>
  406048:	udiv	x12, x9, x12
  40604c:	udiv	x12, x12, x15
  406050:	udiv	x12, x8, x12
  406054:	add	x20, x12, x20
  406058:	cmp	x28, #0x9
  40605c:	mov	x28, x13
  406060:	mov	x12, x14
  406064:	b.hi	406030 <ferror@plt+0x31e0>  // b.pmore
  406068:	b	405f2c <ferror@plt+0x30dc>
  40606c:	mov	x2, xzr
  406070:	b	405cd0 <ferror@plt+0x2e80>
  406074:	stp	x29, x30, [sp, #-48]!
  406078:	stp	x20, x19, [sp, #32]
  40607c:	mov	x20, x1
  406080:	mov	x19, x0
  406084:	str	x21, [sp, #16]
  406088:	mov	x29, sp
  40608c:	cbz	x0, 4060c0 <ferror@plt+0x3270>
  406090:	ldrb	w21, [x19]
  406094:	mov	x8, x19
  406098:	cbz	w21, 4060c4 <ferror@plt+0x3274>
  40609c:	bl	402b80 <__ctype_b_loc@plt>
  4060a0:	ldr	x9, [x0]
  4060a4:	mov	x8, x19
  4060a8:	and	x10, x21, #0xff
  4060ac:	ldrh	w10, [x9, x10, lsl #1]
  4060b0:	tbz	w10, #11, 4060c4 <ferror@plt+0x3274>
  4060b4:	ldrb	w21, [x8, #1]!
  4060b8:	cbnz	w21, 4060a8 <ferror@plt+0x3258>
  4060bc:	b	4060c4 <ferror@plt+0x3274>
  4060c0:	mov	x8, xzr
  4060c4:	cbz	x20, 4060cc <ferror@plt+0x327c>
  4060c8:	str	x8, [x20]
  4060cc:	cmp	x8, x19
  4060d0:	b.ls	4060e4 <ferror@plt+0x3294>  // b.plast
  4060d4:	ldrb	w8, [x8]
  4060d8:	cmp	w8, #0x0
  4060dc:	cset	w0, eq  // eq = none
  4060e0:	b	4060e8 <ferror@plt+0x3298>
  4060e4:	mov	w0, wzr
  4060e8:	ldp	x20, x19, [sp, #32]
  4060ec:	ldr	x21, [sp, #16]
  4060f0:	ldp	x29, x30, [sp], #48
  4060f4:	ret
  4060f8:	stp	x29, x30, [sp, #-48]!
  4060fc:	stp	x20, x19, [sp, #32]
  406100:	mov	x20, x1
  406104:	mov	x19, x0
  406108:	str	x21, [sp, #16]
  40610c:	mov	x29, sp
  406110:	cbz	x0, 406144 <ferror@plt+0x32f4>
  406114:	ldrb	w21, [x19]
  406118:	mov	x8, x19
  40611c:	cbz	w21, 406148 <ferror@plt+0x32f8>
  406120:	bl	402b80 <__ctype_b_loc@plt>
  406124:	ldr	x9, [x0]
  406128:	mov	x8, x19
  40612c:	and	x10, x21, #0xff
  406130:	ldrh	w10, [x9, x10, lsl #1]
  406134:	tbz	w10, #12, 406148 <ferror@plt+0x32f8>
  406138:	ldrb	w21, [x8, #1]!
  40613c:	cbnz	w21, 40612c <ferror@plt+0x32dc>
  406140:	b	406148 <ferror@plt+0x32f8>
  406144:	mov	x8, xzr
  406148:	cbz	x20, 406150 <ferror@plt+0x3300>
  40614c:	str	x8, [x20]
  406150:	cmp	x8, x19
  406154:	b.ls	406168 <ferror@plt+0x3318>  // b.plast
  406158:	ldrb	w8, [x8]
  40615c:	cmp	w8, #0x0
  406160:	cset	w0, eq  // eq = none
  406164:	b	40616c <ferror@plt+0x331c>
  406168:	mov	w0, wzr
  40616c:	ldp	x20, x19, [sp, #32]
  406170:	ldr	x21, [sp, #16]
  406174:	ldp	x29, x30, [sp], #48
  406178:	ret
  40617c:	sub	sp, sp, #0x110
  406180:	stp	x29, x30, [sp, #208]
  406184:	add	x29, sp, #0xd0
  406188:	mov	x8, #0xffffffffffffffd0    	// #-48
  40618c:	mov	x9, sp
  406190:	sub	x10, x29, #0x50
  406194:	stp	x28, x23, [sp, #224]
  406198:	stp	x22, x21, [sp, #240]
  40619c:	stp	x20, x19, [sp, #256]
  4061a0:	mov	x20, x1
  4061a4:	mov	x19, x0
  4061a8:	movk	x8, #0xff80, lsl #32
  4061ac:	add	x11, x29, #0x40
  4061b0:	add	x9, x9, #0x80
  4061b4:	add	x22, x10, #0x30
  4061b8:	mov	w23, #0xffffffd0            	// #-48
  4061bc:	stp	x2, x3, [x29, #-80]
  4061c0:	stp	x4, x5, [x29, #-64]
  4061c4:	stp	x6, x7, [x29, #-48]
  4061c8:	stp	q1, q2, [sp, #16]
  4061cc:	stp	q3, q4, [sp, #48]
  4061d0:	str	q0, [sp]
  4061d4:	stp	q5, q6, [sp, #80]
  4061d8:	str	q7, [sp, #112]
  4061dc:	stp	x9, x8, [x29, #-16]
  4061e0:	stp	x11, x22, [x29, #-32]
  4061e4:	tbnz	w23, #31, 4061f0 <ferror@plt+0x33a0>
  4061e8:	mov	w8, w23
  4061ec:	b	406208 <ferror@plt+0x33b8>
  4061f0:	add	w8, w23, #0x8
  4061f4:	cmn	w23, #0x8
  4061f8:	stur	w8, [x29, #-8]
  4061fc:	b.gt	406208 <ferror@plt+0x33b8>
  406200:	add	x9, x22, w23, sxtw
  406204:	b	406214 <ferror@plt+0x33c4>
  406208:	ldur	x9, [x29, #-32]
  40620c:	add	x10, x9, #0x8
  406210:	stur	x10, [x29, #-32]
  406214:	ldr	x1, [x9]
  406218:	cbz	x1, 406290 <ferror@plt+0x3440>
  40621c:	tbnz	w8, #31, 406228 <ferror@plt+0x33d8>
  406220:	mov	w23, w8
  406224:	b	406240 <ferror@plt+0x33f0>
  406228:	add	w23, w8, #0x8
  40622c:	cmn	w8, #0x8
  406230:	stur	w23, [x29, #-8]
  406234:	b.gt	406240 <ferror@plt+0x33f0>
  406238:	add	x8, x22, w8, sxtw
  40623c:	b	40624c <ferror@plt+0x33fc>
  406240:	ldur	x8, [x29, #-32]
  406244:	add	x9, x8, #0x8
  406248:	stur	x9, [x29, #-32]
  40624c:	ldr	x21, [x8]
  406250:	cbz	x21, 406290 <ferror@plt+0x3440>
  406254:	mov	x0, x19
  406258:	bl	402b50 <strcmp@plt>
  40625c:	cbz	w0, 406274 <ferror@plt+0x3424>
  406260:	mov	x0, x19
  406264:	mov	x1, x21
  406268:	bl	402b50 <strcmp@plt>
  40626c:	cbnz	w0, 4061e4 <ferror@plt+0x3394>
  406270:	b	406278 <ferror@plt+0x3428>
  406274:	mov	w0, #0x1                   	// #1
  406278:	ldp	x20, x19, [sp, #256]
  40627c:	ldp	x22, x21, [sp, #240]
  406280:	ldp	x28, x23, [sp, #224]
  406284:	ldp	x29, x30, [sp, #208]
  406288:	add	sp, sp, #0x110
  40628c:	ret
  406290:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  406294:	ldr	w0, [x8, #1008]
  406298:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  40629c:	add	x1, x1, #0x146
  4062a0:	mov	x2, x20
  4062a4:	mov	x3, x19
  4062a8:	bl	402d50 <errx@plt>
  4062ac:	cbz	x1, 4062d0 <ferror@plt+0x3480>
  4062b0:	sxtb	w8, w2
  4062b4:	ldrsb	w9, [x0]
  4062b8:	cbz	w9, 4062d0 <ferror@plt+0x3480>
  4062bc:	cmp	w8, w9
  4062c0:	b.eq	4062d4 <ferror@plt+0x3484>  // b.none
  4062c4:	sub	x1, x1, #0x1
  4062c8:	add	x0, x0, #0x1
  4062cc:	cbnz	x1, 4062b4 <ferror@plt+0x3464>
  4062d0:	mov	x0, xzr
  4062d4:	ret
  4062d8:	stp	x29, x30, [sp, #-32]!
  4062dc:	stp	x20, x19, [sp, #16]
  4062e0:	mov	x29, sp
  4062e4:	mov	x20, x1
  4062e8:	mov	x19, x0
  4062ec:	bl	40632c <ferror@plt+0x34dc>
  4062f0:	cmp	w0, w0, sxth
  4062f4:	b.ne	406304 <ferror@plt+0x34b4>  // b.any
  4062f8:	ldp	x20, x19, [sp, #16]
  4062fc:	ldp	x29, x30, [sp], #32
  406300:	ret
  406304:	bl	402da0 <__errno_location@plt>
  406308:	mov	w8, #0x22                  	// #34
  40630c:	str	w8, [x0]
  406310:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  406314:	ldr	w0, [x8, #1008]
  406318:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  40631c:	add	x1, x1, #0x146
  406320:	mov	x2, x20
  406324:	mov	x3, x19
  406328:	bl	402e20 <err@plt>
  40632c:	stp	x29, x30, [sp, #-32]!
  406330:	stp	x20, x19, [sp, #16]
  406334:	mov	x29, sp
  406338:	mov	x20, x1
  40633c:	mov	x19, x0
  406340:	bl	4063e4 <ferror@plt+0x3594>
  406344:	cmp	x0, w0, sxtw
  406348:	b.ne	406358 <ferror@plt+0x3508>  // b.any
  40634c:	ldp	x20, x19, [sp, #16]
  406350:	ldp	x29, x30, [sp], #32
  406354:	ret
  406358:	bl	402da0 <__errno_location@plt>
  40635c:	mov	w8, #0x22                  	// #34
  406360:	str	w8, [x0]
  406364:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  406368:	ldr	w0, [x8, #1008]
  40636c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406370:	add	x1, x1, #0x146
  406374:	mov	x2, x20
  406378:	mov	x3, x19
  40637c:	bl	402e20 <err@plt>
  406380:	mov	w2, #0xa                   	// #10
  406384:	b	406388 <ferror@plt+0x3538>
  406388:	stp	x29, x30, [sp, #-32]!
  40638c:	stp	x20, x19, [sp, #16]
  406390:	mov	x29, sp
  406394:	mov	x20, x1
  406398:	mov	x19, x0
  40639c:	bl	4064a0 <ferror@plt+0x3650>
  4063a0:	cmp	w0, #0x10, lsl #12
  4063a4:	b.cs	4063b4 <ferror@plt+0x3564>  // b.hs, b.nlast
  4063a8:	ldp	x20, x19, [sp, #16]
  4063ac:	ldp	x29, x30, [sp], #32
  4063b0:	ret
  4063b4:	bl	402da0 <__errno_location@plt>
  4063b8:	mov	w8, #0x22                  	// #34
  4063bc:	str	w8, [x0]
  4063c0:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4063c4:	ldr	w0, [x8, #1008]
  4063c8:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4063cc:	add	x1, x1, #0x146
  4063d0:	mov	x2, x20
  4063d4:	mov	x3, x19
  4063d8:	bl	402e20 <err@plt>
  4063dc:	mov	w2, #0x10                  	// #16
  4063e0:	b	406388 <ferror@plt+0x3538>
  4063e4:	stp	x29, x30, [sp, #-48]!
  4063e8:	mov	x29, sp
  4063ec:	str	x21, [sp, #16]
  4063f0:	stp	x20, x19, [sp, #32]
  4063f4:	mov	x20, x1
  4063f8:	mov	x19, x0
  4063fc:	str	xzr, [x29, #24]
  406400:	bl	402da0 <__errno_location@plt>
  406404:	str	wzr, [x0]
  406408:	cbz	x19, 406458 <ferror@plt+0x3608>
  40640c:	ldrb	w8, [x19]
  406410:	cbz	w8, 406458 <ferror@plt+0x3608>
  406414:	mov	x21, x0
  406418:	add	x1, x29, #0x18
  40641c:	mov	w2, #0xa                   	// #10
  406420:	mov	x0, x19
  406424:	bl	402780 <strtoimax@plt>
  406428:	ldr	w8, [x21]
  40642c:	cbnz	w8, 406474 <ferror@plt+0x3624>
  406430:	ldr	x8, [x29, #24]
  406434:	cmp	x8, x19
  406438:	b.eq	406458 <ferror@plt+0x3608>  // b.none
  40643c:	cbz	x8, 406448 <ferror@plt+0x35f8>
  406440:	ldrb	w8, [x8]
  406444:	cbnz	w8, 406458 <ferror@plt+0x3608>
  406448:	ldp	x20, x19, [sp, #32]
  40644c:	ldr	x21, [sp, #16]
  406450:	ldp	x29, x30, [sp], #48
  406454:	ret
  406458:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  40645c:	ldr	w0, [x8, #1008]
  406460:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406464:	add	x1, x1, #0x146
  406468:	mov	x2, x20
  40646c:	mov	x3, x19
  406470:	bl	402d50 <errx@plt>
  406474:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  406478:	ldr	w0, [x9, #1008]
  40647c:	cmp	w8, #0x22
  406480:	b.ne	406460 <ferror@plt+0x3610>  // b.any
  406484:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406488:	add	x1, x1, #0x146
  40648c:	mov	x2, x20
  406490:	mov	x3, x19
  406494:	bl	402e20 <err@plt>
  406498:	mov	w2, #0xa                   	// #10
  40649c:	b	4064a0 <ferror@plt+0x3650>
  4064a0:	stp	x29, x30, [sp, #-32]!
  4064a4:	stp	x20, x19, [sp, #16]
  4064a8:	mov	x29, sp
  4064ac:	mov	x20, x1
  4064b0:	mov	x19, x0
  4064b4:	bl	406504 <ferror@plt+0x36b4>
  4064b8:	lsr	x8, x0, #32
  4064bc:	cbnz	x8, 4064cc <ferror@plt+0x367c>
  4064c0:	ldp	x20, x19, [sp, #16]
  4064c4:	ldp	x29, x30, [sp], #32
  4064c8:	ret
  4064cc:	bl	402da0 <__errno_location@plt>
  4064d0:	mov	w8, #0x22                  	// #34
  4064d4:	str	w8, [x0]
  4064d8:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4064dc:	ldr	w0, [x8, #1008]
  4064e0:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4064e4:	add	x1, x1, #0x146
  4064e8:	mov	x2, x20
  4064ec:	mov	x3, x19
  4064f0:	bl	402e20 <err@plt>
  4064f4:	mov	w2, #0x10                  	// #16
  4064f8:	b	4064a0 <ferror@plt+0x3650>
  4064fc:	mov	w2, #0xa                   	// #10
  406500:	b	406504 <ferror@plt+0x36b4>
  406504:	sub	sp, sp, #0x40
  406508:	stp	x29, x30, [sp, #16]
  40650c:	stp	x22, x21, [sp, #32]
  406510:	stp	x20, x19, [sp, #48]
  406514:	add	x29, sp, #0x10
  406518:	mov	w21, w2
  40651c:	mov	x20, x1
  406520:	mov	x19, x0
  406524:	str	xzr, [sp, #8]
  406528:	bl	402da0 <__errno_location@plt>
  40652c:	str	wzr, [x0]
  406530:	cbz	x19, 406584 <ferror@plt+0x3734>
  406534:	ldrb	w8, [x19]
  406538:	cbz	w8, 406584 <ferror@plt+0x3734>
  40653c:	mov	x22, x0
  406540:	add	x1, sp, #0x8
  406544:	mov	x0, x19
  406548:	mov	w2, w21
  40654c:	bl	402af0 <strtoumax@plt>
  406550:	ldr	w8, [x22]
  406554:	cbnz	w8, 4065a0 <ferror@plt+0x3750>
  406558:	ldr	x8, [sp, #8]
  40655c:	cmp	x8, x19
  406560:	b.eq	406584 <ferror@plt+0x3734>  // b.none
  406564:	cbz	x8, 406570 <ferror@plt+0x3720>
  406568:	ldrb	w8, [x8]
  40656c:	cbnz	w8, 406584 <ferror@plt+0x3734>
  406570:	ldp	x20, x19, [sp, #48]
  406574:	ldp	x22, x21, [sp, #32]
  406578:	ldp	x29, x30, [sp, #16]
  40657c:	add	sp, sp, #0x40
  406580:	ret
  406584:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  406588:	ldr	w0, [x8, #1008]
  40658c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406590:	add	x1, x1, #0x146
  406594:	mov	x2, x20
  406598:	mov	x3, x19
  40659c:	bl	402d50 <errx@plt>
  4065a0:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  4065a4:	ldr	w0, [x9, #1008]
  4065a8:	cmp	w8, #0x22
  4065ac:	b.ne	40658c <ferror@plt+0x373c>  // b.any
  4065b0:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4065b4:	add	x1, x1, #0x146
  4065b8:	mov	x2, x20
  4065bc:	mov	x3, x19
  4065c0:	bl	402e20 <err@plt>
  4065c4:	mov	w2, #0x10                  	// #16
  4065c8:	b	406504 <ferror@plt+0x36b4>
  4065cc:	stp	x29, x30, [sp, #-48]!
  4065d0:	mov	x29, sp
  4065d4:	str	x21, [sp, #16]
  4065d8:	stp	x20, x19, [sp, #32]
  4065dc:	mov	x20, x1
  4065e0:	mov	x19, x0
  4065e4:	str	xzr, [x29, #24]
  4065e8:	bl	402da0 <__errno_location@plt>
  4065ec:	str	wzr, [x0]
  4065f0:	cbz	x19, 40663c <ferror@plt+0x37ec>
  4065f4:	ldrb	w8, [x19]
  4065f8:	cbz	w8, 40663c <ferror@plt+0x37ec>
  4065fc:	mov	x21, x0
  406600:	add	x1, x29, #0x18
  406604:	mov	x0, x19
  406608:	bl	4027b0 <strtod@plt>
  40660c:	ldr	w8, [x21]
  406610:	cbnz	w8, 406658 <ferror@plt+0x3808>
  406614:	ldr	x8, [x29, #24]
  406618:	cmp	x8, x19
  40661c:	b.eq	40663c <ferror@plt+0x37ec>  // b.none
  406620:	cbz	x8, 40662c <ferror@plt+0x37dc>
  406624:	ldrb	w8, [x8]
  406628:	cbnz	w8, 40663c <ferror@plt+0x37ec>
  40662c:	ldp	x20, x19, [sp, #32]
  406630:	ldr	x21, [sp, #16]
  406634:	ldp	x29, x30, [sp], #48
  406638:	ret
  40663c:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  406640:	ldr	w0, [x8, #1008]
  406644:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406648:	add	x1, x1, #0x146
  40664c:	mov	x2, x20
  406650:	mov	x3, x19
  406654:	bl	402d50 <errx@plt>
  406658:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  40665c:	ldr	w0, [x9, #1008]
  406660:	cmp	w8, #0x22
  406664:	b.ne	406644 <ferror@plt+0x37f4>  // b.any
  406668:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  40666c:	add	x1, x1, #0x146
  406670:	mov	x2, x20
  406674:	mov	x3, x19
  406678:	bl	402e20 <err@plt>
  40667c:	stp	x29, x30, [sp, #-48]!
  406680:	mov	x29, sp
  406684:	str	x21, [sp, #16]
  406688:	stp	x20, x19, [sp, #32]
  40668c:	mov	x20, x1
  406690:	mov	x19, x0
  406694:	str	xzr, [x29, #24]
  406698:	bl	402da0 <__errno_location@plt>
  40669c:	str	wzr, [x0]
  4066a0:	cbz	x19, 4066f0 <ferror@plt+0x38a0>
  4066a4:	ldrb	w8, [x19]
  4066a8:	cbz	w8, 4066f0 <ferror@plt+0x38a0>
  4066ac:	mov	x21, x0
  4066b0:	add	x1, x29, #0x18
  4066b4:	mov	w2, #0xa                   	// #10
  4066b8:	mov	x0, x19
  4066bc:	bl	402ba0 <strtol@plt>
  4066c0:	ldr	w8, [x21]
  4066c4:	cbnz	w8, 40670c <ferror@plt+0x38bc>
  4066c8:	ldr	x8, [x29, #24]
  4066cc:	cmp	x8, x19
  4066d0:	b.eq	4066f0 <ferror@plt+0x38a0>  // b.none
  4066d4:	cbz	x8, 4066e0 <ferror@plt+0x3890>
  4066d8:	ldrb	w8, [x8]
  4066dc:	cbnz	w8, 4066f0 <ferror@plt+0x38a0>
  4066e0:	ldp	x20, x19, [sp, #32]
  4066e4:	ldr	x21, [sp, #16]
  4066e8:	ldp	x29, x30, [sp], #48
  4066ec:	ret
  4066f0:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4066f4:	ldr	w0, [x8, #1008]
  4066f8:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4066fc:	add	x1, x1, #0x146
  406700:	mov	x2, x20
  406704:	mov	x3, x19
  406708:	bl	402d50 <errx@plt>
  40670c:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  406710:	ldr	w0, [x9, #1008]
  406714:	cmp	w8, #0x22
  406718:	b.ne	4066f8 <ferror@plt+0x38a8>  // b.any
  40671c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406720:	add	x1, x1, #0x146
  406724:	mov	x2, x20
  406728:	mov	x3, x19
  40672c:	bl	402e20 <err@plt>
  406730:	stp	x29, x30, [sp, #-48]!
  406734:	mov	x29, sp
  406738:	str	x21, [sp, #16]
  40673c:	stp	x20, x19, [sp, #32]
  406740:	mov	x20, x1
  406744:	mov	x19, x0
  406748:	str	xzr, [x29, #24]
  40674c:	bl	402da0 <__errno_location@plt>
  406750:	str	wzr, [x0]
  406754:	cbz	x19, 4067a4 <ferror@plt+0x3954>
  406758:	ldrb	w8, [x19]
  40675c:	cbz	w8, 4067a4 <ferror@plt+0x3954>
  406760:	mov	x21, x0
  406764:	add	x1, x29, #0x18
  406768:	mov	w2, #0xa                   	// #10
  40676c:	mov	x0, x19
  406770:	bl	4026e0 <strtoul@plt>
  406774:	ldr	w8, [x21]
  406778:	cbnz	w8, 4067c0 <ferror@plt+0x3970>
  40677c:	ldr	x8, [x29, #24]
  406780:	cmp	x8, x19
  406784:	b.eq	4067a4 <ferror@plt+0x3954>  // b.none
  406788:	cbz	x8, 406794 <ferror@plt+0x3944>
  40678c:	ldrb	w8, [x8]
  406790:	cbnz	w8, 4067a4 <ferror@plt+0x3954>
  406794:	ldp	x20, x19, [sp, #32]
  406798:	ldr	x21, [sp, #16]
  40679c:	ldp	x29, x30, [sp], #48
  4067a0:	ret
  4067a4:	adrp	x8, 41b000 <ferror@plt+0x181b0>
  4067a8:	ldr	w0, [x8, #1008]
  4067ac:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4067b0:	add	x1, x1, #0x146
  4067b4:	mov	x2, x20
  4067b8:	mov	x3, x19
  4067bc:	bl	402d50 <errx@plt>
  4067c0:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  4067c4:	ldr	w0, [x9, #1008]
  4067c8:	cmp	w8, #0x22
  4067cc:	b.ne	4067ac <ferror@plt+0x395c>  // b.any
  4067d0:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4067d4:	add	x1, x1, #0x146
  4067d8:	mov	x2, x20
  4067dc:	mov	x3, x19
  4067e0:	bl	402e20 <err@plt>
  4067e4:	sub	sp, sp, #0x30
  4067e8:	stp	x20, x19, [sp, #32]
  4067ec:	mov	x20, x1
  4067f0:	add	x1, sp, #0x8
  4067f4:	mov	x2, xzr
  4067f8:	stp	x29, x30, [sp, #16]
  4067fc:	add	x29, sp, #0x10
  406800:	mov	x19, x0
  406804:	bl	405cd0 <ferror@plt+0x2e80>
  406808:	cbnz	w0, 406820 <ferror@plt+0x39d0>
  40680c:	ldr	x0, [sp, #8]
  406810:	ldp	x20, x19, [sp, #32]
  406814:	ldp	x29, x30, [sp, #16]
  406818:	add	sp, sp, #0x30
  40681c:	ret
  406820:	bl	402da0 <__errno_location@plt>
  406824:	adrp	x9, 41b000 <ferror@plt+0x181b0>
  406828:	ldr	w8, [x0]
  40682c:	ldr	w0, [x9, #1008]
  406830:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  406834:	add	x1, x1, #0x146
  406838:	mov	x2, x20
  40683c:	mov	x3, x19
  406840:	cbnz	w8, 406848 <ferror@plt+0x39f8>
  406844:	bl	402d50 <errx@plt>
  406848:	bl	402e20 <err@plt>
  40684c:	stp	x29, x30, [sp, #-32]!
  406850:	str	x19, [sp, #16]
  406854:	mov	x19, x1
  406858:	mov	x1, x2
  40685c:	mov	x29, sp
  406860:	bl	4065cc <ferror@plt+0x377c>
  406864:	adrp	x8, 40a000 <ferror@plt+0x71b0>
  406868:	ldr	d1, [x8, #288]
  40686c:	fcvtzs	x8, d0
  406870:	scvtf	d2, x8
  406874:	fsub	d0, d0, d2
  406878:	fmul	d0, d0, d1
  40687c:	fcvtzs	x9, d0
  406880:	stp	x8, x9, [x19]
  406884:	ldr	x19, [sp, #16]
  406888:	ldp	x29, x30, [sp], #32
  40688c:	ret
  406890:	and	w8, w0, #0xf000
  406894:	sub	w8, w8, #0x1, lsl #12
  406898:	lsr	w9, w8, #12
  40689c:	cmp	w9, #0xb
  4068a0:	mov	w8, wzr
  4068a4:	b.hi	4068f8 <ferror@plt+0x3aa8>  // b.pmore
  4068a8:	adrp	x10, 40a000 <ferror@plt+0x71b0>
  4068ac:	add	x10, x10, #0x128
  4068b0:	adr	x11, 4068c4 <ferror@plt+0x3a74>
  4068b4:	ldrb	w12, [x10, x9]
  4068b8:	add	x11, x11, x12, lsl #2
  4068bc:	mov	w9, #0x64                  	// #100
  4068c0:	br	x11
  4068c4:	mov	w9, #0x70                  	// #112
  4068c8:	b	4068f0 <ferror@plt+0x3aa0>
  4068cc:	mov	w9, #0x63                  	// #99
  4068d0:	b	4068f0 <ferror@plt+0x3aa0>
  4068d4:	mov	w9, #0x62                  	// #98
  4068d8:	b	4068f0 <ferror@plt+0x3aa0>
  4068dc:	mov	w9, #0x6c                  	// #108
  4068e0:	b	4068f0 <ferror@plt+0x3aa0>
  4068e4:	mov	w9, #0x73                  	// #115
  4068e8:	b	4068f0 <ferror@plt+0x3aa0>
  4068ec:	mov	w9, #0x2d                  	// #45
  4068f0:	mov	w8, #0x1                   	// #1
  4068f4:	strb	w9, [x1]
  4068f8:	tst	w0, #0x100
  4068fc:	mov	w9, #0x72                  	// #114
  406900:	mov	w10, #0x2d                  	// #45
  406904:	add	x11, x1, x8
  406908:	mov	w12, #0x77                  	// #119
  40690c:	csel	w17, w10, w9, eq  // eq = none
  406910:	tst	w0, #0x80
  406914:	mov	w14, #0x53                  	// #83
  406918:	mov	w15, #0x73                  	// #115
  40691c:	mov	w16, #0x78                  	// #120
  406920:	strb	w17, [x11]
  406924:	csel	w17, w10, w12, eq  // eq = none
  406928:	tst	w0, #0x40
  40692c:	orr	x13, x8, #0x2
  406930:	strb	w17, [x11, #1]
  406934:	csel	w11, w15, w14, ne  // ne = any
  406938:	csel	w17, w16, w10, ne  // ne = any
  40693c:	tst	w0, #0x800
  406940:	csel	w11, w17, w11, eq  // eq = none
  406944:	add	x13, x13, x1
  406948:	tst	w0, #0x20
  40694c:	strb	w11, [x13]
  406950:	csel	w11, w10, w9, eq  // eq = none
  406954:	tst	w0, #0x10
  406958:	strb	w11, [x13, #1]
  40695c:	csel	w11, w10, w12, eq  // eq = none
  406960:	tst	w0, #0x8
  406964:	csel	w14, w15, w14, ne  // ne = any
  406968:	csel	w15, w16, w10, ne  // ne = any
  40696c:	tst	w0, #0x400
  406970:	orr	x8, x8, #0x6
  406974:	csel	w14, w15, w14, eq  // eq = none
  406978:	tst	w0, #0x4
  40697c:	add	x8, x8, x1
  406980:	csel	w9, w10, w9, eq  // eq = none
  406984:	tst	w0, #0x2
  406988:	mov	w17, #0x54                  	// #84
  40698c:	strb	w11, [x13, #2]
  406990:	mov	w11, #0x74                  	// #116
  406994:	strb	w14, [x13, #3]
  406998:	strb	w9, [x8]
  40699c:	csel	w9, w10, w12, eq  // eq = none
  4069a0:	tst	w0, #0x1
  4069a4:	strb	w9, [x8, #1]
  4069a8:	csel	w9, w11, w17, ne  // ne = any
  4069ac:	csel	w10, w16, w10, ne  // ne = any
  4069b0:	tst	w0, #0x200
  4069b4:	csel	w9, w10, w9, eq  // eq = none
  4069b8:	mov	x0, x1
  4069bc:	strb	w9, [x8, #2]
  4069c0:	strb	wzr, [x8, #3]
  4069c4:	ret
  4069c8:	sub	sp, sp, #0x50
  4069cc:	add	x8, sp, #0x8
  4069d0:	stp	x29, x30, [sp, #48]
  4069d4:	stp	x20, x19, [sp, #64]
  4069d8:	add	x29, sp, #0x30
  4069dc:	tbz	w0, #1, 4069ec <ferror@plt+0x3b9c>
  4069e0:	orr	x8, x8, #0x1
  4069e4:	mov	w9, #0x20                  	// #32
  4069e8:	strb	w9, [sp, #8]
  4069ec:	mov	x9, xzr
  4069f0:	add	x10, x9, #0xa
  4069f4:	lsr	x11, x1, x10
  4069f8:	cbz	x11, 406a10 <ferror@plt+0x3bc0>
  4069fc:	cmp	x10, #0x33
  406a00:	mov	x9, x10
  406a04:	b.cc	4069f0 <ferror@plt+0x3ba0>  // b.lo, b.ul, b.last
  406a08:	mov	w9, #0x3c                  	// #60
  406a0c:	b	406a14 <ferror@plt+0x3bc4>
  406a10:	cbz	w9, 406ac8 <ferror@plt+0x3c78>
  406a14:	mov	w10, #0x6667                	// #26215
  406a18:	movk	w10, #0x6666, lsl #16
  406a1c:	smull	x10, w9, w10
  406a20:	adrp	x11, 40a000 <ferror@plt+0x71b0>
  406a24:	lsr	x12, x10, #63
  406a28:	asr	x10, x10, #34
  406a2c:	add	x11, x11, #0x14f
  406a30:	add	w10, w10, w12
  406a34:	ldrb	w12, [x11, w10, sxtw]
  406a38:	mov	x10, #0xffffffffffffffff    	// #-1
  406a3c:	lsl	x10, x10, x9
  406a40:	mov	x11, x8
  406a44:	lsr	x19, x1, x9
  406a48:	bic	x10, x1, x10
  406a4c:	strb	w12, [x11], #1
  406a50:	tbz	w0, #0, 406a6c <ferror@plt+0x3c1c>
  406a54:	add	w12, w9, #0x9
  406a58:	cmp	w12, #0x13
  406a5c:	b.cc	406a6c <ferror@plt+0x3c1c>  // b.lo, b.ul, b.last
  406a60:	mov	w11, #0x4269                	// #17001
  406a64:	sturh	w11, [x8, #1]
  406a68:	add	x11, x8, #0x3
  406a6c:	strb	wzr, [x11]
  406a70:	cbz	x10, 406b40 <ferror@plt+0x3cf0>
  406a74:	sub	w8, w9, #0xa
  406a78:	lsr	x8, x10, x8
  406a7c:	tbnz	w0, #2, 406a94 <ferror@plt+0x3c44>
  406a80:	sub	x9, x8, #0x3b6
  406a84:	cmp	x9, #0x64
  406a88:	b.cs	406ad8 <ferror@plt+0x3c88>  // b.hs, b.nlast
  406a8c:	add	w19, w19, #0x1
  406a90:	b	406b40 <ferror@plt+0x3cf0>
  406a94:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406a98:	add	x8, x8, #0x5
  406a9c:	movk	x9, #0xcccd
  406aa0:	umulh	x10, x8, x9
  406aa4:	lsr	x20, x10, #3
  406aa8:	mul	x9, x20, x9
  406aac:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406ab0:	ror	x9, x9, #1
  406ab4:	movk	x10, #0x1999, lsl #48
  406ab8:	cmp	x9, x10
  406abc:	b.ls	406adc <ferror@plt+0x3c8c>  // b.plast
  406ac0:	cbnz	x20, 406afc <ferror@plt+0x3cac>
  406ac4:	b	406b40 <ferror@plt+0x3cf0>
  406ac8:	mov	w9, #0x42                  	// #66
  406acc:	strh	w9, [x8]
  406ad0:	mov	w19, w1
  406ad4:	b	406b40 <ferror@plt+0x3cf0>
  406ad8:	add	x8, x8, #0x32
  406adc:	mov	x9, #0xf5c3                	// #62915
  406ae0:	movk	x9, #0x5c28, lsl #16
  406ae4:	movk	x9, #0xc28f, lsl #32
  406ae8:	lsr	x8, x8, #2
  406aec:	movk	x9, #0x28f5, lsl #48
  406af0:	umulh	x8, x8, x9
  406af4:	lsr	x20, x8, #2
  406af8:	cbz	x20, 406b40 <ferror@plt+0x3cf0>
  406afc:	bl	4028f0 <localeconv@plt>
  406b00:	cbz	x0, 406b14 <ferror@plt+0x3cc4>
  406b04:	ldr	x4, [x0]
  406b08:	cbz	x4, 406b14 <ferror@plt+0x3cc4>
  406b0c:	ldrb	w8, [x4]
  406b10:	cbnz	w8, 406b1c <ferror@plt+0x3ccc>
  406b14:	adrp	x4, 40a000 <ferror@plt+0x71b0>
  406b18:	add	x4, x4, #0x2a9
  406b1c:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  406b20:	add	x2, x2, #0x157
  406b24:	add	x0, sp, #0x10
  406b28:	add	x6, sp, #0x8
  406b2c:	mov	w1, #0x20                  	// #32
  406b30:	mov	w3, w19
  406b34:	mov	x5, x20
  406b38:	bl	4028e0 <snprintf@plt>
  406b3c:	b	406b5c <ferror@plt+0x3d0c>
  406b40:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  406b44:	add	x2, x2, #0x161
  406b48:	add	x0, sp, #0x10
  406b4c:	add	x4, sp, #0x8
  406b50:	mov	w1, #0x20                  	// #32
  406b54:	mov	w3, w19
  406b58:	bl	4028e0 <snprintf@plt>
  406b5c:	add	x0, sp, #0x10
  406b60:	bl	402a80 <strdup@plt>
  406b64:	ldp	x20, x19, [sp, #64]
  406b68:	ldp	x29, x30, [sp, #48]
  406b6c:	add	sp, sp, #0x50
  406b70:	ret
  406b74:	stp	x29, x30, [sp, #-64]!
  406b78:	stp	x24, x23, [sp, #16]
  406b7c:	stp	x22, x21, [sp, #32]
  406b80:	stp	x20, x19, [sp, #48]
  406b84:	mov	x29, sp
  406b88:	cbz	x0, 406c3c <ferror@plt+0x3dec>
  406b8c:	mov	x19, x3
  406b90:	mov	x9, x0
  406b94:	mov	w0, #0xffffffff            	// #-1
  406b98:	cbz	x3, 406c40 <ferror@plt+0x3df0>
  406b9c:	mov	x20, x2
  406ba0:	cbz	x2, 406c40 <ferror@plt+0x3df0>
  406ba4:	mov	x21, x1
  406ba8:	cbz	x1, 406c40 <ferror@plt+0x3df0>
  406bac:	ldrb	w10, [x9]
  406bb0:	cbz	w10, 406c40 <ferror@plt+0x3df0>
  406bb4:	mov	x23, xzr
  406bb8:	mov	x8, xzr
  406bbc:	add	x22, x9, #0x1
  406bc0:	cmp	x23, x20
  406bc4:	b.cs	406c54 <ferror@plt+0x3e04>  // b.hs, b.nlast
  406bc8:	and	w11, w10, #0xff
  406bcc:	ldrb	w10, [x22]
  406bd0:	sub	x9, x22, #0x1
  406bd4:	cmp	x8, #0x0
  406bd8:	csel	x8, x9, x8, eq  // eq = none
  406bdc:	cmp	w11, #0x2c
  406be0:	csel	x9, x9, xzr, eq  // eq = none
  406be4:	cmp	w10, #0x0
  406be8:	csel	x24, x22, x9, eq  // eq = none
  406bec:	cbz	x8, 406c28 <ferror@plt+0x3dd8>
  406bf0:	cbz	x24, 406c28 <ferror@plt+0x3dd8>
  406bf4:	subs	x1, x24, x8
  406bf8:	b.ls	406c3c <ferror@plt+0x3dec>  // b.plast
  406bfc:	mov	x0, x8
  406c00:	blr	x19
  406c04:	cmn	w0, #0x1
  406c08:	b.eq	406c3c <ferror@plt+0x3dec>  // b.none
  406c0c:	str	w0, [x21, x23, lsl #2]
  406c10:	ldrb	w8, [x24]
  406c14:	add	x0, x23, #0x1
  406c18:	cbz	w8, 406c40 <ferror@plt+0x3df0>
  406c1c:	ldrb	w10, [x22]
  406c20:	mov	x8, xzr
  406c24:	b	406c2c <ferror@plt+0x3ddc>
  406c28:	mov	x0, x23
  406c2c:	add	x22, x22, #0x1
  406c30:	mov	x23, x0
  406c34:	cbnz	w10, 406bc0 <ferror@plt+0x3d70>
  406c38:	b	406c40 <ferror@plt+0x3df0>
  406c3c:	mov	w0, #0xffffffff            	// #-1
  406c40:	ldp	x20, x19, [sp, #48]
  406c44:	ldp	x22, x21, [sp, #32]
  406c48:	ldp	x24, x23, [sp, #16]
  406c4c:	ldp	x29, x30, [sp], #64
  406c50:	ret
  406c54:	mov	w0, #0xfffffffe            	// #-2
  406c58:	b	406c40 <ferror@plt+0x3df0>
  406c5c:	stp	x29, x30, [sp, #-32]!
  406c60:	str	x19, [sp, #16]
  406c64:	mov	x29, sp
  406c68:	cbz	x0, 406c8c <ferror@plt+0x3e3c>
  406c6c:	mov	x19, x3
  406c70:	mov	w8, #0xffffffff            	// #-1
  406c74:	cbz	x3, 406c90 <ferror@plt+0x3e40>
  406c78:	ldrb	w9, [x0]
  406c7c:	cbz	w9, 406c90 <ferror@plt+0x3e40>
  406c80:	ldr	x8, [x19]
  406c84:	cmp	x8, x2
  406c88:	b.ls	406ca0 <ferror@plt+0x3e50>  // b.plast
  406c8c:	mov	w8, #0xffffffff            	// #-1
  406c90:	ldr	x19, [sp, #16]
  406c94:	mov	w0, w8
  406c98:	ldp	x29, x30, [sp], #32
  406c9c:	ret
  406ca0:	cmp	w9, #0x2b
  406ca4:	b.ne	406cb0 <ferror@plt+0x3e60>  // b.any
  406ca8:	add	x0, x0, #0x1
  406cac:	b	406cb8 <ferror@plt+0x3e68>
  406cb0:	mov	x8, xzr
  406cb4:	str	xzr, [x19]
  406cb8:	add	x1, x1, x8, lsl #2
  406cbc:	sub	x2, x2, x8
  406cc0:	mov	x3, x4
  406cc4:	bl	406b74 <ferror@plt+0x3d24>
  406cc8:	mov	w8, w0
  406ccc:	cmp	w0, #0x1
  406cd0:	b.lt	406c90 <ferror@plt+0x3e40>  // b.tstop
  406cd4:	ldr	x9, [x19]
  406cd8:	add	x9, x9, w8, uxtw
  406cdc:	str	x9, [x19]
  406ce0:	b	406c90 <ferror@plt+0x3e40>
  406ce4:	stp	x29, x30, [sp, #-64]!
  406ce8:	mov	x8, x0
  406cec:	mov	w0, #0xffffffea            	// #-22
  406cf0:	str	x23, [sp, #16]
  406cf4:	stp	x22, x21, [sp, #32]
  406cf8:	stp	x20, x19, [sp, #48]
  406cfc:	mov	x29, sp
  406d00:	cbz	x1, 406da0 <ferror@plt+0x3f50>
  406d04:	cbz	x8, 406da0 <ferror@plt+0x3f50>
  406d08:	mov	x19, x2
  406d0c:	cbz	x2, 406da0 <ferror@plt+0x3f50>
  406d10:	ldrb	w9, [x8]
  406d14:	cbz	w9, 406d9c <ferror@plt+0x3f4c>
  406d18:	mov	x20, x1
  406d1c:	mov	x0, xzr
  406d20:	add	x21, x8, #0x1
  406d24:	mov	w22, #0x1                   	// #1
  406d28:	mov	x8, x21
  406d2c:	ldrb	w10, [x8], #-1
  406d30:	and	w9, w9, #0xff
  406d34:	cmp	x0, #0x0
  406d38:	csel	x0, x8, x0, eq  // eq = none
  406d3c:	cmp	w9, #0x2c
  406d40:	csel	x8, x8, xzr, eq  // eq = none
  406d44:	cmp	w10, #0x0
  406d48:	mov	w9, w10
  406d4c:	csel	x23, x21, x8, eq  // eq = none
  406d50:	cbz	x0, 406d94 <ferror@plt+0x3f44>
  406d54:	cbz	x23, 406d94 <ferror@plt+0x3f44>
  406d58:	subs	x1, x23, x0
  406d5c:	b.ls	406db4 <ferror@plt+0x3f64>  // b.plast
  406d60:	blr	x19
  406d64:	tbnz	w0, #31, 406da0 <ferror@plt+0x3f50>
  406d68:	mov	w8, w0
  406d6c:	lsr	x8, x8, #3
  406d70:	ldrb	w9, [x20, x8]
  406d74:	and	w10, w0, #0x7
  406d78:	lsl	w10, w22, w10
  406d7c:	orr	w9, w9, w10
  406d80:	strb	w9, [x20, x8]
  406d84:	ldrb	w8, [x23]
  406d88:	cbz	w8, 406d9c <ferror@plt+0x3f4c>
  406d8c:	ldrb	w9, [x21]
  406d90:	mov	x0, xzr
  406d94:	add	x21, x21, #0x1
  406d98:	cbnz	w9, 406d28 <ferror@plt+0x3ed8>
  406d9c:	mov	w0, wzr
  406da0:	ldp	x20, x19, [sp, #48]
  406da4:	ldp	x22, x21, [sp, #32]
  406da8:	ldr	x23, [sp, #16]
  406dac:	ldp	x29, x30, [sp], #64
  406db0:	ret
  406db4:	mov	w0, #0xffffffff            	// #-1
  406db8:	b	406da0 <ferror@plt+0x3f50>
  406dbc:	stp	x29, x30, [sp, #-48]!
  406dc0:	mov	x8, x0
  406dc4:	mov	w0, #0xffffffea            	// #-22
  406dc8:	stp	x22, x21, [sp, #16]
  406dcc:	stp	x20, x19, [sp, #32]
  406dd0:	mov	x29, sp
  406dd4:	cbz	x1, 406e60 <ferror@plt+0x4010>
  406dd8:	cbz	x8, 406e60 <ferror@plt+0x4010>
  406ddc:	mov	x19, x2
  406de0:	cbz	x2, 406e60 <ferror@plt+0x4010>
  406de4:	ldrb	w9, [x8]
  406de8:	cbz	w9, 406e5c <ferror@plt+0x400c>
  406dec:	mov	x20, x1
  406df0:	mov	x0, xzr
  406df4:	add	x21, x8, #0x1
  406df8:	mov	x8, x21
  406dfc:	ldrb	w10, [x8], #-1
  406e00:	and	w9, w9, #0xff
  406e04:	cmp	x0, #0x0
  406e08:	csel	x0, x8, x0, eq  // eq = none
  406e0c:	cmp	w9, #0x2c
  406e10:	csel	x8, x8, xzr, eq  // eq = none
  406e14:	cmp	w10, #0x0
  406e18:	mov	w9, w10
  406e1c:	csel	x22, x21, x8, eq  // eq = none
  406e20:	cbz	x0, 406e54 <ferror@plt+0x4004>
  406e24:	cbz	x22, 406e54 <ferror@plt+0x4004>
  406e28:	subs	x1, x22, x0
  406e2c:	b.ls	406e70 <ferror@plt+0x4020>  // b.plast
  406e30:	blr	x19
  406e34:	tbnz	x0, #63, 406e60 <ferror@plt+0x4010>
  406e38:	ldr	x8, [x20]
  406e3c:	orr	x8, x8, x0
  406e40:	str	x8, [x20]
  406e44:	ldrb	w8, [x22]
  406e48:	cbz	w8, 406e5c <ferror@plt+0x400c>
  406e4c:	ldrb	w9, [x21]
  406e50:	mov	x0, xzr
  406e54:	add	x21, x21, #0x1
  406e58:	cbnz	w9, 406df8 <ferror@plt+0x3fa8>
  406e5c:	mov	w0, wzr
  406e60:	ldp	x20, x19, [sp, #32]
  406e64:	ldp	x22, x21, [sp, #16]
  406e68:	ldp	x29, x30, [sp], #48
  406e6c:	ret
  406e70:	mov	w0, #0xffffffff            	// #-1
  406e74:	b	406e60 <ferror@plt+0x4010>
  406e78:	stp	x29, x30, [sp, #-64]!
  406e7c:	mov	x29, sp
  406e80:	str	x23, [sp, #16]
  406e84:	stp	x22, x21, [sp, #32]
  406e88:	stp	x20, x19, [sp, #48]
  406e8c:	str	xzr, [x29, #24]
  406e90:	cbz	x0, 406f68 <ferror@plt+0x4118>
  406e94:	mov	w21, w3
  406e98:	mov	x19, x2
  406e9c:	mov	x23, x1
  406ea0:	mov	x22, x0
  406ea4:	str	w3, [x1]
  406ea8:	str	w3, [x2]
  406eac:	bl	402da0 <__errno_location@plt>
  406eb0:	str	wzr, [x0]
  406eb4:	ldrb	w8, [x22]
  406eb8:	mov	x20, x0
  406ebc:	cmp	w8, #0x3a
  406ec0:	b.ne	406ecc <ferror@plt+0x407c>  // b.any
  406ec4:	add	x21, x22, #0x1
  406ec8:	b	406f28 <ferror@plt+0x40d8>
  406ecc:	add	x1, x29, #0x18
  406ed0:	mov	w2, #0xa                   	// #10
  406ed4:	mov	x0, x22
  406ed8:	bl	402ba0 <strtol@plt>
  406edc:	str	w0, [x23]
  406ee0:	str	w0, [x19]
  406ee4:	ldr	x8, [x29, #24]
  406ee8:	mov	w0, #0xffffffff            	// #-1
  406eec:	cmp	x8, x22
  406ef0:	b.eq	406f68 <ferror@plt+0x4118>  // b.none
  406ef4:	ldr	w9, [x20]
  406ef8:	cbnz	w9, 406f68 <ferror@plt+0x4118>
  406efc:	cbz	x8, 406f68 <ferror@plt+0x4118>
  406f00:	ldrb	w9, [x8]
  406f04:	cmp	w9, #0x2d
  406f08:	b.eq	406f1c <ferror@plt+0x40cc>  // b.none
  406f0c:	cmp	w9, #0x3a
  406f10:	b.ne	406f64 <ferror@plt+0x4114>  // b.any
  406f14:	ldrb	w9, [x8, #1]
  406f18:	cbz	w9, 406f7c <ferror@plt+0x412c>
  406f1c:	add	x21, x8, #0x1
  406f20:	str	xzr, [x29, #24]
  406f24:	str	wzr, [x20]
  406f28:	add	x1, x29, #0x18
  406f2c:	mov	w2, #0xa                   	// #10
  406f30:	mov	x0, x21
  406f34:	bl	402ba0 <strtol@plt>
  406f38:	str	w0, [x19]
  406f3c:	ldr	w8, [x20]
  406f40:	mov	w0, #0xffffffff            	// #-1
  406f44:	cbnz	w8, 406f68 <ferror@plt+0x4118>
  406f48:	ldr	x8, [x29, #24]
  406f4c:	cbz	x8, 406f68 <ferror@plt+0x4118>
  406f50:	cmp	x8, x21
  406f54:	mov	w0, #0xffffffff            	// #-1
  406f58:	b.eq	406f68 <ferror@plt+0x4118>  // b.none
  406f5c:	ldrb	w8, [x8]
  406f60:	cbnz	w8, 406f68 <ferror@plt+0x4118>
  406f64:	mov	w0, wzr
  406f68:	ldp	x20, x19, [sp, #48]
  406f6c:	ldp	x22, x21, [sp, #32]
  406f70:	ldr	x23, [sp, #16]
  406f74:	ldp	x29, x30, [sp], #64
  406f78:	ret
  406f7c:	str	w21, [x19]
  406f80:	b	406f64 <ferror@plt+0x4114>
  406f84:	sub	sp, sp, #0x40
  406f88:	mov	w8, wzr
  406f8c:	stp	x29, x30, [sp, #16]
  406f90:	str	x21, [sp, #32]
  406f94:	stp	x20, x19, [sp, #48]
  406f98:	add	x29, sp, #0x10
  406f9c:	cbz	x1, 40703c <ferror@plt+0x41ec>
  406fa0:	cbz	x0, 40703c <ferror@plt+0x41ec>
  406fa4:	mov	x20, x1
  406fa8:	add	x1, x29, #0x18
  406fac:	bl	407054 <ferror@plt+0x4204>
  406fb0:	mov	x19, x0
  406fb4:	add	x1, sp, #0x8
  406fb8:	mov	x0, x20
  406fbc:	bl	407054 <ferror@plt+0x4204>
  406fc0:	ldr	x20, [x29, #24]
  406fc4:	ldr	x8, [sp, #8]
  406fc8:	mov	x21, x0
  406fcc:	add	x9, x8, x20
  406fd0:	cmp	x9, #0x1
  406fd4:	b.eq	406fe0 <ferror@plt+0x4190>  // b.none
  406fd8:	cbnz	x9, 407000 <ferror@plt+0x41b0>
  406fdc:	b	407038 <ferror@plt+0x41e8>
  406fe0:	cbz	x19, 406ff0 <ferror@plt+0x41a0>
  406fe4:	ldrb	w9, [x19]
  406fe8:	cmp	w9, #0x2f
  406fec:	b.eq	407038 <ferror@plt+0x41e8>  // b.none
  406ff0:	cbz	x21, 407030 <ferror@plt+0x41e0>
  406ff4:	ldrb	w9, [x21]
  406ff8:	cmp	w9, #0x2f
  406ffc:	b.eq	407038 <ferror@plt+0x41e8>  // b.none
  407000:	cbz	x19, 407030 <ferror@plt+0x41e0>
  407004:	cbz	x21, 407030 <ferror@plt+0x41e0>
  407008:	cmp	x20, x8
  40700c:	b.ne	407030 <ferror@plt+0x41e0>  // b.any
  407010:	mov	x0, x19
  407014:	mov	x1, x21
  407018:	mov	x2, x20
  40701c:	bl	402960 <strncmp@plt>
  407020:	cbnz	w0, 407030 <ferror@plt+0x41e0>
  407024:	add	x0, x19, x20
  407028:	add	x20, x21, x20
  40702c:	b	406fa8 <ferror@plt+0x4158>
  407030:	mov	w8, wzr
  407034:	b	40703c <ferror@plt+0x41ec>
  407038:	mov	w8, #0x1                   	// #1
  40703c:	ldp	x20, x19, [sp, #48]
  407040:	ldr	x21, [sp, #32]
  407044:	ldp	x29, x30, [sp, #16]
  407048:	mov	w0, w8
  40704c:	add	sp, sp, #0x40
  407050:	ret
  407054:	mov	x8, x0
  407058:	str	xzr, [x1]
  40705c:	mov	x0, x8
  407060:	cbz	x8, 40708c <ferror@plt+0x423c>
  407064:	ldrb	w8, [x0]
  407068:	cmp	w8, #0x2f
  40706c:	b.ne	407084 <ferror@plt+0x4234>  // b.any
  407070:	mov	x8, x0
  407074:	ldrb	w9, [x8, #1]!
  407078:	cmp	w9, #0x2f
  40707c:	b.eq	40705c <ferror@plt+0x420c>  // b.none
  407080:	b	407090 <ferror@plt+0x4240>
  407084:	cbnz	w8, 407090 <ferror@plt+0x4240>
  407088:	mov	x0, xzr
  40708c:	ret
  407090:	mov	w8, #0x1                   	// #1
  407094:	str	x8, [x1]
  407098:	ldrb	w9, [x0, x8]
  40709c:	cbz	w9, 40708c <ferror@plt+0x423c>
  4070a0:	cmp	w9, #0x2f
  4070a4:	b.eq	40708c <ferror@plt+0x423c>  // b.none
  4070a8:	add	x8, x8, #0x1
  4070ac:	b	407094 <ferror@plt+0x4244>
  4070b0:	stp	x29, x30, [sp, #-64]!
  4070b4:	orr	x8, x0, x1
  4070b8:	stp	x24, x23, [sp, #16]
  4070bc:	stp	x22, x21, [sp, #32]
  4070c0:	stp	x20, x19, [sp, #48]
  4070c4:	mov	x29, sp
  4070c8:	cbz	x8, 4070fc <ferror@plt+0x42ac>
  4070cc:	mov	x19, x1
  4070d0:	mov	x21, x0
  4070d4:	mov	x20, x2
  4070d8:	cbz	x0, 407118 <ferror@plt+0x42c8>
  4070dc:	cbz	x19, 407134 <ferror@plt+0x42e4>
  4070e0:	mov	x0, x21
  4070e4:	bl	4026f0 <strlen@plt>
  4070e8:	mvn	x8, x0
  4070ec:	cmp	x8, x20
  4070f0:	b.cs	40713c <ferror@plt+0x42ec>  // b.hs, b.nlast
  4070f4:	mov	x22, xzr
  4070f8:	b	407178 <ferror@plt+0x4328>
  4070fc:	adrp	x0, 409000 <ferror@plt+0x61b0>
  407100:	add	x0, x0, #0x6cb
  407104:	ldp	x20, x19, [sp, #48]
  407108:	ldp	x22, x21, [sp, #32]
  40710c:	ldp	x24, x23, [sp, #16]
  407110:	ldp	x29, x30, [sp], #64
  407114:	b	402a80 <strdup@plt>
  407118:	mov	x0, x19
  40711c:	mov	x1, x20
  407120:	ldp	x20, x19, [sp, #48]
  407124:	ldp	x22, x21, [sp, #32]
  407128:	ldp	x24, x23, [sp, #16]
  40712c:	ldp	x29, x30, [sp], #64
  407130:	b	402c60 <strndup@plt>
  407134:	mov	x0, x21
  407138:	b	407104 <ferror@plt+0x42b4>
  40713c:	add	x24, x0, x20
  407140:	mov	x23, x0
  407144:	add	x0, x24, #0x1
  407148:	bl	402940 <malloc@plt>
  40714c:	mov	x22, x0
  407150:	cbz	x0, 407178 <ferror@plt+0x4328>
  407154:	mov	x0, x22
  407158:	mov	x1, x21
  40715c:	mov	x2, x23
  407160:	bl	4026a0 <memcpy@plt>
  407164:	add	x0, x22, x23
  407168:	mov	x1, x19
  40716c:	mov	x2, x20
  407170:	bl	4026a0 <memcpy@plt>
  407174:	strb	wzr, [x22, x24]
  407178:	mov	x0, x22
  40717c:	ldp	x20, x19, [sp, #48]
  407180:	ldp	x22, x21, [sp, #32]
  407184:	ldp	x24, x23, [sp, #16]
  407188:	ldp	x29, x30, [sp], #64
  40718c:	ret
  407190:	stp	x29, x30, [sp, #-32]!
  407194:	stp	x20, x19, [sp, #16]
  407198:	mov	x19, x1
  40719c:	mov	x20, x0
  4071a0:	mov	x29, sp
  4071a4:	cbz	x1, 4071b8 <ferror@plt+0x4368>
  4071a8:	mov	x0, x19
  4071ac:	bl	4026f0 <strlen@plt>
  4071b0:	mov	x2, x0
  4071b4:	b	4071bc <ferror@plt+0x436c>
  4071b8:	mov	x2, xzr
  4071bc:	mov	x0, x20
  4071c0:	mov	x1, x19
  4071c4:	ldp	x20, x19, [sp, #16]
  4071c8:	ldp	x29, x30, [sp], #32
  4071cc:	b	4070b0 <ferror@plt+0x4260>
  4071d0:	sub	sp, sp, #0x120
  4071d4:	stp	x29, x30, [sp, #256]
  4071d8:	add	x29, sp, #0x100
  4071dc:	add	x9, sp, #0x80
  4071e0:	mov	x10, sp
  4071e4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4071e8:	add	x8, x29, #0x20
  4071ec:	movk	x11, #0xff80, lsl #32
  4071f0:	add	x9, x9, #0x30
  4071f4:	add	x10, x10, #0x80
  4071f8:	stp	x8, x9, [x29, #-32]
  4071fc:	stp	x10, x11, [x29, #-16]
  407200:	stp	q1, q2, [sp, #16]
  407204:	str	q0, [sp]
  407208:	ldp	q0, q1, [x29, #-32]
  40720c:	stp	x28, x19, [sp, #272]
  407210:	mov	x19, x0
  407214:	stp	x2, x3, [sp, #128]
  407218:	sub	x0, x29, #0x28
  40721c:	sub	x2, x29, #0x50
  407220:	stp	x4, x5, [sp, #144]
  407224:	stp	x6, x7, [sp, #160]
  407228:	stp	q3, q4, [sp, #48]
  40722c:	stp	q5, q6, [sp, #80]
  407230:	str	q7, [sp, #112]
  407234:	stp	q0, q1, [x29, #-80]
  407238:	bl	402c40 <vasprintf@plt>
  40723c:	tbnz	w0, #31, 407264 <ferror@plt+0x4414>
  407240:	ldur	x1, [x29, #-40]
  407244:	mov	w2, w0
  407248:	mov	x0, x19
  40724c:	bl	4070b0 <ferror@plt+0x4260>
  407250:	ldur	x8, [x29, #-40]
  407254:	mov	x19, x0
  407258:	mov	x0, x8
  40725c:	bl	402bf0 <free@plt>
  407260:	b	407268 <ferror@plt+0x4418>
  407264:	mov	x19, xzr
  407268:	mov	x0, x19
  40726c:	ldp	x28, x19, [sp, #272]
  407270:	ldp	x29, x30, [sp, #256]
  407274:	add	sp, sp, #0x120
  407278:	ret
  40727c:	stp	x29, x30, [sp, #-80]!
  407280:	stp	x24, x23, [sp, #32]
  407284:	stp	x22, x21, [sp, #48]
  407288:	stp	x20, x19, [sp, #64]
  40728c:	ldr	x19, [x0]
  407290:	str	x25, [sp, #16]
  407294:	mov	x29, sp
  407298:	ldrb	w8, [x19]
  40729c:	cbz	w8, 40739c <ferror@plt+0x454c>
  4072a0:	mov	x20, x0
  4072a4:	mov	x22, x1
  4072a8:	mov	x0, x19
  4072ac:	mov	x1, x2
  4072b0:	mov	w23, w3
  4072b4:	mov	x21, x2
  4072b8:	bl	402c70 <strspn@plt>
  4072bc:	add	x19, x19, x0
  4072c0:	ldrb	w25, [x19]
  4072c4:	cbz	x25, 407398 <ferror@plt+0x4548>
  4072c8:	cbz	w23, 40734c <ferror@plt+0x44fc>
  4072cc:	cmp	w25, #0x3f
  4072d0:	b.hi	407368 <ferror@plt+0x4518>  // b.pmore
  4072d4:	mov	w8, #0x1                   	// #1
  4072d8:	mov	x9, #0x1                   	// #1
  4072dc:	lsl	x8, x8, x25
  4072e0:	movk	x9, #0x84, lsl #32
  4072e4:	and	x8, x8, x9
  4072e8:	cbz	x8, 407368 <ferror@plt+0x4518>
  4072ec:	add	x23, x19, #0x1
  4072f0:	add	x1, x29, #0x1c
  4072f4:	mov	x0, x23
  4072f8:	strb	w25, [x29, #28]
  4072fc:	strb	wzr, [x29, #29]
  407300:	bl	4073bc <ferror@plt+0x456c>
  407304:	str	x0, [x22]
  407308:	add	x8, x0, x19
  40730c:	ldrb	w8, [x8, #1]
  407310:	cbz	w8, 407398 <ferror@plt+0x4548>
  407314:	cmp	w8, w25
  407318:	b.ne	407398 <ferror@plt+0x4548>  // b.any
  40731c:	add	x8, x0, x19
  407320:	ldrsb	w1, [x8, #2]
  407324:	mov	x24, x0
  407328:	cbz	w1, 407338 <ferror@plt+0x44e8>
  40732c:	mov	x0, x21
  407330:	bl	402c80 <strchr@plt>
  407334:	cbz	x0, 407398 <ferror@plt+0x4548>
  407338:	add	x8, x19, x24
  40733c:	add	x8, x8, #0x2
  407340:	str	x8, [x20]
  407344:	mov	x19, x23
  407348:	b	4073a0 <ferror@plt+0x4550>
  40734c:	mov	x0, x19
  407350:	mov	x1, x21
  407354:	bl	402d60 <strcspn@plt>
  407358:	add	x8, x19, x0
  40735c:	str	x0, [x22]
  407360:	str	x8, [x20]
  407364:	b	4073a0 <ferror@plt+0x4550>
  407368:	mov	x0, x19
  40736c:	mov	x1, x21
  407370:	bl	4073bc <ferror@plt+0x456c>
  407374:	str	x0, [x22]
  407378:	add	x22, x19, x0
  40737c:	ldrsb	w1, [x22]
  407380:	cbz	w1, 407390 <ferror@plt+0x4540>
  407384:	mov	x0, x21
  407388:	bl	402c80 <strchr@plt>
  40738c:	cbz	x0, 407398 <ferror@plt+0x4548>
  407390:	str	x22, [x20]
  407394:	b	4073a0 <ferror@plt+0x4550>
  407398:	str	x19, [x20]
  40739c:	mov	x19, xzr
  4073a0:	mov	x0, x19
  4073a4:	ldp	x20, x19, [sp, #64]
  4073a8:	ldp	x22, x21, [sp, #48]
  4073ac:	ldp	x24, x23, [sp, #32]
  4073b0:	ldr	x25, [sp, #16]
  4073b4:	ldp	x29, x30, [sp], #80
  4073b8:	ret
  4073bc:	stp	x29, x30, [sp, #-48]!
  4073c0:	stp	x20, x19, [sp, #32]
  4073c4:	ldrb	w9, [x0]
  4073c8:	str	x21, [sp, #16]
  4073cc:	mov	x29, sp
  4073d0:	cbz	w9, 40742c <ferror@plt+0x45dc>
  4073d4:	mov	x19, x1
  4073d8:	mov	x21, xzr
  4073dc:	mov	w8, wzr
  4073e0:	add	x20, x0, #0x1
  4073e4:	cbz	w8, 4073fc <ferror@plt+0x45ac>
  4073e8:	mov	w8, wzr
  4073ec:	ldrb	w9, [x20, x21]
  4073f0:	add	x21, x21, #0x1
  4073f4:	cbnz	w9, 4073e4 <ferror@plt+0x4594>
  4073f8:	b	407428 <ferror@plt+0x45d8>
  4073fc:	and	w8, w9, #0xff
  407400:	cmp	w8, #0x5c
  407404:	b.ne	407410 <ferror@plt+0x45c0>  // b.any
  407408:	mov	w8, #0x1                   	// #1
  40740c:	b	4073ec <ferror@plt+0x459c>
  407410:	sxtb	w1, w9
  407414:	mov	x0, x19
  407418:	bl	402c80 <strchr@plt>
  40741c:	cbz	x0, 4073e8 <ferror@plt+0x4598>
  407420:	mov	w8, wzr
  407424:	b	407434 <ferror@plt+0x45e4>
  407428:	b	407434 <ferror@plt+0x45e4>
  40742c:	mov	w8, wzr
  407430:	mov	w21, wzr
  407434:	sub	w8, w21, w8
  407438:	ldp	x20, x19, [sp, #32]
  40743c:	ldr	x21, [sp, #16]
  407440:	sxtw	x0, w8
  407444:	ldp	x29, x30, [sp], #48
  407448:	ret
  40744c:	stp	x29, x30, [sp, #-32]!
  407450:	str	x19, [sp, #16]
  407454:	mov	x19, x0
  407458:	mov	x29, sp
  40745c:	mov	x0, x19
  407460:	bl	402990 <fgetc@plt>
  407464:	cmp	w0, #0xa
  407468:	b.eq	40747c <ferror@plt+0x462c>  // b.none
  40746c:	cmn	w0, #0x1
  407470:	b.ne	40745c <ferror@plt+0x460c>  // b.any
  407474:	mov	w0, #0x1                   	// #1
  407478:	b	407480 <ferror@plt+0x4630>
  40747c:	mov	w0, wzr
  407480:	ldr	x19, [sp, #16]
  407484:	ldp	x29, x30, [sp], #32
  407488:	ret
  40748c:	sub	sp, sp, #0xd0
  407490:	stp	x29, x30, [sp, #144]
  407494:	str	x23, [sp, #160]
  407498:	stp	x22, x21, [sp, #176]
  40749c:	stp	x20, x19, [sp, #192]
  4074a0:	add	x29, sp, #0x90
  4074a4:	stp	xzr, xzr, [sp]
  4074a8:	cbz	x0, 407908 <ferror@plt+0x4ab8>
  4074ac:	mov	x19, x1
  4074b0:	cbz	x1, 407928 <ferror@plt+0x4ad8>
  4074b4:	mov	x20, x0
  4074b8:	mov	x0, xzr
  4074bc:	bl	402930 <time@plt>
  4074c0:	str	x0, [x29, #24]
  4074c4:	add	x0, x29, #0x18
  4074c8:	sub	x1, x29, #0x40
  4074cc:	bl	402800 <localtime_r@plt>
  4074d0:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4074d4:	mov	w21, #0xffffffff            	// #-1
  4074d8:	add	x1, x1, #0x1fc
  4074dc:	mov	x0, x20
  4074e0:	stur	w21, [x29, #-32]
  4074e4:	bl	402b50 <strcmp@plt>
  4074e8:	cbz	w0, 407594 <ferror@plt+0x4744>
  4074ec:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4074f0:	add	x1, x1, #0x200
  4074f4:	mov	x0, x20
  4074f8:	bl	402b50 <strcmp@plt>
  4074fc:	cbz	w0, 407548 <ferror@plt+0x46f8>
  407500:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407504:	add	x1, x1, #0x206
  407508:	mov	x0, x20
  40750c:	bl	402b50 <strcmp@plt>
  407510:	cbz	w0, 407554 <ferror@plt+0x4704>
  407514:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407518:	add	x1, x1, #0x210
  40751c:	mov	x0, x20
  407520:	bl	402b50 <strcmp@plt>
  407524:	cbz	w0, 407568 <ferror@plt+0x4718>
  407528:	ldrb	w8, [x20]
  40752c:	cmp	w8, #0x2d
  407530:	b.eq	407580 <ferror@plt+0x4730>  // b.none
  407534:	cmp	w8, #0x2b
  407538:	b.ne	4075dc <ferror@plt+0x478c>  // b.any
  40753c:	add	x0, x20, #0x1
  407540:	add	x1, sp, #0x8
  407544:	b	407588 <ferror@plt+0x4738>
  407548:	stur	xzr, [x29, #-60]
  40754c:	stur	wzr, [x29, #-64]
  407550:	b	407590 <ferror@plt+0x4740>
  407554:	ldur	w8, [x29, #-52]
  407558:	stur	xzr, [x29, #-60]
  40755c:	stur	wzr, [x29, #-64]
  407560:	sub	w8, w8, #0x1
  407564:	b	407578 <ferror@plt+0x4728>
  407568:	ldur	w8, [x29, #-52]
  40756c:	stur	xzr, [x29, #-60]
  407570:	stur	wzr, [x29, #-64]
  407574:	add	w8, w8, #0x1
  407578:	stur	w8, [x29, #-52]
  40757c:	b	407590 <ferror@plt+0x4740>
  407580:	add	x0, x20, #0x1
  407584:	mov	x1, sp
  407588:	bl	407948 <ferror@plt+0x4af8>
  40758c:	tbnz	w0, #31, 4078a8 <ferror@plt+0x4a58>
  407590:	mov	w21, #0xffffffff            	// #-1
  407594:	sub	x0, x29, #0x40
  407598:	bl	402ae0 <mktime@plt>
  40759c:	cmn	x0, #0x1
  4075a0:	str	x0, [x29, #24]
  4075a4:	b.eq	407888 <ferror@plt+0x4a38>  // b.none
  4075a8:	tbnz	w21, #31, 4075b8 <ferror@plt+0x4768>
  4075ac:	ldur	w8, [x29, #-40]
  4075b0:	cmp	w8, w21
  4075b4:	b.ne	407888 <ferror@plt+0x4a38>  // b.any
  4075b8:	ldp	x9, x8, [sp]
  4075bc:	mov	w10, #0x4240                	// #16960
  4075c0:	movk	w10, #0xf, lsl #16
  4075c4:	mov	w20, wzr
  4075c8:	madd	x8, x0, x10, x8
  4075cc:	subs	x8, x8, x9
  4075d0:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4075d4:	str	x8, [x19]
  4075d8:	b	40788c <ferror@plt+0x4a3c>
  4075dc:	mov	x0, x20
  4075e0:	bl	4026f0 <strlen@plt>
  4075e4:	cmp	x0, #0x3
  4075e8:	b.ls	407604 <ferror@plt+0x47b4>  // b.plast
  4075ec:	add	x8, x20, x0
  4075f0:	ldur	w8, [x8, #-4]
  4075f4:	mov	w9, #0x6120                	// #24864
  4075f8:	movk	w9, #0x6f67, lsl #16
  4075fc:	cmp	w8, w9
  407600:	b.eq	4078b0 <ferror@plt+0x4a60>  // b.none
  407604:	adrp	x23, 41a000 <ferror@plt+0x171b0>
  407608:	mov	x22, xzr
  40760c:	add	x23, x23, #0xb48
  407610:	ldr	x21, [x23, x22]
  407614:	mov	x0, x21
  407618:	bl	4026f0 <strlen@plt>
  40761c:	cbz	x0, 407648 <ferror@plt+0x47f8>
  407620:	mov	x2, x0
  407624:	mov	x0, x20
  407628:	mov	x1, x21
  40762c:	bl	402c20 <strncasecmp@plt>
  407630:	cbnz	w0, 407648 <ferror@plt+0x47f8>
  407634:	mov	x0, x21
  407638:	bl	4026f0 <strlen@plt>
  40763c:	ldrb	w8, [x20, x0]
  407640:	cmp	w8, #0x20
  407644:	b.eq	4078e0 <ferror@plt+0x4a90>  // b.none
  407648:	add	x22, x22, #0x10
  40764c:	cmp	x22, #0xe0
  407650:	b.ne	407610 <ferror@plt+0x47c0>  // b.any
  407654:	mov	w21, #0xffffffff            	// #-1
  407658:	ldp	q0, q1, [x29, #-64]
  40765c:	ldur	q2, [x29, #-32]
  407660:	ldur	x8, [x29, #-16]
  407664:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407668:	add	x1, x1, #0x21e
  40766c:	sub	x2, x29, #0x40
  407670:	mov	x0, x20
  407674:	stp	q0, q1, [sp, #16]
  407678:	str	q2, [sp, #48]
  40767c:	str	x8, [sp, #64]
  407680:	bl	4028d0 <strptime@plt>
  407684:	cbz	x0, 407690 <ferror@plt+0x4840>
  407688:	ldrb	w8, [x0]
  40768c:	cbz	w8, 407594 <ferror@plt+0x4744>
  407690:	ldp	q0, q1, [sp, #16]
  407694:	ldr	q2, [sp, #48]
  407698:	ldr	x8, [sp, #64]
  40769c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4076a0:	add	x1, x1, #0x230
  4076a4:	sub	x2, x29, #0x40
  4076a8:	mov	x0, x20
  4076ac:	stp	q0, q1, [x29, #-64]
  4076b0:	stur	q2, [x29, #-32]
  4076b4:	stur	x8, [x29, #-16]
  4076b8:	bl	4028d0 <strptime@plt>
  4076bc:	cbz	x0, 4076c8 <ferror@plt+0x4878>
  4076c0:	ldrb	w8, [x0]
  4076c4:	cbz	w8, 407594 <ferror@plt+0x4744>
  4076c8:	ldp	q0, q1, [sp, #16]
  4076cc:	ldr	q2, [sp, #48]
  4076d0:	ldr	x8, [sp, #64]
  4076d4:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4076d8:	add	x1, x1, #0x242
  4076dc:	sub	x2, x29, #0x40
  4076e0:	mov	x0, x20
  4076e4:	stp	q0, q1, [x29, #-64]
  4076e8:	stur	q2, [x29, #-32]
  4076ec:	stur	x8, [x29, #-16]
  4076f0:	bl	4028d0 <strptime@plt>
  4076f4:	cbz	x0, 407700 <ferror@plt+0x48b0>
  4076f8:	ldrb	w8, [x0]
  4076fc:	cbz	w8, 407594 <ferror@plt+0x4744>
  407700:	ldp	q0, q1, [sp, #16]
  407704:	ldr	q2, [sp, #48]
  407708:	ldr	x8, [sp, #64]
  40770c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407710:	add	x1, x1, #0x254
  407714:	sub	x2, x29, #0x40
  407718:	mov	x0, x20
  40771c:	stp	q0, q1, [x29, #-64]
  407720:	stur	q2, [x29, #-32]
  407724:	stur	x8, [x29, #-16]
  407728:	bl	4028d0 <strptime@plt>
  40772c:	cbz	x0, 407738 <ferror@plt+0x48e8>
  407730:	ldrb	w8, [x0]
  407734:	cbz	w8, 4078f8 <ferror@plt+0x4aa8>
  407738:	ldp	q0, q1, [sp, #16]
  40773c:	ldr	q2, [sp, #48]
  407740:	ldr	x8, [sp, #64]
  407744:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407748:	add	x1, x1, #0x263
  40774c:	sub	x2, x29, #0x40
  407750:	mov	x0, x20
  407754:	stp	q0, q1, [x29, #-64]
  407758:	stur	q2, [x29, #-32]
  40775c:	stur	x8, [x29, #-16]
  407760:	bl	4028d0 <strptime@plt>
  407764:	cbz	x0, 407770 <ferror@plt+0x4920>
  407768:	ldrb	w8, [x0]
  40776c:	cbz	w8, 4078f8 <ferror@plt+0x4aa8>
  407770:	ldp	q0, q1, [sp, #16]
  407774:	ldr	q2, [sp, #48]
  407778:	ldr	x8, [sp, #64]
  40777c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407780:	add	x1, x1, #0x272
  407784:	sub	x2, x29, #0x40
  407788:	mov	x0, x20
  40778c:	stp	q0, q1, [x29, #-64]
  407790:	stur	q2, [x29, #-32]
  407794:	stur	x8, [x29, #-16]
  407798:	bl	4028d0 <strptime@plt>
  40779c:	cbz	x0, 4077a8 <ferror@plt+0x4958>
  4077a0:	ldrb	w8, [x0]
  4077a4:	cbz	w8, 4078f4 <ferror@plt+0x4aa4>
  4077a8:	ldp	q0, q1, [sp, #16]
  4077ac:	ldr	q2, [sp, #48]
  4077b0:	ldr	x8, [sp, #64]
  4077b4:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4077b8:	add	x1, x1, #0x27b
  4077bc:	sub	x2, x29, #0x40
  4077c0:	mov	x0, x20
  4077c4:	stp	q0, q1, [x29, #-64]
  4077c8:	stur	q2, [x29, #-32]
  4077cc:	stur	x8, [x29, #-16]
  4077d0:	bl	4028d0 <strptime@plt>
  4077d4:	cbz	x0, 4077e0 <ferror@plt+0x4990>
  4077d8:	ldrb	w8, [x0]
  4077dc:	cbz	w8, 4078f4 <ferror@plt+0x4aa4>
  4077e0:	ldp	q0, q1, [sp, #16]
  4077e4:	ldr	q2, [sp, #48]
  4077e8:	ldr	x8, [sp, #64]
  4077ec:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4077f0:	add	x1, x1, #0x239
  4077f4:	sub	x2, x29, #0x40
  4077f8:	mov	x0, x20
  4077fc:	stp	q0, q1, [x29, #-64]
  407800:	stur	q2, [x29, #-32]
  407804:	stur	x8, [x29, #-16]
  407808:	bl	4028d0 <strptime@plt>
  40780c:	cbz	x0, 407818 <ferror@plt+0x49c8>
  407810:	ldrb	w8, [x0]
  407814:	cbz	w8, 407594 <ferror@plt+0x4744>
  407818:	ldp	q0, q1, [sp, #16]
  40781c:	ldr	q2, [sp, #48]
  407820:	ldr	x8, [sp, #64]
  407824:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407828:	add	x1, x1, #0x26c
  40782c:	sub	x2, x29, #0x40
  407830:	mov	x0, x20
  407834:	stp	q0, q1, [x29, #-64]
  407838:	stur	q2, [x29, #-32]
  40783c:	stur	x8, [x29, #-16]
  407840:	bl	4028d0 <strptime@plt>
  407844:	cbz	x0, 407850 <ferror@plt+0x4a00>
  407848:	ldrb	w8, [x0]
  40784c:	cbz	w8, 4078f8 <ferror@plt+0x4aa8>
  407850:	ldp	q0, q1, [sp, #16]
  407854:	ldr	q2, [sp, #48]
  407858:	ldr	x8, [sp, #64]
  40785c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407860:	add	x1, x1, #0x284
  407864:	sub	x2, x29, #0x40
  407868:	mov	x0, x20
  40786c:	stp	q0, q1, [x29, #-64]
  407870:	stur	q2, [x29, #-32]
  407874:	stur	x8, [x29, #-16]
  407878:	bl	4028d0 <strptime@plt>
  40787c:	cbz	x0, 407888 <ferror@plt+0x4a38>
  407880:	ldrb	w8, [x0]
  407884:	cbz	w8, 4078f8 <ferror@plt+0x4aa8>
  407888:	mov	w20, #0xffffffea            	// #-22
  40788c:	mov	w0, w20
  407890:	ldp	x20, x19, [sp, #192]
  407894:	ldp	x22, x21, [sp, #176]
  407898:	ldr	x23, [sp, #160]
  40789c:	ldp	x29, x30, [sp, #144]
  4078a0:	add	sp, sp, #0xd0
  4078a4:	ret
  4078a8:	mov	w20, w0
  4078ac:	b	40788c <ferror@plt+0x4a3c>
  4078b0:	sub	x1, x0, #0x4
  4078b4:	mov	x0, x20
  4078b8:	bl	402c60 <strndup@plt>
  4078bc:	cbz	x0, 407900 <ferror@plt+0x4ab0>
  4078c0:	mov	x1, sp
  4078c4:	mov	x21, x0
  4078c8:	bl	407948 <ferror@plt+0x4af8>
  4078cc:	mov	w20, w0
  4078d0:	mov	x0, x21
  4078d4:	bl	402bf0 <free@plt>
  4078d8:	tbz	w20, #31, 407590 <ferror@plt+0x4740>
  4078dc:	b	40788c <ferror@plt+0x4a3c>
  4078e0:	add	x8, x23, x22
  4078e4:	ldr	w21, [x8, #8]
  4078e8:	add	x8, x0, x20
  4078ec:	add	x20, x8, #0x1
  4078f0:	b	407658 <ferror@plt+0x4808>
  4078f4:	stur	xzr, [x29, #-60]
  4078f8:	stur	wzr, [x29, #-64]
  4078fc:	b	407594 <ferror@plt+0x4744>
  407900:	mov	w20, #0xfffffff4            	// #-12
  407904:	b	40788c <ferror@plt+0x4a3c>
  407908:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  40790c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407910:	adrp	x3, 40a000 <ferror@plt+0x71b0>
  407914:	add	x0, x0, #0x1b9
  407918:	add	x1, x1, #0x1bb
  40791c:	add	x3, x3, #0x1cb
  407920:	mov	w2, #0xc4                  	// #196
  407924:	bl	402d90 <__assert_fail@plt>
  407928:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  40792c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407930:	adrp	x3, 40a000 <ferror@plt+0x71b0>
  407934:	add	x0, x0, #0x1f7
  407938:	add	x1, x1, #0x1bb
  40793c:	add	x3, x3, #0x1cb
  407940:	mov	w2, #0xc5                  	// #197
  407944:	bl	402d90 <__assert_fail@plt>
  407948:	sub	sp, sp, #0x80
  40794c:	stp	x29, x30, [sp, #32]
  407950:	stp	x28, x27, [sp, #48]
  407954:	stp	x26, x25, [sp, #64]
  407958:	stp	x24, x23, [sp, #80]
  40795c:	stp	x22, x21, [sp, #96]
  407960:	stp	x20, x19, [sp, #112]
  407964:	add	x29, sp, #0x20
  407968:	cbz	x0, 407b38 <ferror@plt+0x4ce8>
  40796c:	mov	x19, x1
  407970:	cbz	x1, 407b58 <ferror@plt+0x4d08>
  407974:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407978:	add	x1, x1, #0x347
  40797c:	mov	x20, x0
  407980:	bl	402c70 <strspn@plt>
  407984:	add	x24, x20, x0
  407988:	ldrb	w8, [x24]
  40798c:	cbz	w8, 407b04 <ferror@plt+0x4cb4>
  407990:	str	x19, [sp, #8]
  407994:	bl	402da0 <__errno_location@plt>
  407998:	adrp	x26, 40a000 <ferror@plt+0x71b0>
  40799c:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  4079a0:	mov	x20, x0
  4079a4:	mov	x19, xzr
  4079a8:	add	x26, x26, #0x347
  4079ac:	movk	x28, #0xcccd
  4079b0:	sub	x1, x29, #0x8
  4079b4:	mov	w2, #0xa                   	// #10
  4079b8:	mov	x0, x24
  4079bc:	str	wzr, [x20]
  4079c0:	bl	4027a0 <strtoll@plt>
  4079c4:	ldr	w8, [x20]
  4079c8:	cmp	w8, #0x1
  4079cc:	b.ge	407b28 <ferror@plt+0x4cd8>  // b.tcont
  4079d0:	mov	x22, x0
  4079d4:	tbnz	x0, #63, 407b30 <ferror@plt+0x4ce0>
  4079d8:	ldur	x23, [x29, #-8]
  4079dc:	str	x19, [sp, #16]
  4079e0:	ldrb	w8, [x23]
  4079e4:	cmp	w8, #0x2e
  4079e8:	b.ne	407a2c <ferror@plt+0x4bdc>  // b.any
  4079ec:	add	x25, x23, #0x1
  4079f0:	sub	x1, x29, #0x8
  4079f4:	mov	w2, #0xa                   	// #10
  4079f8:	mov	x0, x25
  4079fc:	str	wzr, [x20]
  407a00:	bl	4027a0 <strtoll@plt>
  407a04:	ldr	w8, [x20]
  407a08:	cmp	w8, #0x1
  407a0c:	b.ge	407b28 <ferror@plt+0x4cd8>  // b.tcont
  407a10:	mov	x24, x0
  407a14:	tbnz	x0, #63, 407b30 <ferror@plt+0x4ce0>
  407a18:	ldur	x23, [x29, #-8]
  407a1c:	cmp	x23, x25
  407a20:	b.eq	407b04 <ferror@plt+0x4cb4>  // b.none
  407a24:	sub	w21, w23, w25
  407a28:	b	407a3c <ferror@plt+0x4bec>
  407a2c:	cmp	x23, x24
  407a30:	b.eq	407b04 <ferror@plt+0x4cb4>  // b.none
  407a34:	mov	x24, xzr
  407a38:	mov	w21, wzr
  407a3c:	mov	x0, x23
  407a40:	mov	x1, x26
  407a44:	bl	402c70 <strspn@plt>
  407a48:	adrp	x19, 41a000 <ferror@plt+0x171b0>
  407a4c:	mov	x27, xzr
  407a50:	add	x25, x23, x0
  407a54:	add	x19, x19, #0xc30
  407a58:	stur	x25, [x29, #-8]
  407a5c:	ldur	x26, [x19, #-8]
  407a60:	mov	x0, x26
  407a64:	bl	4026f0 <strlen@plt>
  407a68:	cbz	x23, 407a84 <ferror@plt+0x4c34>
  407a6c:	mov	x2, x0
  407a70:	cbz	x0, 407a84 <ferror@plt+0x4c34>
  407a74:	mov	x0, x25
  407a78:	mov	x1, x26
  407a7c:	bl	402960 <strncmp@plt>
  407a80:	cbz	w0, 407a98 <ferror@plt+0x4c48>
  407a84:	add	x27, x27, #0x1
  407a88:	cmp	x27, #0x1c
  407a8c:	add	x19, x19, #0x10
  407a90:	b.ne	407a5c <ferror@plt+0x4c0c>  // b.any
  407a94:	b	407b04 <ferror@plt+0x4cb4>
  407a98:	ldr	x19, [x19]
  407a9c:	mul	x24, x19, x24
  407aa0:	cbz	w21, 407ab4 <ferror@plt+0x4c64>
  407aa4:	umulh	x8, x24, x28
  407aa8:	subs	w21, w21, #0x1
  407aac:	lsr	x24, x8, #3
  407ab0:	b.ne	407aa4 <ferror@plt+0x4c54>  // b.any
  407ab4:	cmp	w27, #0x1c
  407ab8:	b.cs	407b04 <ferror@plt+0x4cb4>  // b.hs, b.nlast
  407abc:	mov	x0, x26
  407ac0:	bl	4026f0 <strlen@plt>
  407ac4:	ldr	x8, [sp, #16]
  407ac8:	adrp	x26, 40a000 <ferror@plt+0x71b0>
  407acc:	add	x23, x25, x0
  407ad0:	add	x26, x26, #0x347
  407ad4:	madd	x8, x19, x22, x8
  407ad8:	mov	x0, x23
  407adc:	mov	x1, x26
  407ae0:	add	x19, x8, x24
  407ae4:	bl	402c70 <strspn@plt>
  407ae8:	add	x24, x23, x0
  407aec:	ldrb	w8, [x24]
  407af0:	cbnz	w8, 4079b0 <ferror@plt+0x4b60>
  407af4:	ldr	x8, [sp, #8]
  407af8:	mov	w0, wzr
  407afc:	str	x19, [x8]
  407b00:	b	407b08 <ferror@plt+0x4cb8>
  407b04:	mov	w0, #0xffffffea            	// #-22
  407b08:	ldp	x20, x19, [sp, #112]
  407b0c:	ldp	x22, x21, [sp, #96]
  407b10:	ldp	x24, x23, [sp, #80]
  407b14:	ldp	x26, x25, [sp, #64]
  407b18:	ldp	x28, x27, [sp, #48]
  407b1c:	ldp	x29, x30, [sp, #32]
  407b20:	add	sp, sp, #0x80
  407b24:	ret
  407b28:	neg	w0, w8
  407b2c:	b	407b08 <ferror@plt+0x4cb8>
  407b30:	mov	w0, #0xffffffde            	// #-34
  407b34:	b	407b08 <ferror@plt+0x4cb8>
  407b38:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  407b3c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407b40:	adrp	x3, 40a000 <ferror@plt+0x71b0>
  407b44:	add	x0, x0, #0x1b9
  407b48:	add	x1, x1, #0x1bb
  407b4c:	add	x3, x3, #0x321
  407b50:	mov	w2, #0x4d                  	// #77
  407b54:	bl	402d90 <__assert_fail@plt>
  407b58:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  407b5c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407b60:	adrp	x3, 40a000 <ferror@plt+0x71b0>
  407b64:	add	x0, x0, #0x1f7
  407b68:	add	x1, x1, #0x1bb
  407b6c:	add	x3, x3, #0x321
  407b70:	mov	w2, #0x4e                  	// #78
  407b74:	bl	402d90 <__assert_fail@plt>
  407b78:	ldr	w8, [x0, #32]
  407b7c:	tbnz	w8, #31, 407b88 <ferror@plt+0x4d38>
  407b80:	ldr	w0, [x0, #40]
  407b84:	ret
  407b88:	mov	w0, wzr
  407b8c:	ret
  407b90:	sub	sp, sp, #0x70
  407b94:	stp	x22, x21, [sp, #80]
  407b98:	stp	x20, x19, [sp, #96]
  407b9c:	mov	x20, x3
  407ba0:	mov	x21, x2
  407ba4:	mov	w22, w1
  407ba8:	mov	x19, x0
  407bac:	stp	x29, x30, [sp, #64]
  407bb0:	add	x29, sp, #0x40
  407bb4:	tbnz	w1, #6, 407be4 <ferror@plt+0x4d94>
  407bb8:	add	x1, sp, #0x8
  407bbc:	mov	x0, x19
  407bc0:	bl	402800 <localtime_r@plt>
  407bc4:	cbz	x0, 407bf4 <ferror@plt+0x4da4>
  407bc8:	ldr	x1, [x19, #8]
  407bcc:	add	x0, sp, #0x8
  407bd0:	mov	w2, w22
  407bd4:	mov	x3, x21
  407bd8:	mov	x4, x20
  407bdc:	bl	407c24 <ferror@plt+0x4dd4>
  407be0:	b	407c10 <ferror@plt+0x4dc0>
  407be4:	add	x1, sp, #0x8
  407be8:	mov	x0, x19
  407bec:	bl	4029e0 <gmtime_r@plt>
  407bf0:	cbnz	x0, 407bc8 <ferror@plt+0x4d78>
  407bf4:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407bf8:	add	x1, x1, #0x291
  407bfc:	mov	w2, #0x5                   	// #5
  407c00:	bl	402d30 <dcgettext@plt>
  407c04:	ldr	x1, [x19]
  407c08:	bl	402cd0 <warnx@plt>
  407c0c:	mov	w0, #0xffffffff            	// #-1
  407c10:	ldp	x20, x19, [sp, #96]
  407c14:	ldp	x22, x21, [sp, #80]
  407c18:	ldp	x29, x30, [sp, #64]
  407c1c:	add	sp, sp, #0x70
  407c20:	ret
  407c24:	stp	x29, x30, [sp, #-64]!
  407c28:	str	x23, [sp, #16]
  407c2c:	stp	x22, x21, [sp, #32]
  407c30:	stp	x20, x19, [sp, #48]
  407c34:	mov	x19, x4
  407c38:	mov	x20, x3
  407c3c:	mov	w22, w2
  407c40:	mov	x23, x1
  407c44:	mov	x21, x0
  407c48:	mov	x29, sp
  407c4c:	tbnz	w2, #0, 407c8c <ferror@plt+0x4e3c>
  407c50:	tbz	w22, #1, 407cd0 <ferror@plt+0x4e80>
  407c54:	ldp	w4, w3, [x21, #4]
  407c58:	ldr	w5, [x21]
  407c5c:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  407c60:	add	x2, x2, #0x35b
  407c64:	mov	x0, x20
  407c68:	mov	x1, x19
  407c6c:	bl	4028e0 <snprintf@plt>
  407c70:	tbnz	w0, #31, 407dd4 <ferror@plt+0x4f84>
  407c74:	cmp	x19, w0, uxtw
  407c78:	b.cc	407dd4 <ferror@plt+0x4f84>  // b.lo, b.ul, b.last
  407c7c:	mov	w8, w0
  407c80:	sub	x19, x19, x8
  407c84:	add	x20, x20, x8
  407c88:	b	407cd0 <ferror@plt+0x4e80>
  407c8c:	ldp	w9, w8, [x21, #16]
  407c90:	ldr	w5, [x21, #12]
  407c94:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  407c98:	sxtw	x8, w8
  407c9c:	add	x3, x8, #0x76c
  407ca0:	add	w4, w9, #0x1
  407ca4:	add	x2, x2, #0x34c
  407ca8:	mov	x0, x20
  407cac:	mov	x1, x19
  407cb0:	bl	4028e0 <snprintf@plt>
  407cb4:	tbnz	w0, #31, 407dd4 <ferror@plt+0x4f84>
  407cb8:	mov	w8, w0
  407cbc:	cmp	x8, x19
  407cc0:	b.hi	407dd4 <ferror@plt+0x4f84>  // b.pmore
  407cc4:	sub	x19, x19, x8
  407cc8:	add	x20, x20, x8
  407ccc:	tbnz	w22, #1, 407d28 <ferror@plt+0x4ed8>
  407cd0:	tbnz	w22, #3, 407ce4 <ferror@plt+0x4e94>
  407cd4:	tbz	w22, #4, 407d14 <ferror@plt+0x4ec4>
  407cd8:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  407cdc:	add	x2, x2, #0x371
  407ce0:	b	407cec <ferror@plt+0x4e9c>
  407ce4:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  407ce8:	add	x2, x2, #0x36a
  407cec:	mov	x0, x20
  407cf0:	mov	x1, x19
  407cf4:	mov	x3, x23
  407cf8:	bl	4028e0 <snprintf@plt>
  407cfc:	tbnz	w0, #31, 407dd4 <ferror@plt+0x4f84>
  407d00:	cmp	x19, w0, uxtw
  407d04:	b.cc	407dd4 <ferror@plt+0x4f84>  // b.lo, b.ul, b.last
  407d08:	mov	w8, w0
  407d0c:	sub	x19, x19, x8
  407d10:	add	x20, x20, x8
  407d14:	tbz	w22, #2, 407dcc <ferror@plt+0x4f7c>
  407d18:	ldr	w8, [x21, #32]
  407d1c:	tbnz	w8, #31, 407d48 <ferror@plt+0x4ef8>
  407d20:	ldr	w8, [x21, #40]
  407d24:	b	407d4c <ferror@plt+0x4efc>
  407d28:	cbz	x19, 407dd4 <ferror@plt+0x4f84>
  407d2c:	tst	w22, #0x20
  407d30:	mov	w8, #0x54                  	// #84
  407d34:	mov	w9, #0x20                  	// #32
  407d38:	csel	w8, w9, w8, eq  // eq = none
  407d3c:	strb	w8, [x20], #1
  407d40:	sub	x19, x19, #0x1
  407d44:	b	407c54 <ferror@plt+0x4e04>
  407d48:	mov	w8, wzr
  407d4c:	mov	w9, #0x8889                	// #34953
  407d50:	movk	w9, #0x8888, lsl #16
  407d54:	mov	w10, #0xb3c5                	// #46021
  407d58:	movk	w10, #0x91a2, lsl #16
  407d5c:	smull	x11, w8, w9
  407d60:	smull	x10, w8, w10
  407d64:	lsr	x11, x11, #32
  407d68:	lsr	x10, x10, #32
  407d6c:	add	w11, w11, w8
  407d70:	add	w8, w10, w8
  407d74:	asr	w10, w11, #5
  407d78:	add	w10, w10, w11, lsr #31
  407d7c:	asr	w11, w8, #11
  407d80:	add	w3, w11, w8, lsr #31
  407d84:	smull	x8, w10, w9
  407d88:	lsr	x8, x8, #32
  407d8c:	add	w8, w8, w10
  407d90:	asr	w9, w8, #5
  407d94:	add	w8, w9, w8, lsr #31
  407d98:	mov	w9, #0x3c                  	// #60
  407d9c:	msub	w8, w8, w9, w10
  407da0:	cmp	w8, #0x0
  407da4:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  407da8:	cneg	w4, w8, mi  // mi = first
  407dac:	add	x2, x2, #0x378
  407db0:	mov	x0, x20
  407db4:	mov	x1, x19
  407db8:	bl	4028e0 <snprintf@plt>
  407dbc:	tbnz	w0, #31, 407dd4 <ferror@plt+0x4f84>
  407dc0:	sxtw	x8, w0
  407dc4:	cmp	x19, x8
  407dc8:	b.cc	407dd4 <ferror@plt+0x4f84>  // b.lo, b.ul, b.last
  407dcc:	mov	w0, wzr
  407dd0:	b	407df0 <ferror@plt+0x4fa0>
  407dd4:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407dd8:	add	x1, x1, #0x383
  407ddc:	mov	w2, #0x5                   	// #5
  407de0:	mov	x0, xzr
  407de4:	bl	402d30 <dcgettext@plt>
  407de8:	bl	402cd0 <warnx@plt>
  407dec:	mov	w0, #0xffffffff            	// #-1
  407df0:	ldp	x20, x19, [sp, #48]
  407df4:	ldp	x22, x21, [sp, #32]
  407df8:	ldr	x23, [sp, #16]
  407dfc:	ldp	x29, x30, [sp], #64
  407e00:	ret
  407e04:	mov	x4, x3
  407e08:	mov	x3, x2
  407e0c:	mov	w2, w1
  407e10:	mov	x1, xzr
  407e14:	b	407c24 <ferror@plt+0x4dd4>
  407e18:	sub	sp, sp, #0x70
  407e1c:	stp	x22, x21, [sp, #80]
  407e20:	stp	x20, x19, [sp, #96]
  407e24:	mov	x20, x3
  407e28:	mov	x21, x2
  407e2c:	mov	w22, w1
  407e30:	mov	x19, x0
  407e34:	stp	x29, x30, [sp, #64]
  407e38:	add	x29, sp, #0x40
  407e3c:	tbnz	w1, #6, 407e6c <ferror@plt+0x501c>
  407e40:	add	x1, sp, #0x8
  407e44:	mov	x0, x19
  407e48:	bl	402800 <localtime_r@plt>
  407e4c:	cbz	x0, 407e7c <ferror@plt+0x502c>
  407e50:	add	x0, sp, #0x8
  407e54:	mov	x1, xzr
  407e58:	mov	w2, w22
  407e5c:	mov	x3, x21
  407e60:	mov	x4, x20
  407e64:	bl	407c24 <ferror@plt+0x4dd4>
  407e68:	b	407e98 <ferror@plt+0x5048>
  407e6c:	add	x1, sp, #0x8
  407e70:	mov	x0, x19
  407e74:	bl	4029e0 <gmtime_r@plt>
  407e78:	cbnz	x0, 407e50 <ferror@plt+0x5000>
  407e7c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407e80:	add	x1, x1, #0x291
  407e84:	mov	w2, #0x5                   	// #5
  407e88:	bl	402d30 <dcgettext@plt>
  407e8c:	mov	x1, x19
  407e90:	bl	402cd0 <warnx@plt>
  407e94:	mov	w0, #0xffffffff            	// #-1
  407e98:	ldp	x20, x19, [sp, #96]
  407e9c:	ldp	x22, x21, [sp, #80]
  407ea0:	ldp	x29, x30, [sp, #64]
  407ea4:	add	sp, sp, #0x70
  407ea8:	ret
  407eac:	sub	sp, sp, #0xb0
  407eb0:	stp	x29, x30, [sp, #112]
  407eb4:	stp	x22, x21, [sp, #144]
  407eb8:	stp	x20, x19, [sp, #160]
  407ebc:	ldr	x8, [x1]
  407ec0:	str	x23, [sp, #128]
  407ec4:	mov	x19, x4
  407ec8:	mov	x20, x3
  407ecc:	mov	w21, w2
  407ed0:	mov	x22, x1
  407ed4:	mov	x23, x0
  407ed8:	add	x29, sp, #0x70
  407edc:	cbnz	x8, 407eec <ferror@plt+0x509c>
  407ee0:	mov	x0, x22
  407ee4:	mov	x1, xzr
  407ee8:	bl	4029c0 <gettimeofday@plt>
  407eec:	add	x1, sp, #0x38
  407ef0:	mov	x0, x23
  407ef4:	bl	402800 <localtime_r@plt>
  407ef8:	mov	x1, sp
  407efc:	mov	x0, x22
  407f00:	bl	402800 <localtime_r@plt>
  407f04:	ldr	w10, [sp, #28]
  407f08:	ldr	w11, [sp, #84]
  407f0c:	ldr	w8, [sp, #76]
  407f10:	ldr	w9, [sp, #20]
  407f14:	cmp	w11, w10
  407f18:	b.ne	407f5c <ferror@plt+0x510c>  // b.any
  407f1c:	cmp	w8, w9
  407f20:	b.ne	407f5c <ferror@plt+0x510c>  // b.any
  407f24:	ldp	w4, w3, [sp, #60]
  407f28:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  407f2c:	add	x2, x2, #0x360
  407f30:	mov	x0, x20
  407f34:	mov	x1, x19
  407f38:	bl	4028e0 <snprintf@plt>
  407f3c:	mov	w8, w0
  407f40:	mov	w0, #0xffffffff            	// #-1
  407f44:	tbnz	w8, #31, 407f9c <ferror@plt+0x514c>
  407f48:	sxtw	x8, w8
  407f4c:	cmp	x8, x19
  407f50:	b.hi	407f9c <ferror@plt+0x514c>  // b.pmore
  407f54:	mov	w0, wzr
  407f58:	b	407f9c <ferror@plt+0x514c>
  407f5c:	adrp	x10, 40a000 <ferror@plt+0x71b0>
  407f60:	adrp	x11, 40a000 <ferror@plt+0x71b0>
  407f64:	add	x10, x10, #0x2ab
  407f68:	add	x11, x11, #0x2b9
  407f6c:	tst	w21, #0x2
  407f70:	adrp	x12, 40a000 <ferror@plt+0x71b0>
  407f74:	add	x12, x12, #0x2b6
  407f78:	csel	x10, x11, x10, eq  // eq = none
  407f7c:	cmp	w8, w9
  407f80:	csel	x2, x10, x12, eq  // eq = none
  407f84:	add	x3, sp, #0x38
  407f88:	mov	x0, x20
  407f8c:	mov	x1, x19
  407f90:	bl	402870 <strftime@plt>
  407f94:	cmp	w0, #0x1
  407f98:	csetm	w0, lt  // lt = tstop
  407f9c:	ldp	x20, x19, [sp, #160]
  407fa0:	ldp	x22, x21, [sp, #144]
  407fa4:	ldr	x23, [sp, #128]
  407fa8:	ldp	x29, x30, [sp, #112]
  407fac:	add	sp, sp, #0xb0
  407fb0:	ret
  407fb4:	stp	x29, x30, [sp, #-32]!
  407fb8:	stp	x28, x19, [sp, #16]
  407fbc:	mov	x29, sp
  407fc0:	sub	sp, sp, #0x1, lsl #12
  407fc4:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  407fc8:	mov	w2, w0
  407fcc:	add	x1, x1, #0x3c0
  407fd0:	mov	x0, sp
  407fd4:	bl	402840 <sprintf@plt>
  407fd8:	mov	w0, #0x8                   	// #8
  407fdc:	bl	402940 <malloc@plt>
  407fe0:	mov	x19, x0
  407fe4:	cbz	x0, 407ff8 <ferror@plt+0x51a8>
  407fe8:	mov	x0, sp
  407fec:	bl	402860 <opendir@plt>
  407ff0:	str	x0, [x19]
  407ff4:	cbnz	x0, 408004 <ferror@plt+0x51b4>
  407ff8:	mov	x0, x19
  407ffc:	bl	402bf0 <free@plt>
  408000:	mov	x19, xzr
  408004:	mov	x0, x19
  408008:	add	sp, sp, #0x1, lsl #12
  40800c:	ldp	x28, x19, [sp, #16]
  408010:	ldp	x29, x30, [sp], #32
  408014:	ret
  408018:	stp	x29, x30, [sp, #-32]!
  40801c:	str	x19, [sp, #16]
  408020:	mov	x19, x0
  408024:	mov	x29, sp
  408028:	cbz	x0, 408038 <ferror@plt+0x51e8>
  40802c:	ldr	x0, [x19]
  408030:	cbz	x0, 408038 <ferror@plt+0x51e8>
  408034:	bl	402aa0 <closedir@plt>
  408038:	mov	x0, x19
  40803c:	ldr	x19, [sp, #16]
  408040:	ldp	x29, x30, [sp], #32
  408044:	b	402bf0 <free@plt>
  408048:	sub	sp, sp, #0x40
  40804c:	stp	x20, x19, [sp, #48]
  408050:	mov	x20, x0
  408054:	mov	w0, #0xffffffea            	// #-22
  408058:	stp	x29, x30, [sp, #16]
  40805c:	stp	x22, x21, [sp, #32]
  408060:	add	x29, sp, #0x10
  408064:	cbz	x20, 408108 <ferror@plt+0x52b8>
  408068:	mov	x19, x1
  40806c:	cbz	x1, 408108 <ferror@plt+0x52b8>
  408070:	str	wzr, [x19]
  408074:	bl	402da0 <__errno_location@plt>
  408078:	mov	x21, x0
  40807c:	str	wzr, [x0]
  408080:	ldr	x0, [x20]
  408084:	bl	402a50 <readdir@plt>
  408088:	cbz	x0, 4080f8 <ferror@plt+0x52a8>
  40808c:	mov	x22, x0
  408090:	bl	402b80 <__ctype_b_loc@plt>
  408094:	ldr	x8, [x0]
  408098:	ldrb	w9, [x22, #19]!
  40809c:	ldrh	w8, [x8, x9, lsl #1]
  4080a0:	tbnz	w8, #11, 4080ac <ferror@plt+0x525c>
  4080a4:	ldr	w0, [x19]
  4080a8:	b	4080e4 <ferror@plt+0x5294>
  4080ac:	add	x1, sp, #0x8
  4080b0:	mov	w2, #0xa                   	// #10
  4080b4:	mov	x0, x22
  4080b8:	str	wzr, [x21]
  4080bc:	bl	402ba0 <strtol@plt>
  4080c0:	str	w0, [x19]
  4080c4:	ldr	w8, [x21]
  4080c8:	cbnz	w8, 4080f0 <ferror@plt+0x52a0>
  4080cc:	ldr	x8, [sp, #8]
  4080d0:	cmp	x22, x8
  4080d4:	b.eq	4080f0 <ferror@plt+0x52a0>  // b.none
  4080d8:	cbz	x8, 4080e4 <ferror@plt+0x5294>
  4080dc:	ldrb	w8, [x8]
  4080e0:	cbnz	w8, 4080f0 <ferror@plt+0x52a0>
  4080e4:	cbz	w0, 408080 <ferror@plt+0x5230>
  4080e8:	mov	w0, wzr
  4080ec:	b	408108 <ferror@plt+0x52b8>
  4080f0:	mov	w0, #0xffffffff            	// #-1
  4080f4:	b	408108 <ferror@plt+0x52b8>
  4080f8:	ldr	w8, [x21]
  4080fc:	cmp	w8, #0x0
  408100:	mov	w8, #0x1                   	// #1
  408104:	cneg	w0, w8, ne  // ne = any
  408108:	ldp	x20, x19, [sp, #48]
  40810c:	ldp	x22, x21, [sp, #32]
  408110:	ldp	x29, x30, [sp, #16]
  408114:	add	sp, sp, #0x40
  408118:	ret
  40811c:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  408120:	add	x1, x1, #0x3cf
  408124:	b	408128 <ferror@plt+0x52d8>
  408128:	stp	x29, x30, [sp, #-64]!
  40812c:	stp	x28, x23, [sp, #16]
  408130:	stp	x22, x21, [sp, #32]
  408134:	stp	x20, x19, [sp, #48]
  408138:	mov	x29, sp
  40813c:	sub	sp, sp, #0x2, lsl #12
  408140:	sub	sp, sp, #0x20
  408144:	adrp	x2, 40a000 <ferror@plt+0x71b0>
  408148:	mov	x4, x1
  40814c:	mov	w3, w0
  408150:	add	x2, x2, #0x3f9
  408154:	add	x0, sp, #0x10
  408158:	mov	w1, #0x2000                	// #8192
  40815c:	bl	4028e0 <snprintf@plt>
  408160:	add	x0, sp, #0x10
  408164:	mov	w1, wzr
  408168:	bl	402950 <open@plt>
  40816c:	tbnz	w0, #31, 408270 <ferror@plt+0x5420>
  408170:	mov	w19, w0
  408174:	add	x0, sp, #0x10
  408178:	mov	w2, #0x2000                	// #8192
  40817c:	mov	w1, wzr
  408180:	add	x20, sp, #0x10
  408184:	mov	w21, #0x2000                	// #8192
  408188:	bl	4029a0 <memset@plt>
  40818c:	adrp	x8, 40a000 <ferror@plt+0x71b0>
  408190:	ldr	q0, [x8, #944]
  408194:	mov	x22, xzr
  408198:	str	q0, [sp]
  40819c:	mov	w0, w19
  4081a0:	mov	x1, x20
  4081a4:	mov	x2, x21
  4081a8:	bl	402ce0 <read@plt>
  4081ac:	cmp	x0, #0x0
  4081b0:	b.le	4081c8 <ferror@plt+0x5378>
  4081b4:	subs	x21, x21, x0
  4081b8:	add	x20, x20, x0
  4081bc:	add	x22, x0, x22
  4081c0:	b.ne	40819c <ferror@plt+0x534c>  // b.any
  4081c4:	b	408224 <ferror@plt+0x53d4>
  4081c8:	mov	w23, #0x6                   	// #6
  4081cc:	tbz	x0, #63, 408220 <ferror@plt+0x53d0>
  4081d0:	bl	402da0 <__errno_location@plt>
  4081d4:	ldr	w8, [x0]
  4081d8:	cmp	w8, #0xb
  4081dc:	b.eq	4081e8 <ferror@plt+0x5398>  // b.none
  4081e0:	cmp	w8, #0x4
  4081e4:	b.ne	408220 <ferror@plt+0x53d0>  // b.any
  4081e8:	subs	w23, w23, #0x1
  4081ec:	b.eq	408220 <ferror@plt+0x53d0>  // b.none
  4081f0:	ldr	q0, [sp]
  4081f4:	sub	x0, x29, #0x10
  4081f8:	mov	x1, xzr
  4081fc:	stur	q0, [x29, #-16]
  408200:	bl	402c30 <nanosleep@plt>
  408204:	mov	w0, w19
  408208:	mov	x1, x20
  40820c:	mov	x2, x21
  408210:	bl	402ce0 <read@plt>
  408214:	cmp	x0, #0x1
  408218:	b.lt	4081cc <ferror@plt+0x537c>  // b.tstop
  40821c:	b	4081b4 <ferror@plt+0x5364>
  408220:	cbz	x22, 408278 <ferror@plt+0x5428>
  408224:	cmp	x22, #0x1
  408228:	b.lt	408278 <ferror@plt+0x5428>  // b.tstop
  40822c:	add	x8, sp, #0x10
  408230:	mov	w9, #0x20                  	// #32
  408234:	mov	x10, x22
  408238:	ldrb	w11, [x8]
  40823c:	cbnz	w11, 408244 <ferror@plt+0x53f4>
  408240:	strb	w9, [x8]
  408244:	subs	x10, x10, #0x1
  408248:	add	x8, x8, #0x1
  40824c:	b.ne	408238 <ferror@plt+0x53e8>  // b.any
  408250:	add	x8, sp, #0x10
  408254:	add	x8, x22, x8
  408258:	add	x0, sp, #0x10
  40825c:	sturb	wzr, [x8, #-1]
  408260:	bl	402a80 <strdup@plt>
  408264:	mov	x20, x0
  408268:	tbz	w19, #31, 408280 <ferror@plt+0x5430>
  40826c:	b	408288 <ferror@plt+0x5438>
  408270:	mov	x20, xzr
  408274:	b	408288 <ferror@plt+0x5438>
  408278:	mov	x20, xzr
  40827c:	tbnz	w19, #31, 408288 <ferror@plt+0x5438>
  408280:	mov	w0, w19
  408284:	bl	402ac0 <close@plt>
  408288:	mov	x0, x20
  40828c:	add	sp, sp, #0x2, lsl #12
  408290:	add	sp, sp, #0x20
  408294:	ldp	x20, x19, [sp, #48]
  408298:	ldp	x22, x21, [sp, #32]
  40829c:	ldp	x28, x23, [sp, #16]
  4082a0:	ldp	x29, x30, [sp], #64
  4082a4:	ret
  4082a8:	adrp	x1, 40a000 <ferror@plt+0x71b0>
  4082ac:	add	x1, x1, #0x3d7
  4082b0:	b	408128 <ferror@plt+0x52d8>
  4082b4:	stp	x29, x30, [sp, #-32]!
  4082b8:	mov	w0, #0x1                   	// #1
  4082bc:	mov	w1, #0x18                  	// #24
  4082c0:	str	x19, [sp, #16]
  4082c4:	mov	x29, sp
  4082c8:	bl	402a30 <calloc@plt>
  4082cc:	mov	x19, x0
  4082d0:	cbz	x0, 4082e8 <ferror@plt+0x5498>
  4082d4:	adrp	x0, 40a000 <ferror@plt+0x71b0>
  4082d8:	add	x0, x0, #0x3dc
  4082dc:	bl	402860 <opendir@plt>
  4082e0:	str	x0, [x19]
  4082e4:	cbnz	x0, 4082f4 <ferror@plt+0x54a4>
  4082e8:	mov	x0, x19
  4082ec:	bl	402bf0 <free@plt>
  4082f0:	mov	x19, xzr
  4082f4:	mov	x0, x19
  4082f8:	ldr	x19, [sp, #16]
  4082fc:	ldp	x29, x30, [sp], #32
  408300:	ret
  408304:	stp	x29, x30, [sp, #-32]!
  408308:	str	x19, [sp, #16]
  40830c:	mov	x19, x0
  408310:	mov	x29, sp
  408314:	cbz	x0, 408324 <ferror@plt+0x54d4>
  408318:	ldr	x0, [x19]
  40831c:	cbz	x0, 408324 <ferror@plt+0x54d4>
  408320:	bl	402aa0 <closedir@plt>
  408324:	mov	x0, x19
  408328:	ldr	x19, [sp, #16]
  40832c:	ldp	x29, x30, [sp], #32
  408330:	b	402bf0 <free@plt>
  408334:	ldrb	w8, [x0, #20]
  408338:	cmp	x1, #0x0
  40833c:	cset	w9, ne  // ne = any
  408340:	str	x1, [x0, #8]
  408344:	and	w8, w8, #0xfe
  408348:	orr	w8, w8, w9
  40834c:	strb	w8, [x0, #20]
  408350:	ret
  408354:	ldrb	w8, [x0, #20]
  408358:	str	w1, [x0, #16]
  40835c:	orr	w8, w8, #0x2
  408360:	strb	w8, [x0, #20]
  408364:	ret
  408368:	stp	x29, x30, [sp, #-96]!
  40836c:	stp	x28, x27, [sp, #16]
  408370:	stp	x26, x25, [sp, #32]
  408374:	stp	x24, x23, [sp, #48]
  408378:	stp	x22, x21, [sp, #64]
  40837c:	stp	x20, x19, [sp, #80]
  408380:	mov	x29, sp
  408384:	sub	sp, sp, #0x2, lsl #12
  408388:	sub	sp, sp, #0x110
  40838c:	mov	x21, x0
  408390:	mov	w0, #0xffffffea            	// #-22
  408394:	cbz	x21, 4084e4 <ferror@plt+0x5694>
  408398:	mov	x19, x1
  40839c:	cbz	x1, 4084e4 <ferror@plt+0x5694>
  4083a0:	str	wzr, [x19]
  4083a4:	bl	402da0 <__errno_location@plt>
  4083a8:	str	wzr, [x0]
  4083ac:	mov	x20, x0
  4083b0:	ldr	x0, [x21]
  4083b4:	bl	402a50 <readdir@plt>
  4083b8:	cbz	x0, 4084d4 <ferror@plt+0x5684>
  4083bc:	mov	x22, x0
  4083c0:	bl	402b80 <__ctype_b_loc@plt>
  4083c4:	adrp	x24, 40a000 <ferror@plt+0x71b0>
  4083c8:	adrp	x25, 40a000 <ferror@plt+0x71b0>
  4083cc:	adrp	x26, 40a000 <ferror@plt+0x71b0>
  4083d0:	mov	x23, x0
  4083d4:	add	x24, x24, #0x3e2
  4083d8:	add	x25, x25, #0x31c
  4083dc:	add	x26, x26, #0x3ea
  4083e0:	ldr	x8, [x23]
  4083e4:	ldrb	w9, [x22, #19]!
  4083e8:	ldrh	w8, [x8, x9, lsl #1]
  4083ec:	tbz	w8, #11, 4084c0 <ferror@plt+0x5670>
  4083f0:	ldrb	w8, [x21, #20]
  4083f4:	tbnz	w8, #1, 408488 <ferror@plt+0x5638>
  4083f8:	tbz	w8, #0, 408508 <ferror@plt+0x56b8>
  4083fc:	add	x0, sp, #0x108
  408400:	mov	w1, #0x2000                	// #8192
  408404:	mov	x2, x24
  408408:	mov	x3, x22
  40840c:	bl	4028e0 <snprintf@plt>
  408410:	ldr	x0, [x21]
  408414:	bl	402cb0 <dirfd@plt>
  408418:	add	x1, sp, #0x108
  40841c:	mov	w2, #0x80000               	// #524288
  408420:	bl	402d70 <openat@plt>
  408424:	tbnz	w0, #31, 4084c0 <ferror@plt+0x5670>
  408428:	mov	x1, x25
  40842c:	bl	4029b0 <fdopen@plt>
  408430:	cbz	x0, 4084c0 <ferror@plt+0x5670>
  408434:	mov	x27, x0
  408438:	add	x0, sp, #0x108
  40843c:	mov	w1, #0x2000                	// #8192
  408440:	mov	x2, x27
  408444:	bl	402e00 <fgets@plt>
  408448:	mov	x28, x0
  40844c:	str	x0, [sp, #256]
  408450:	mov	x0, x27
  408454:	bl	402910 <fclose@plt>
  408458:	cbz	x28, 4084c0 <ferror@plt+0x5670>
  40845c:	add	x0, sp, #0x108
  408460:	mov	x2, sp
  408464:	mov	x1, x26
  408468:	bl	402d40 <__isoc99_sscanf@plt>
  40846c:	cmp	w0, #0x1
  408470:	b.ne	4084c0 <ferror@plt+0x5670>  // b.any
  408474:	ldr	x1, [x21, #8]
  408478:	mov	x0, sp
  40847c:	bl	402b50 <strcmp@plt>
  408480:	cbnz	w0, 4084c0 <ferror@plt+0x5670>
  408484:	b	408508 <ferror@plt+0x56b8>
  408488:	ldr	x0, [x21]
  40848c:	bl	402cb0 <dirfd@plt>
  408490:	mov	x2, sp
  408494:	mov	x1, x22
  408498:	mov	w3, wzr
  40849c:	bl	408608 <ferror@plt+0x57b8>
  4084a0:	cbnz	w0, 4084c0 <ferror@plt+0x5670>
  4084a4:	ldr	w8, [x21, #16]
  4084a8:	ldr	w9, [sp, #24]
  4084ac:	cmp	w8, w9
  4084b0:	b.ne	4084c0 <ferror@plt+0x5670>  // b.any
  4084b4:	ldrb	w8, [x21, #20]
  4084b8:	tbnz	w8, #0, 4083fc <ferror@plt+0x55ac>
  4084bc:	b	408508 <ferror@plt+0x56b8>
  4084c0:	str	wzr, [x20]
  4084c4:	ldr	x0, [x21]
  4084c8:	bl	402a50 <readdir@plt>
  4084cc:	mov	x22, x0
  4084d0:	cbnz	x0, 4083e0 <ferror@plt+0x5590>
  4084d4:	ldr	w8, [x20]
  4084d8:	cmp	w8, #0x0
  4084dc:	mov	w8, #0x1                   	// #1
  4084e0:	cneg	w0, w8, ne  // ne = any
  4084e4:	add	sp, sp, #0x2, lsl #12
  4084e8:	add	sp, sp, #0x110
  4084ec:	ldp	x20, x19, [sp, #80]
  4084f0:	ldp	x22, x21, [sp, #64]
  4084f4:	ldp	x24, x23, [sp, #48]
  4084f8:	ldp	x26, x25, [sp, #32]
  4084fc:	ldp	x28, x27, [sp, #16]
  408500:	ldp	x29, x30, [sp], #96
  408504:	ret
  408508:	add	x1, sp, #0x100
  40850c:	mov	w2, #0xa                   	// #10
  408510:	mov	x0, x22
  408514:	str	xzr, [sp, #256]
  408518:	str	wzr, [x20]
  40851c:	bl	402ba0 <strtol@plt>
  408520:	str	w0, [x19]
  408524:	ldr	w8, [x20]
  408528:	cbz	w8, 40853c <ferror@plt+0x56ec>
  40852c:	cmp	w8, #0x0
  408530:	mov	w9, #0xffffffff            	// #-1
  408534:	csneg	w0, w9, w8, eq  // eq = none
  408538:	b	4084e4 <ferror@plt+0x5694>
  40853c:	ldr	x9, [sp, #256]
  408540:	cmp	x22, x9
  408544:	b.eq	40852c <ferror@plt+0x56dc>  // b.none
  408548:	cbz	x9, 408554 <ferror@plt+0x5704>
  40854c:	ldrb	w9, [x9]
  408550:	cbnz	w9, 40852c <ferror@plt+0x56dc>
  408554:	mov	w0, wzr
  408558:	b	4084e4 <ferror@plt+0x5694>
  40855c:	nop
  408560:	stp	x29, x30, [sp, #-64]!
  408564:	mov	x29, sp
  408568:	stp	x19, x20, [sp, #16]
  40856c:	adrp	x20, 41a000 <ferror@plt+0x171b0>
  408570:	add	x20, x20, #0xb40
  408574:	stp	x21, x22, [sp, #32]
  408578:	adrp	x21, 41a000 <ferror@plt+0x171b0>
  40857c:	add	x21, x21, #0xb38
  408580:	sub	x20, x20, x21
  408584:	mov	w22, w0
  408588:	stp	x23, x24, [sp, #48]
  40858c:	mov	x23, x1
  408590:	mov	x24, x2
  408594:	bl	402668 <memcpy@plt-0x38>
  408598:	cmp	xzr, x20, asr #3
  40859c:	b.eq	4085c8 <ferror@plt+0x5778>  // b.none
  4085a0:	asr	x20, x20, #3
  4085a4:	mov	x19, #0x0                   	// #0
  4085a8:	ldr	x3, [x21, x19, lsl #3]
  4085ac:	mov	x2, x24
  4085b0:	add	x19, x19, #0x1
  4085b4:	mov	x1, x23
  4085b8:	mov	w0, w22
  4085bc:	blr	x3
  4085c0:	cmp	x20, x19
  4085c4:	b.ne	4085a8 <ferror@plt+0x5758>  // b.any
  4085c8:	ldp	x19, x20, [sp, #16]
  4085cc:	ldp	x21, x22, [sp, #32]
  4085d0:	ldp	x23, x24, [sp, #48]
  4085d4:	ldp	x29, x30, [sp], #64
  4085d8:	ret
  4085dc:	nop
  4085e0:	ret
  4085e4:	nop
  4085e8:	adrp	x2, 41b000 <ferror@plt+0x181b0>
  4085ec:	mov	x1, #0x0                   	// #0
  4085f0:	ldr	x2, [x2, #1000]
  4085f4:	b	402880 <__cxa_atexit@plt>
  4085f8:	mov	x2, x1
  4085fc:	mov	x1, x0
  408600:	mov	w0, #0x0                   	// #0
  408604:	b	402db0 <__xstat@plt>
  408608:	mov	x4, x1
  40860c:	mov	x5, x2
  408610:	mov	w1, w0
  408614:	mov	x2, x4
  408618:	mov	w0, #0x0                   	// #0
  40861c:	mov	w4, w3
  408620:	mov	x3, x5
  408624:	b	402e40 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408628 <.fini>:
  408628:	stp	x29, x30, [sp, #-16]!
  40862c:	mov	x29, sp
  408630:	ldp	x29, x30, [sp], #16
  408634:	ret
