#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561f2bbd5c90 .scope module, "cache_memory" "cache_memory" 2 8;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
    .port_info 8 /OUTPUT 1 "MAIN_MEM_READ"
    .port_info 9 /OUTPUT 1 "MAIN_MEM_WRITE"
    .port_info 10 /OUTPUT 6 "MAIN_MEM_ADDRESS"
    .port_info 11 /OUTPUT 32 "MAIN_MEM_WRITE_DATA"
    .port_info 12 /INPUT 32 "MAIN_MEM_READ_DATA"
    .port_info 13 /INPUT 1 "MAIN_MEM_BUSY_WAIT"
P_0x561f2bbce9f0 .param/l "IDLE" 0 2 50, C4<00>;
P_0x561f2bbcea30 .param/l "MEM_READ" 0 2 50, C4<01>;
P_0x561f2bbcea70 .param/l "MEM_WRITE" 0 2 50, C4<10>;
L_0x561f2bbdc500 .functor XOR 1, L_0x561f2bc14730, L_0x561f2bc14850, C4<0>, C4<0>;
L_0x561f2bbdc610 .functor NOT 1, L_0x561f2bbdc500, C4<0>, C4<0>, C4<0>;
L_0x561f2bbdc720 .functor XOR 1, L_0x561f2bc149e0, L_0x561f2bc14ac0, C4<0>, C4<0>;
L_0x561f2bc14c50 .functor NOT 1, L_0x561f2bbdc720, C4<0>, C4<0>, C4<0>;
L_0x561f2bc14d40 .functor AND 1, L_0x561f2bbdc610, L_0x561f2bc14c50, C4<1>, C4<1>;
L_0x561f2bc14fe0 .functor XOR 1, L_0x561f2bc14e50, L_0x561f2bc14f40, C4<0>, C4<0>;
L_0x561f2bc150e0 .functor NOT 1, L_0x561f2bc14fe0, C4<0>, C4<0>, C4<0>;
L_0x561f2bc151a0/d .functor AND 1, L_0x561f2bc14d40, L_0x561f2bc150e0, C4<1>, C4<1>;
L_0x561f2bc151a0 .delay 1 (9,9,9) L_0x561f2bc151a0/d;
v0x561f2bbd7790_0 .var "CURRENT_DATA", 31 0;
v0x561f2bbd8180_0 .var "CURRENT_DIRTY", 0 0;
v0x561f2bc11840_0 .var "CURRENT_TAG", 2 0;
v0x561f2bc11900_0 .var "CURRENT_VALID", 0 0;
v0x561f2bc119c0_0 .var "MAIN_MEM_ADDRESS", 5 0;
o0x7ff7e8312108 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f2bc11af0_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, o0x7ff7e8312108;  0 drivers
v0x561f2bc11bb0_0 .var "MAIN_MEM_READ", 0 0;
o0x7ff7e8312168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f2bc11c70_0 .net "MAIN_MEM_READ_DATA", 31 0, o0x7ff7e8312168;  0 drivers
v0x561f2bc11d50_0 .var "MAIN_MEM_WRITE", 0 0;
v0x561f2bc11e10_0 .var "MAIN_MEM_WRITE_DATA", 31 0;
v0x561f2bc11ef0_0 .net "TAG_MATCH", 0 0, L_0x561f2bc151a0;  1 drivers
v0x561f2bc11fb0_0 .net *"_s10", 0 0, L_0x561f2bbdc500;  1 drivers
v0x561f2bc12090_0 .net *"_s12", 0 0, L_0x561f2bbdc610;  1 drivers
v0x561f2bc12170_0 .net *"_s15", 0 0, L_0x561f2bc149e0;  1 drivers
v0x561f2bc12250_0 .net *"_s17", 0 0, L_0x561f2bc14ac0;  1 drivers
v0x561f2bc12330_0 .net *"_s18", 0 0, L_0x561f2bbdc720;  1 drivers
v0x561f2bc12410_0 .net *"_s20", 0 0, L_0x561f2bc14c50;  1 drivers
v0x561f2bc124f0_0 .net *"_s22", 0 0, L_0x561f2bc14d40;  1 drivers
v0x561f2bc125b0_0 .net *"_s25", 0 0, L_0x561f2bc14e50;  1 drivers
v0x561f2bc12690_0 .net *"_s27", 0 0, L_0x561f2bc14f40;  1 drivers
v0x561f2bc12770_0 .net *"_s28", 0 0, L_0x561f2bc14fe0;  1 drivers
v0x561f2bc12850_0 .net *"_s30", 0 0, L_0x561f2bc150e0;  1 drivers
v0x561f2bc12930_0 .net *"_s7", 0 0, L_0x561f2bc14730;  1 drivers
v0x561f2bc12a10_0 .net *"_s9", 0 0, L_0x561f2bc14850;  1 drivers
o0x7ff7e8312498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561f2bc12af0_0 .net "address", 7 0, o0x7ff7e8312498;  0 drivers
v0x561f2bc12bd0_0 .var "busywait", 0 0;
o0x7ff7e83124f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f2bc12c90_0 .net "clock", 0 0, o0x7ff7e83124f8;  0 drivers
v0x561f2bc12d50 .array "data_array", 0 8, 31 0;
v0x561f2bc12f30 .array "dirtyBit_array", 0 8, 1 0;
v0x561f2bc13160_0 .var/i "i", 31 0;
v0x561f2bc13240_0 .net "index", 2 0, L_0x561f2bc145a0;  1 drivers
v0x561f2bc13320_0 .var "next_state", 1 0;
v0x561f2bc13400_0 .net "offset", 1 0, L_0x561f2bc14690;  1 drivers
o0x7ff7e8312948 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f2bc134e0_0 .net "read", 0 0, o0x7ff7e8312948;  0 drivers
v0x561f2bc135a0_0 .var "readCache", 0 0;
v0x561f2bc13660_0 .var "readaccess", 0 0;
v0x561f2bc13720_0 .var "readdata", 7 0;
o0x7ff7e8312a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f2bc13800_0 .net "reset", 0 0, o0x7ff7e8312a08;  0 drivers
v0x561f2bc138c0_0 .var "state", 1 0;
v0x561f2bc139a0_0 .net "tag", 2 0, L_0x561f2bc14500;  1 drivers
v0x561f2bc13a80 .array "tag_array", 0 8, 2 0;
v0x561f2bc13cb0 .array "validBit_array", 0 8, 1 0;
o0x7ff7e8312df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f2bc13ee0_0 .net "write", 0 0, o0x7ff7e8312df8;  0 drivers
v0x561f2bc13fa0_0 .var "writeCache", 0 0;
v0x561f2bc14060_0 .var "writeCache_mem", 0 0;
v0x561f2bc14120_0 .var "writeaccess", 0 0;
o0x7ff7e8312eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561f2bc141e0_0 .net "writedata", 7 0, o0x7ff7e8312eb8;  0 drivers
E_0x561f2bbde160 .event posedge, v0x561f2bc12c90_0;
E_0x561f2bbde2d0 .event posedge, v0x561f2bc13800_0;
E_0x561f2bbe2d30/0 .event edge, v0x561f2bc13660_0, v0x561f2bc14120_0, v0x561f2bc138c0_0, v0x561f2bc11ef0_0;
E_0x561f2bbe2d30/1 .event edge, v0x561f2bc11900_0, v0x561f2bc139a0_0, v0x561f2bc13240_0, v0x561f2bc11af0_0;
v0x561f2bc13a80_0 .array/port v0x561f2bc13a80, 0;
v0x561f2bc13a80_1 .array/port v0x561f2bc13a80, 1;
v0x561f2bc13a80_2 .array/port v0x561f2bc13a80, 2;
v0x561f2bc13a80_3 .array/port v0x561f2bc13a80, 3;
E_0x561f2bbe2d30/2 .event edge, v0x561f2bc13a80_0, v0x561f2bc13a80_1, v0x561f2bc13a80_2, v0x561f2bc13a80_3;
v0x561f2bc13a80_4 .array/port v0x561f2bc13a80, 4;
v0x561f2bc13a80_5 .array/port v0x561f2bc13a80, 5;
v0x561f2bc13a80_6 .array/port v0x561f2bc13a80, 6;
v0x561f2bc13a80_7 .array/port v0x561f2bc13a80, 7;
E_0x561f2bbe2d30/3 .event edge, v0x561f2bc13a80_4, v0x561f2bc13a80_5, v0x561f2bc13a80_6, v0x561f2bc13a80_7;
v0x561f2bc13a80_8 .array/port v0x561f2bc13a80, 8;
v0x561f2bc12d50_0 .array/port v0x561f2bc12d50, 0;
v0x561f2bc12d50_1 .array/port v0x561f2bc12d50, 1;
v0x561f2bc12d50_2 .array/port v0x561f2bc12d50, 2;
E_0x561f2bbe2d30/4 .event edge, v0x561f2bc13a80_8, v0x561f2bc12d50_0, v0x561f2bc12d50_1, v0x561f2bc12d50_2;
v0x561f2bc12d50_3 .array/port v0x561f2bc12d50, 3;
v0x561f2bc12d50_4 .array/port v0x561f2bc12d50, 4;
v0x561f2bc12d50_5 .array/port v0x561f2bc12d50, 5;
v0x561f2bc12d50_6 .array/port v0x561f2bc12d50, 6;
E_0x561f2bbe2d30/5 .event edge, v0x561f2bc12d50_3, v0x561f2bc12d50_4, v0x561f2bc12d50_5, v0x561f2bc12d50_6;
v0x561f2bc12d50_7 .array/port v0x561f2bc12d50, 7;
v0x561f2bc12d50_8 .array/port v0x561f2bc12d50, 8;
E_0x561f2bbe2d30/6 .event edge, v0x561f2bc12d50_7, v0x561f2bc12d50_8;
E_0x561f2bbe2d30 .event/or E_0x561f2bbe2d30/0, E_0x561f2bbe2d30/1, E_0x561f2bbe2d30/2, E_0x561f2bbe2d30/3, E_0x561f2bbe2d30/4, E_0x561f2bbe2d30/5, E_0x561f2bbe2d30/6;
E_0x561f2bbda450/0 .event edge, v0x561f2bc138c0_0, v0x561f2bc11900_0, v0x561f2bc13660_0, v0x561f2bc14120_0;
E_0x561f2bbda450/1 .event edge, v0x561f2bc11ef0_0, v0x561f2bbd8180_0, v0x561f2bc11af0_0;
E_0x561f2bbda450 .event/or E_0x561f2bbda450/0, E_0x561f2bbda450/1;
E_0x561f2bbc9a10 .event edge, v0x561f2bc13ee0_0, v0x561f2bc134e0_0;
E_0x561f2bbb82f0/0 .event edge, v0x561f2bc13660_0, v0x561f2bc13400_0, v0x561f2bc13240_0, v0x561f2bc12d50_0;
E_0x561f2bbb82f0/1 .event edge, v0x561f2bc12d50_1, v0x561f2bc12d50_2, v0x561f2bc12d50_3, v0x561f2bc12d50_4;
E_0x561f2bbb82f0/2 .event edge, v0x561f2bc12d50_5, v0x561f2bc12d50_6, v0x561f2bc12d50_7, v0x561f2bc12d50_8;
E_0x561f2bbb82f0 .event/or E_0x561f2bbb82f0/0, E_0x561f2bbb82f0/1, E_0x561f2bbb82f0/2;
v0x561f2bc13cb0_0 .array/port v0x561f2bc13cb0, 0;
v0x561f2bc13cb0_1 .array/port v0x561f2bc13cb0, 1;
v0x561f2bc13cb0_2 .array/port v0x561f2bc13cb0, 2;
E_0x561f2bbdd350/0 .event edge, v0x561f2bc13240_0, v0x561f2bc13cb0_0, v0x561f2bc13cb0_1, v0x561f2bc13cb0_2;
v0x561f2bc13cb0_3 .array/port v0x561f2bc13cb0, 3;
v0x561f2bc13cb0_4 .array/port v0x561f2bc13cb0, 4;
v0x561f2bc13cb0_5 .array/port v0x561f2bc13cb0, 5;
v0x561f2bc13cb0_6 .array/port v0x561f2bc13cb0, 6;
E_0x561f2bbdd350/1 .event edge, v0x561f2bc13cb0_3, v0x561f2bc13cb0_4, v0x561f2bc13cb0_5, v0x561f2bc13cb0_6;
v0x561f2bc13cb0_7 .array/port v0x561f2bc13cb0, 7;
v0x561f2bc13cb0_8 .array/port v0x561f2bc13cb0, 8;
v0x561f2bc12f30_0 .array/port v0x561f2bc12f30, 0;
v0x561f2bc12f30_1 .array/port v0x561f2bc12f30, 1;
E_0x561f2bbdd350/2 .event edge, v0x561f2bc13cb0_7, v0x561f2bc13cb0_8, v0x561f2bc12f30_0, v0x561f2bc12f30_1;
v0x561f2bc12f30_2 .array/port v0x561f2bc12f30, 2;
v0x561f2bc12f30_3 .array/port v0x561f2bc12f30, 3;
v0x561f2bc12f30_4 .array/port v0x561f2bc12f30, 4;
v0x561f2bc12f30_5 .array/port v0x561f2bc12f30, 5;
E_0x561f2bbdd350/3 .event edge, v0x561f2bc12f30_2, v0x561f2bc12f30_3, v0x561f2bc12f30_4, v0x561f2bc12f30_5;
v0x561f2bc12f30_6 .array/port v0x561f2bc12f30, 6;
v0x561f2bc12f30_7 .array/port v0x561f2bc12f30, 7;
v0x561f2bc12f30_8 .array/port v0x561f2bc12f30, 8;
E_0x561f2bbdd350/4 .event edge, v0x561f2bc12f30_6, v0x561f2bc12f30_7, v0x561f2bc12f30_8, v0x561f2bc12d50_0;
E_0x561f2bbdd350/5 .event edge, v0x561f2bc12d50_1, v0x561f2bc12d50_2, v0x561f2bc12d50_3, v0x561f2bc12d50_4;
E_0x561f2bbdd350/6 .event edge, v0x561f2bc12d50_5, v0x561f2bc12d50_6, v0x561f2bc12d50_7, v0x561f2bc12d50_8;
E_0x561f2bbdd350/7 .event edge, v0x561f2bc13a80_0, v0x561f2bc13a80_1, v0x561f2bc13a80_2, v0x561f2bc13a80_3;
E_0x561f2bbdd350/8 .event edge, v0x561f2bc13a80_4, v0x561f2bc13a80_5, v0x561f2bc13a80_6, v0x561f2bc13a80_7;
E_0x561f2bbdd350/9 .event edge, v0x561f2bc13a80_8;
E_0x561f2bbdd350 .event/or E_0x561f2bbdd350/0, E_0x561f2bbdd350/1, E_0x561f2bbdd350/2, E_0x561f2bbdd350/3, E_0x561f2bbdd350/4, E_0x561f2bbdd350/5, E_0x561f2bbdd350/6, E_0x561f2bbdd350/7, E_0x561f2bbdd350/8, E_0x561f2bbdd350/9;
L_0x561f2bc14500 .part o0x7ff7e8312498, 5, 3;
L_0x561f2bc145a0 .part o0x7ff7e8312498, 2, 3;
L_0x561f2bc14690 .part o0x7ff7e8312498, 0, 2;
L_0x561f2bc14730 .part L_0x561f2bc14500, 2, 1;
L_0x561f2bc14850 .part v0x561f2bc11840_0, 2, 1;
L_0x561f2bc149e0 .part L_0x561f2bc14500, 1, 1;
L_0x561f2bc14ac0 .part v0x561f2bc11840_0, 1, 1;
L_0x561f2bc14e50 .part L_0x561f2bc14500, 0, 1;
L_0x561f2bc14f40 .part v0x561f2bc11840_0, 0, 1;
    .scope S_0x561f2bbd5c90;
T_0 ;
    %wait E_0x561f2bbdd350;
    %delay 10, 0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc13cb0, 4;
    %pad/u 1;
    %store/vec4 v0x561f2bc11900_0, 0, 1;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12f30, 4;
    %pad/u 1;
    %store/vec4 v0x561f2bbd8180_0, 0, 1;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12d50, 4;
    %store/vec4 v0x561f2bbd7790_0, 0, 32;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc13a80, 4;
    %store/vec4 v0x561f2bc11840_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561f2bbd5c90;
T_1 ;
    %wait E_0x561f2bbb82f0;
    %load/vec4 v0x561f2bc13660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 10, 0;
    %load/vec4 v0x561f2bc13400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12d50, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561f2bc13720_0, 0, 8;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12d50, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x561f2bc13720_0, 0, 8;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12d50, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x561f2bc13720_0, 0, 8;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12d50, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x561f2bc13720_0, 0, 8;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561f2bbd5c90;
T_2 ;
    %wait E_0x561f2bbc9a10;
    %load/vec4 v0x561f2bc134e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561f2bc13ee0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_2.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.1, 9;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.1, 9;
 ; End of false expr.
    %blend;
T_2.1;
    %pad/s 1;
    %store/vec4 v0x561f2bc12bd0_0, 0, 1;
    %load/vec4 v0x561f2bc134e0_0;
    %load/vec4 v0x561f2bc13ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x561f2bc13660_0, 0, 1;
    %load/vec4 v0x561f2bc134e0_0;
    %nor/r;
    %load/vec4 v0x561f2bc13ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %store/vec4 v0x561f2bc14120_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561f2bbd5c90;
T_3 ;
    %wait E_0x561f2bbda450;
    %load/vec4 v0x561f2bc138c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x561f2bc11900_0;
    %nor/r;
    %load/vec4 v0x561f2bc13660_0;
    %load/vec4 v0x561f2bc14120_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x561f2bc11900_0;
    %load/vec4 v0x561f2bc11ef0_0;
    %and;
    %load/vec4 v0x561f2bc13660_0;
    %load/vec4 v0x561f2bc14120_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x561f2bc11900_0;
    %load/vec4 v0x561f2bbd8180_0;
    %nor/r;
    %and;
    %load/vec4 v0x561f2bc11ef0_0;
    %nor/r;
    %and;
    %load/vec4 v0x561f2bc13660_0;
    %load/vec4 v0x561f2bc14120_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x561f2bc11900_0;
    %load/vec4 v0x561f2bbd8180_0;
    %and;
    %load/vec4 v0x561f2bc11ef0_0;
    %nor/r;
    %and;
    %load/vec4 v0x561f2bc13660_0;
    %load/vec4 v0x561f2bc14120_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x561f2bc11af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
T_3.13 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x561f2bc11af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x561f2bc11900_0;
    %load/vec4 v0x561f2bc11ef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
T_3.17 ;
T_3.15 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561f2bbd5c90;
T_4 ;
    %wait E_0x561f2bbe2d30;
    %load/vec4 v0x561f2bc13660_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561f2bc14120_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %load/vec4 v0x561f2bc138c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc11bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc11d50_0, 0, 1;
    %load/vec4 v0x561f2bc13660_0;
    %load/vec4 v0x561f2bc11ef0_0;
    %and;
    %load/vec4 v0x561f2bc11900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2bc135a0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc135a0_0, 0, 1;
T_4.7 ;
    %load/vec4 v0x561f2bc14120_0;
    %load/vec4 v0x561f2bc11ef0_0;
    %and;
    %load/vec4 v0x561f2bc11900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2bc13fa0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc13fa0_0, 0, 1;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2bc11bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc11d50_0, 0, 1;
    %load/vec4 v0x561f2bc139a0_0;
    %load/vec4 v0x561f2bc13240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f2bc119c0_0, 0, 6;
    %load/vec4 v0x561f2bc11af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2bc14060_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc14060_0, 0, 1;
T_4.11 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc11bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2bc11d50_0, 0, 1;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc13a80, 4;
    %load/vec4 v0x561f2bc13240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f2bc119c0_0, 0, 6;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561f2bc12d50, 4;
    %store/vec4 v0x561f2bc11e10_0, 0, 32;
    %load/vec4 v0x561f2bc11af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc13cb0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc12f30, 4, 0;
T_4.12 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561f2bbd5c90;
T_5 ;
    %wait E_0x561f2bbde2d0;
    %load/vec4 v0x561f2bc13800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc12bd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2bc13160_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561f2bc13160_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f2bc13160_0;
    %store/vec4a v0x561f2bc12d50, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x561f2bc13160_0;
    %store/vec4a v0x561f2bc13cb0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x561f2bc13160_0;
    %store/vec4a v0x561f2bc12f30, 4, 0;
    %load/vec4 v0x561f2bc13160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2bc13160_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561f2bbd5c90;
T_6 ;
    %wait E_0x561f2bbde160;
    %load/vec4 v0x561f2bc13800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x561f2bc13320_0;
    %store/vec4 v0x561f2bc138c0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2bc138c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2bc13320_0, 0, 2;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561f2bbd5c90;
T_7 ;
    %wait E_0x561f2bbde160;
    %load/vec4 v0x561f2bc14060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 10, 0;
    %load/vec4 v0x561f2bc11c70_0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc12d50, 4, 0;
    %load/vec4 v0x561f2bc139a0_0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc13a80, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc13cb0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc12f30, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561f2bbd5c90;
T_8 ;
    %wait E_0x561f2bbde160;
    %load/vec4 v0x561f2bc135a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561f2bc13fa0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc12bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc135a0_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x561f2bc13fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %delay 10, 0;
    %load/vec4 v0x561f2bc13400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x561f2bc141e0_0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561f2bc12d50, 4, 5;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x561f2bc141e0_0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561f2bc12d50, 4, 5;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x561f2bc141e0_0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561f2bc12d50, 4, 5;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x561f2bc141e0_0;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561f2bc12d50, 4, 5;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x561f2bc13240_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561f2bc12f30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2bc13fa0_0, 0, 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cache_memory.v";
