Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr  7 12:54:20 2025
| Host         : Boston_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_var_hz_switchable_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[0]/L7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff10/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.377        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.377        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.349ns (35.207%)  route 2.483ns (64.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     9.156    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.349ns (35.207%)  route 2.483ns (64.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     9.156    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.349ns (35.207%)  route 2.483ns (64.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     9.156    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.349ns (35.207%)  route 2.483ns (64.793%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     9.156    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.349ns (36.959%)  route 2.301ns (63.041%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     8.975    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.729    14.537    ff10/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.349ns (36.959%)  route 2.301ns (63.041%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     8.975    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.729    14.537    ff10/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.349ns (36.959%)  route 2.301ns (63.041%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     8.975    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.729    14.537    ff10/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.349ns (36.959%)  route 2.301ns (63.041%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     8.975    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[27]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.729    14.537    ff10/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.349ns (37.542%)  route 2.244ns (62.458%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.157     8.918    ff10/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.349ns (37.542%)  route 2.244ns (62.458%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.930    ff10/count_reg[15]
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     7.054 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.054    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.604 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.604    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.157     8.918    ff10/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff10/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff10/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.810    ff10/count_reg[10]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff10/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.920    ff10/count_reg[8]_i_1__0_n_5
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    ff10/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.812    ff10/count_reg[14]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  ff10/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    ff10/count_reg[12]_i_1__0_n_5
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    ff10/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.812    ff10/count_reg[18]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  ff10/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    ff10/count_reg[16]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    ff10/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff10/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.810    ff10/count_reg[6]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff10/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.920    ff10/count_reg[4]_i_1__0_n_5
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    ff10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ff10/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.813    ff10/out[5]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  ff10/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    ff10/count_reg[24]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    ff10/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.810    ff10/count_reg[2]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff10/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    ff10/count_reg[0]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ff1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff1/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.794    ff1/count_reg[2]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  ff1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.905    ff1/count_reg[0]_i_2_n_5
    SLICE_X4Y88          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff1/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.794    ff1/count_reg[6]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  ff1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    ff1/count_reg[4]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  ff1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff1/count_reg[6]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    ff1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.796    ff1/count_reg[10]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  ff1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    ff1/count_reg[8]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  ff1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ff1/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  ff1/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff1/temp_reg/Q
                         net (fo=15, routed)          0.193     1.854    ff1/CLK
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  ff1/temp_i_1/O
                         net (fo=1, routed)           0.000     1.899    ff1/temp_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  ff1/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  ff1/temp_reg/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.091     1.611    ff1/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.600ns  (logic 4.160ns (43.329%)  route 5.440ns (56.671%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.041     1.559    ff3/Q[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.124     1.683 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.400     6.082    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.600 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.600    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.450ns (54.810%)  route 3.669ns (45.190%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[0]/Q
                         net (fo=31, routed)          0.661     1.179    ff3/Q[0]
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.150     1.329 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.008     4.337    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.120 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.120    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.792ns  (logic 4.195ns (53.842%)  route 3.597ns (46.158%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          0.663     1.181    ff3/Q[0]
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.124     1.305 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.933     4.239    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.792 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.792    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.428ns (58.676%)  route 3.118ns (41.324%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          0.795     1.313    ff3/Q[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.150     1.463 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.323     3.786    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.546 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.546    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 4.406ns (58.627%)  route 3.109ns (41.373%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.041     1.559    ff3/Q[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.150     1.709 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.068     3.777    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.514 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.514    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 4.194ns (56.356%)  route 3.248ns (43.644%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          0.795     1.313    ff3/Q[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.453     3.890    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.442 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.442    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 4.422ns (60.569%)  route 2.879ns (39.431%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.001     1.519    ff3/Q[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.152     1.671 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.878     3.549    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.301 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.301    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 4.136ns (56.870%)  route 3.137ns (43.130%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X0Y93          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           3.137     3.696    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.273 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.273    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.245ns  (logic 4.114ns (56.791%)  route 3.130ns (43.209%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X1Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.130     3.689    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.245 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.245    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 4.178ns (57.709%)  route 3.062ns (42.291%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ff3/count_reg[0]/Q
                         net (fo=31, routed)          1.001     1.519    ff3/Q[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.124     1.643 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.061     3.704    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.239 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.239    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.798%)  route 0.137ns (49.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.137     0.278    ff9/Q[7]
    SLICE_X0Y86          FDRE                                         r  ff9/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.178%)  route 0.146ns (50.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.146     0.287    ff9/Q[1]
    SLICE_X0Y88          FDRE                                         r  ff9/current_rand_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE                         0.000     0.000 r  ff4/ff1/tick_reg/C
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff1/tick_reg/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff1/tick_reg_n_0
    SLICE_X9Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff1/tick
    SLICE_X9Y91          FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    ff9/Q[0]
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.099     0.297 r  ff9/current_rand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.297    ff9/p_0_out[7]
    SLICE_X1Y86          FDRE                                         r  ff9/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.191ns (60.917%)  route 0.123ns (39.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff1/tick_reg__0/Q
                         net (fo=8, routed)           0.123     0.269    ff4/ff1/tick_1
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    ff4/ff1/tick_i_1__0_n_0
    SLICE_X8Y91          FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.495%)  route 0.176ns (55.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.176     0.317    ff9/Q[4]
    SLICE_X1Y86          FDRE                                         r  ff9/current_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE                         0.000     0.000 r  ff4/ff5/tick_reg/C
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff5/tick_reg/Q
                         net (fo=1, routed)           0.138     0.279    ff4/ff5/tick_reg_n_0
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.324 r  ff4/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.324    ff4/ff5/tick
    SLICE_X3Y92          FDRE                                         r  ff4/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  ff4/ff6/tick_reg/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff6/tick_reg/Q
                         net (fo=1, routed)           0.138     0.279    ff4/ff6/tick_reg_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.324 r  ff4/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.324    ff4/ff6/tick
    SLICE_X7Y92          FDRE                                         r  ff4/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE                         0.000     0.000 r  ff4/ff3/count_reg[0]/C
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff3/count_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    ff4/ff3/mux_3[0]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.325    ff4/ff3/tick_i_1__2_n_0
    SLICE_X9Y93          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff6/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE                         0.000     0.000 r  ff4/ff6/count_reg[0]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff6/count_reg[0]/Q
                         net (fo=6, routed)           0.117     0.281    ff4/ff6/Q[0]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  ff4/ff6/tick_i_1__5/O
                         net (fo=1, routed)           0.000     0.326    ff4/ff6/tick_i_1__5_n_0
    SLICE_X7Y91          FDRE                                         r  ff4/ff6/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.157ns  (logic 0.456ns (39.409%)  route 0.701ns (60.591%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.701     6.482    clk_var_hz
    SLICE_X3Y89          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.154%)  route 0.260ns (64.846%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.260     1.922    clk_var_hz
    SLICE_X3Y89          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.138ns (32.526%)  route 2.361ns (67.474%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     3.499    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.138ns (32.526%)  route 2.361ns (67.474%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     3.499    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[1]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.138ns (32.526%)  route 2.361ns (67.474%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     3.499    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[2]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.138ns (32.526%)  route 2.361ns (67.474%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.395     3.499    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[3]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 1.138ns (34.306%)  route 2.179ns (65.694%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     3.317    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604     5.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[24]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 1.138ns (34.306%)  route 2.179ns (65.694%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     3.317    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604     5.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[25]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 1.138ns (34.306%)  route 2.179ns (65.694%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     3.317    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604     5.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[26]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 1.138ns (34.306%)  route 2.179ns (65.694%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.214     3.317    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604     5.027    ff10/clk
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[27]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.138ns (34.903%)  route 2.123ns (65.097%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.157     3.261    ff10/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[4]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.138ns (34.903%)  route 2.123ns (65.097%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    ff9/Q[2]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.545 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.545    ff10/S[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.946 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.946    ff10/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.103 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.157     3.261    ff10/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.314ns (50.274%)  route 0.311ns (49.726%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.139     0.625    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[16]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.314ns (50.274%)  route 0.311ns (49.726%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.139     0.625    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[17]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.314ns (50.274%)  route 0.311ns (49.726%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.139     0.625    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[18]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.314ns (50.274%)  route 0.311ns (49.726%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.139     0.625    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[19]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.314ns (41.185%)  route 0.448ns (58.815%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.276     0.762    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[12]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.314ns (41.185%)  route 0.448ns (58.815%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.276     0.762    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[13]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.314ns (41.185%)  route 0.448ns (58.815%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.276     0.762    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[14]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.314ns (41.185%)  route 0.448ns (58.815%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.276     0.762    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[15]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.314ns (38.225%)  route 0.507ns (61.775%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.336     0.821    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[20]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.314ns (38.225%)  route 0.507ns (61.775%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.172     0.313    ff9/Q[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.358    ff10/count_reg[0]_0[0]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.486 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.336     0.821    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[21]/C





