
test_usf.elf:     file format elf32-littlenios2
test_usf.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00040244

Program Header:
    LOAD off    0x00001000 vaddr 0x00040000 paddr 0x00040000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00040020 paddr 0x00040020 align 2**12
         filesz 0x000091e0 memsz 0x000091e0 flags r-x
    LOAD off    0x0000a200 vaddr 0x00049200 paddr 0x00049594 align 2**12
         filesz 0x00000394 memsz 0x00000394 flags rw-
    LOAD off    0x0000a928 vaddr 0x00049928 paddr 0x00049928 align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00040000  00040000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00040020  00040020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00008d94  00040244  00040244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000228  00048fd8  00048fd8  00009fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000394  00049200  00049594  0000a200  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  00049928  00049928  0000a928  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2 00000000  00049a48  00049a48  0000a594  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000a594  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000a50  00000000  00000000  0000a5b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000f2d8  00000000  00000000  0000b008  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000052c9  00000000  00000000  0001a2e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00006164  00000000  00000000  0001f5a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001a94  00000000  00000000  00025710  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000038d1  00000000  00000000  000271a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000971b  00000000  00000000  0002aa75  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  00034190  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000ef8  00000000  00000000  000341f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00037d26  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000a  00000000  00000000  00037d29  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00037d33  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00037d34  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00037d35  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00037d39  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00037d3d  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00037d41  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00037d4a  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00037d53  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000e  00000000  00000000  00037d5c  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000010  00000000  00000000  00037d6a  2**0
                  CONTENTS, READONLY
 29 .jdi          00005b59  00000000  00000000  00037d7a  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00068fb4  00000000  00000000  0003d8d3  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00040000 l    d  .entry	00000000 .entry
00040020 l    d  .exceptions	00000000 .exceptions
00040244 l    d  .text	00000000 .text
00048fd8 l    d  .rodata	00000000 .rodata
00049200 l    d  .rwdata	00000000 .rwdata
00049928 l    d  .bss	00000000 .bss
00049a48 l    d  .onchip_memory2	00000000 .onchip_memory2
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../test_usf_bsp//obj/HAL/src/crt0.o
0004028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 s_round.c
00000000 l    df *ABS*	00000000 w_fmod.c
00000000 l    df *ABS*	00000000 e_fmod.c
00049084 l     O .rodata	00000010 Zero
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 impure.c
00049200 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
000449b8 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_load.c
00045074 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_times.c
000451dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_write.c
00045290 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000453c4 l     F .text	00000034 alt_dev_reg
000492e0 l     O .rwdata	00000038 i2c_dac
00049318 l     O .rwdata	0000002c jtag_uart
00049344 l     O .rwdata	00000028 altera_hostfs
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
00045498 l     F .text	00000110 optional_irq_callback
000455f8 l     F .text	0000009c alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000472d8 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_hostfs.c
00049528 l     O .rwdata	00000009 hcinfo.2538
00049534 l     O .rwdata	0000000a hcinfo.2551
00049540 l     O .rwdata	00000009 hcinfo.2560
0004954c l     O .rwdata	0000000a hcinfo.2573
00049558 l     O .rwdata	0000000a hcinfo.2586
00049564 l     O .rwdata	0000000a hcinfo.2612
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
000479a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00047afc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00047b28 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_fs_reg.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000480ac l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
000481ec l     F .text	0000003c alt_get_errno
00048228 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00049944 g     O .bss	00000004 alt_instruction_exception_handler
00045160 g     F .text	0000007c alt_main
00040848 g     F .text	0000009c convert_adc_to_signal
00044908 g     F .text	00000080 _puts_r
00049948 g     O .bss	00000100 alt_irq
00049594 g       *ABS*	00000000 __flash_rwdata_start
00043db4 g     F .text	00000088 .hidden __eqdf2
000448bc g     F .text	0000004c printf
00045cf0 g     F .text	000000a8 alt_avalon_i2c_rx_read
00040ef8 g     F .text	00000100 round
000473cc g     F .text	0000011c alt_hostfs_open
00041be8 g     F .text	00000440 .hidden __divsf3
00046ef0 g     F .text	00000044 alt_avalon_i2c_enabled_ints_get
00045a74 g     F .text	00000094 alt_avalon_i2c_master_config_speed_get
00040a0c g     F .text	00000048 initialize_pipeline
000402dc g     F .text	000000f4 modulo
0004674c g     F .text	00000208 alt_avalon_i2c_master_transmit_using_interrupts
00042a8c g     F .text	00000070 .hidden __fixsfsi
000488b0 g     F .text	00000024 altera_nios2_gen2_irq_init
00044870 g     F .text	00000010 __errno
00040000 g     F .entry	0000001c __reset
00045218 g     F .text	00000078 times
00040020 g       *ABS*	00000000 __flash_exceptions_start
00041150 g     F .text	00000340 __ieee754_fmod
00049928 g     O .bss	00000004 errno
00049930 g     O .bss	00000004 alt_argv
00051514 g       *ABS*	00000000 _gp
00046f34 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
000425a8 g     F .text	000004e4 .hidden __subsf3
00045c04 g     F .text	00000044 alt_avalon_i2c_is_busy
00049394 g     O .rwdata	00000180 alt_fd_list
00047604 g     F .text	00000068 alt_hostfs_seek
000459a8 g     F .text	000000cc alt_avalon_i2c_master_config_set
00047cc8 g     F .text	00000090 alt_find_dev
00047d58 g     F .text	00000080 alt_fs_reg
00048170 g     F .text	0000007c alt_io_redirect
00048fd8 g       *ABS*	00000000 __DTOR_END__
00046590 g     F .text	000001bc alt_avalon_i2c_master_transmit
00044988 g     F .text	00000014 puts
00048b10 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00040654 g     F .text	00000130 updateMovingAverage
00041490 g     F .text	00000074 __fpclassifyd
00047158 g     F .text	000000ec altera_avalon_jtag_uart_read
00044880 g     F .text	0000003c _printf_r
00041664 g     F .text	00000064 .hidden __udivsi3
000420e4 g     F .text	000000c8 .hidden __lesf2
00048a80 g     F .text	00000090 alt_icache_flush
00045814 g     F .text	00000098 alt_avalon_i2c_enable
00046e24 g     F .text	00000068 alt_avalon_i2c_int_disable
0004752c g     F .text	0000006c alt_hostfs_read
00049580 g     O .rwdata	00000004 alt_max_fd
00046954 g     F .text	0000020c alt_avalon_i2c_master_receive
00044554 g     F .text	00000110 .hidden __extendsfdf2
00042c20 g     F .text	000008ac .hidden __adddf3
00049514 g     O .rwdata	00000004 __fdlib_version
00046e8c g     F .text	00000064 alt_avalon_i2c_int_enable
00049518 g     O .rwdata	00000004 _global_impure_ptr
00049a48 g       *ABS*	00000000 __bss_end
00047fbc g     F .text	000000f0 alt_iic_isr_register
000487a8 g     F .text	00000108 alt_tick
00046d4c g     F .text	00000058 alt_avalon_i2c_int_status_get
00047f70 g     F .text	0000004c alt_ic_irq_enabled
0004870c g     F .text	0000009c alt_alarm_stop
00045694 g     F .text	00000054 alt_avalon_i2c_register_callback
00049938 g     O .bss	00000004 alt_irq_active
000456e8 g     F .text	000000ec alt_avalon_i2c_init
000474e8 g     F .text	00000044 alt_hostfs_close
000400fc g     F .exceptions	000000d4 alt_irq_handler
0004936c g     O .rwdata	00000028 alt_dev_null
00040a54 g     F .text	00000020 dummy_function
000408e4 g     F .text	000000a0 top
00047ab4 g     F .text	00000048 alt_dcache_flush_all
00040984 g     F .text	00000088 generate_test_data
00049594 g       *ABS*	00000000 __ram_rwdata_end
00049578 g     O .rwdata	00000008 alt_dev_list
000452cc g     F .text	000000f8 write
00048c64 g     F .text	00000058 _putc_r
00046024 g     F .text	0000004c alt_avalon_i2c_check_arblost
00042028 g     F .text	000000bc .hidden __gtsf2
00046de8 g     F .text	0000003c alt_avalon_i2c_int_clear
00049200 g       *ABS*	00000000 __ram_rodata_end
00049520 g     O .rwdata	00000008 alt_avalon_i2c_list
000416c8 g     F .text	00000058 .hidden __umodsi3
00049a48 g       *ABS*	00000000 end
000401d0 g     F .exceptions	00000074 alt_instruction_exception_entry
000457d4 g     F .text	00000040 alt_avalon_i2c_open
00048fd8 g       *ABS*	00000000 __CTOR_LIST__
00067100 g       *ABS*	00000000 __alt_stack_pointer
000461a4 g     F .text	000000e8 alt_avalon_i2c_master_tx
00047350 g     F .text	0000007c alt_avalon_timer_sc_init
0004480c g     F .text	00000064 .hidden __clzsi2
00040ff8 g     F .text	00000158 fmod
00047244 g     F .text	00000094 altera_avalon_jtag_uart_write
00044a24 g     F .text	00000524 ___vfprintf_internal_r
00048440 g     F .text	0000022c alt_printf
00048e14 g     F .text	00000190 __call_exitprocs
000455a8 g     F .text	00000050 alt_avalon_i2c_register_optional_irq_handler
00040244 g     F .text	0000004c _start
0004993c g     O .bss	00000004 _alt_tick_rate
00046b60 g     F .text	000001ec alt_avalon_i2c_master_receive_using_interrupts
00046f80 g     F .text	00000064 alt_avalon_i2c_rx_fifo_threshold_set
00049940 g     O .bss	00000004 _alt_nticks
00045430 g     F .text	00000068 alt_sys_init
00042afc g     F .text	00000124 .hidden __floatsisf
00048cbc g     F .text	00000158 __register_exitproc
000463c8 g     F .text	000001c8 alt_avalon_i2c_master_tx_rx
00049200 g       *ABS*	00000000 __ram_rwdata_start
00048fd8 g       *ABS*	00000000 __ram_rodata_start
00047098 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
000489dc g     F .text	000000a4 alt_get_fd
00047850 g     F .text	00000158 alt_busy_sleep
00048be0 g     F .text	00000030 memcmp
00045c48 g     F .text	000000a8 alt_avalon_i2c_rx_read_available
00049a48 g       *ABS*	00000000 __alt_stack_base
000434cc g     F .text	000008e8 .hidden __divdf3
00043e3c g     F .text	00000718 .hidden __muldf3
000488d4 g     F .text	00000108 alt_find_file
00047b64 g     F .text	000000a4 alt_dev_llist_insert
00046070 g     F .text	00000134 alt_avalon_i2c_interrupt_transaction_status
00045fd8 g     F .text	0000004c alt_avalon_i2c_check_nack
00044f64 g     F .text	000000b8 __sfvwrite_small_dev
00049928 g       *ABS*	00000000 __bss_start
00040a74 g     F .text	00000484 main
00045fa4 g     F .text	00000034 alt_avalon_i2c_master_target_set
00049934 g     O .bss	00000004 alt_envp
000470f8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00046da4 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
000420e4 g     F .text	000000c8 .hidden __ltsf2
00041504 g     F .text	00000008 matherr
00044664 g     F .text	000001a8 .hidden __truncdfsf2
000405e0 g     F .text	00000074 initMovingAverage
00049584 g     O .rwdata	00000004 alt_errno
00048c10 g     F .text	00000054 putc
0004156c g     F .text	00000084 .hidden __divsi3
00040290 g     F .text	0000004c initReconstructor
00048fd8 g       *ABS*	00000000 __CTOR_END__
000421ac g     F .text	000003fc .hidden __mulsf3
00048fd8 g       *ABS*	00000000 __flash_rodata_start
00048fd8 g       *ABS*	00000000 __DTOR_LIST__
00040784 g     F .text	000000c4 float_to_dac
00043db4 g     F .text	00000088 .hidden __nedf2
000453f8 g     F .text	00000038 alt_irq_init
000486a8 g     F .text	00000064 alt_release_fd
00049094 g     O .rodata	00000100 .hidden __clz_tab
00048bac g     F .text	00000014 atexit
00042028 g     F .text	000000bc .hidden __gesf2
0004501c g     F .text	00000058 _write_r
0004951c g     O .rwdata	00000004 _impure_ptr
0004992c g     O .bss	00000004 alt_argc
00047c68 g     F .text	00000060 _do_dtors
00045f6c g     F .text	00000038 alt_avalon_i2c_master_target_get
00045e7c g     F .text	000000f0 alt_avalon_i2c_send_address
00040020 g       .exceptions	00000000 alt_irq_entry
00049570 g     O .rwdata	00000008 alt_fs_list
00047598 g     F .text	0000006c alt_hostfs_write
00040020 g       *ABS*	00000000 __ram_exceptions_start
00040000 g       *ABS*	00000000 __alt_mem_onchip_memory2
00047030 g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
00047e0c g     F .text	00000050 alt_ic_isr_register
000458ac g     F .text	0000004c alt_avalon_i2c_disable
00049594 g       *ABS*	00000000 _edata
00049a48 g       *ABS*	00000000 _end
00040244 g       *ABS*	00000000 __ram_exceptions_end
000458f8 g     F .text	000000b0 alt_avalon_i2c_master_config_get
00047ee4 g     F .text	0000008c alt_ic_irq_disable
00048bc0 g     F .text	00000020 exit
000415f0 g     F .text	00000074 .hidden __modsi3
00067100 g       *ABS*	00000000 __alt_data_end
00040020 g     F .exceptions	00000000 alt_exception
00045b08 g     F .text	000000fc alt_avalon_i2c_master_config_speed_set
000403d0 g     F .text	00000210 update
00045d98 g     F .text	000000e4 alt_avalon_i2c_cmd_write
0004150c g     F .text	00000060 .hidden __fixunssfsi
00048fa4 g     F .text	00000034 _exit
0004499c g     F .text	0000001c strlen
000482ec g     F .text	00000154 open
0004866c g     F .text	0000003c alt_putchar
00047dd8 g     F .text	00000034 alt_icache_flush_all
00049588 g     O .rwdata	00000004 alt_priority_mask
00047e5c g     F .text	00000088 alt_ic_irq_enable
00044f48 g     F .text	0000001c __vfprintf_internal
0004958c g     O .rwdata	00000008 alt_alarm_list
00047c08 g     F .text	00000060 _do_ctors
000479e4 g     F .text	000000d0 close
00041720 g     F .text	000004c8 .hidden __addsf3
00046fe4 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
000450dc g     F .text	00000084 alt_load
0004628c g     F .text	0000013c alt_avalon_i2c_master_rx
0004766c g     F .text	000001e4 alt_hostfs_fstat



Disassembly of section .entry:

00040000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   40000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   40004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   40008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   4000c:	00bffd16 	blt	zero,r2,40004 <__alt_data_end+0xfffd8f04>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   40010:	00400134 	movhi	at,4
    ori r1, r1, %lo(_start)
   40014:	08409114 	ori	at,at,580
    jmp r1
   40018:	0800683a 	jmp	at
   4001c:	00000000 	call	0 <__reset-0x40000>

Disassembly of section .exceptions:

00040020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   40020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   40024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   40028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   4002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   40030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   40034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   40038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   4003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   40040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   40044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   40048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   4004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   40050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   40054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   40058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   4005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   40060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   40064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   40068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   4006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   40070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   40074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   40078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   4007c:	10000326 	beq	r2,zero,4008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   40080:	20000226 	beq	r4,zero,4008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   40084:	00400fc0 	call	400fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   40088:	00000706 	br	400a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   4008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   40090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   40094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   40098:	00401d00 	call	401d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   4009c:	1000021e 	bne	r2,zero,400a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   400a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   400a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   400a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   400ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   400b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   400b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   400b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   400bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   400c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   400c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   400c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   400cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   400d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   400d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   400d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   400dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   400e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   400e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   400e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   400ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   400f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   400f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   400f8:	ef80083a 	eret

000400fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   400fc:	defff904 	addi	sp,sp,-28
   40100:	dfc00615 	stw	ra,24(sp)
   40104:	df000515 	stw	fp,20(sp)
   40108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   4010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   40110:	0005313a 	rdctl	r2,ipending
   40114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   40118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   4011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   40120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   40124:	00800044 	movi	r2,1
   40128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   4012c:	e0fffb17 	ldw	r3,-20(fp)
   40130:	e0bffc17 	ldw	r2,-16(fp)
   40134:	1884703a 	and	r2,r3,r2
   40138:	10001426 	beq	r2,zero,4018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   4013c:	00800174 	movhi	r2,5
   40140:	10a65204 	addi	r2,r2,-26296
   40144:	e0fffd17 	ldw	r3,-12(fp)
   40148:	180690fa 	slli	r3,r3,3
   4014c:	10c5883a 	add	r2,r2,r3
   40150:	10c00017 	ldw	r3,0(r2)
   40154:	00800174 	movhi	r2,5
   40158:	10a65204 	addi	r2,r2,-26296
   4015c:	e13ffd17 	ldw	r4,-12(fp)
   40160:	200890fa 	slli	r4,r4,3
   40164:	1105883a 	add	r2,r2,r4
   40168:	10800104 	addi	r2,r2,4
   4016c:	10800017 	ldw	r2,0(r2)
   40170:	1009883a 	mov	r4,r2
   40174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   40178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   4017c:	0005313a 	rdctl	r2,ipending
   40180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   40184:	e0bfff17 	ldw	r2,-4(fp)
   40188:	00000706 	br	401a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   4018c:	e0bffc17 	ldw	r2,-16(fp)
   40190:	1085883a 	add	r2,r2,r2
   40194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   40198:	e0bffd17 	ldw	r2,-12(fp)
   4019c:	10800044 	addi	r2,r2,1
   401a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   401a4:	003fe106 	br	4012c <__alt_data_end+0xfffd902c>

    active = alt_irq_pending ();
   401a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   401ac:	e0bffb17 	ldw	r2,-20(fp)
   401b0:	103fdb1e 	bne	r2,zero,40120 <__alt_data_end+0xfffd9020>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   401b4:	0001883a 	nop
}
   401b8:	0001883a 	nop
   401bc:	e037883a 	mov	sp,fp
   401c0:	dfc00117 	ldw	ra,4(sp)
   401c4:	df000017 	ldw	fp,0(sp)
   401c8:	dec00204 	addi	sp,sp,8
   401cc:	f800283a 	ret

000401d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   401d0:	defffb04 	addi	sp,sp,-20
   401d4:	dfc00415 	stw	ra,16(sp)
   401d8:	df000315 	stw	fp,12(sp)
   401dc:	df000304 	addi	fp,sp,12
   401e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
   401e4:	000531fa 	rdctl	r2,exception
   401e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
   401ec:	e0bffd17 	ldw	r2,-12(fp)
   401f0:	10801f0c 	andi	r2,r2,124
   401f4:	1004d0ba 	srli	r2,r2,2
   401f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
   401fc:	0005333a 	rdctl	r2,badaddr
   40200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   40204:	d0a10c17 	ldw	r2,-31696(gp)
   40208:	10000726 	beq	r2,zero,40228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   4020c:	d0a10c17 	ldw	r2,-31696(gp)
   40210:	e0fffd17 	ldw	r3,-12(fp)
   40214:	e1bffe17 	ldw	r6,-8(fp)
   40218:	e17fff17 	ldw	r5,-4(fp)
   4021c:	1809883a 	mov	r4,r3
   40220:	103ee83a 	callr	r2
   40224:	00000206 	br	40230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   40228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   4022c:	0005883a 	mov	r2,zero
}
   40230:	e037883a 	mov	sp,fp
   40234:	dfc00117 	ldw	ra,4(sp)
   40238:	df000017 	ldw	fp,0(sp)
   4023c:	dec00204 	addi	sp,sp,8
   40240:	f800283a 	ret

Disassembly of section .text:

00040244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
   40244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
   40248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
   4024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
   40250:	00bffd16 	blt	zero,r2,40248 <__alt_data_end+0xfffd9148>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   40254:	06c001b4 	movhi	sp,6
    ori sp, sp, %lo(__alt_stack_pointer)
   40258:	dedc4014 	ori	sp,sp,28928
    movhi gp, %hi(_gp)
   4025c:	06800174 	movhi	gp,5
    ori gp, gp, %lo(_gp)
   40260:	d6854514 	ori	gp,gp,5396
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   40264:	00800134 	movhi	r2,4
    ori r2, r2, %lo(__bss_start)
   40268:	10a64a14 	ori	r2,r2,39208

    movhi r3, %hi(__bss_end)
   4026c:	00c00134 	movhi	r3,4
    ori r3, r3, %lo(__bss_end)
   40270:	18e69214 	ori	r3,r3,39496

    beq r2, r3, 1f
   40274:	10c00326 	beq	r2,r3,40284 <_start+0x40>

0:
    stw zero, (r2)
   40278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   4027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   40280:	10fffd36 	bltu	r2,r3,40278 <__alt_data_end+0xfffd9178>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   40284:	00450dc0 	call	450dc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   40288:	00451600 	call	45160 <alt_main>

0004028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   4028c:	003fff06 	br	4028c <__alt_data_end+0xfffd918c>

00040290 <initReconstructor>:
    float prev_eps;
    int initialized;
} UnlimitedSamplerReconstructor;

/* Initialize the reconstructor */
void initReconstructor(UnlimitedSamplerReconstructor *recon, float lam) {
   40290:	defffd04 	addi	sp,sp,-12
   40294:	df000215 	stw	fp,8(sp)
   40298:	df000204 	addi	fp,sp,8
   4029c:	e13ffe15 	stw	r4,-8(fp)
   402a0:	e17fff15 	stw	r5,-4(fp)
    recon->lam = lam;
   402a4:	e0bffe17 	ldw	r2,-8(fp)
   402a8:	e0ffff17 	ldw	r3,-4(fp)
   402ac:	10c00015 	stw	r3,0(r2)
    recon->prev_y = 0.0;
   402b0:	e0bffe17 	ldw	r2,-8(fp)
   402b4:	10000115 	stw	zero,4(r2)
    recon->prev_eps = 0.0;
   402b8:	e0bffe17 	ldw	r2,-8(fp)
   402bc:	10000215 	stw	zero,8(r2)
    recon->initialized = 0;
   402c0:	e0bffe17 	ldw	r2,-8(fp)
   402c4:	10000315 	stw	zero,12(r2)
}
   402c8:	0001883a 	nop
   402cc:	e037883a 	mov	sp,fp
   402d0:	df000017 	ldw	fp,0(sp)
   402d4:	dec00104 	addi	sp,sp,4
   402d8:	f800283a 	ret

000402dc <modulo>:

/* Centered modulo function into [-¦Ë, ¦Ë) */
float modulo(float x, float lam) {
   402dc:	defff804 	addi	sp,sp,-32
   402e0:	dfc00715 	stw	ra,28(sp)
   402e4:	df000615 	stw	fp,24(sp)
   402e8:	dc400515 	stw	r17,20(sp)
   402ec:	dc000415 	stw	r16,16(sp)
   402f0:	df000604 	addi	fp,sp,24
   402f4:	e13ffc15 	stw	r4,-16(fp)
   402f8:	e17ffd15 	stw	r5,-12(fp)
    float two_lam = 2.0 * lam;
   402fc:	e0bffd17 	ldw	r2,-12(fp)
   40300:	100b883a 	mov	r5,r2
   40304:	1009883a 	mov	r4,r2
   40308:	00417200 	call	41720 <__addsf3>
   4030c:	1007883a 	mov	r3,r2
   40310:	e0fffb15 	stw	r3,-20(fp)
    float mod = fmod(x + lam, two_lam);
   40314:	e17ffd17 	ldw	r5,-12(fp)
   40318:	e13ffc17 	ldw	r4,-16(fp)
   4031c:	00417200 	call	41720 <__addsf3>
   40320:	1007883a 	mov	r3,r2
   40324:	1805883a 	mov	r2,r3
   40328:	1009883a 	mov	r4,r2
   4032c:	00445540 	call	44554 <__extendsfdf2>
   40330:	1021883a 	mov	r16,r2
   40334:	1823883a 	mov	r17,r3
   40338:	e13ffb17 	ldw	r4,-20(fp)
   4033c:	00445540 	call	44554 <__extendsfdf2>
   40340:	1009883a 	mov	r4,r2
   40344:	180b883a 	mov	r5,r3
   40348:	200d883a 	mov	r6,r4
   4034c:	280f883a 	mov	r7,r5
   40350:	8009883a 	mov	r4,r16
   40354:	880b883a 	mov	r5,r17
   40358:	0040ff80 	call	40ff8 <fmod>
   4035c:	100b883a 	mov	r5,r2
   40360:	180d883a 	mov	r6,r3
   40364:	2809883a 	mov	r4,r5
   40368:	300b883a 	mov	r5,r6
   4036c:	00446640 	call	44664 <__truncdfsf2>
   40370:	1007883a 	mov	r3,r2
   40374:	e0fffa15 	stw	r3,-24(fp)
    if (mod < 0) mod += two_lam;
   40378:	000b883a 	mov	r5,zero
   4037c:	e13ffa17 	ldw	r4,-24(fp)
   40380:	00420e40 	call	420e4 <__lesf2>
   40384:	1000050e 	bge	r2,zero,4039c <modulo+0xc0>
   40388:	e17ffb17 	ldw	r5,-20(fp)
   4038c:	e13ffa17 	ldw	r4,-24(fp)
   40390:	00417200 	call	41720 <__addsf3>
   40394:	1007883a 	mov	r3,r2
   40398:	e0fffa15 	stw	r3,-24(fp)
    return mod - lam;
   4039c:	e17ffd17 	ldw	r5,-12(fp)
   403a0:	e13ffa17 	ldw	r4,-24(fp)
   403a4:	00425a80 	call	425a8 <__subsf3>
   403a8:	1009883a 	mov	r4,r2
   403ac:	2007883a 	mov	r3,r4
   403b0:	1805883a 	mov	r2,r3
}
   403b4:	e6fffe04 	addi	sp,fp,-8
   403b8:	dfc00317 	ldw	ra,12(sp)
   403bc:	df000217 	ldw	fp,8(sp)
   403c0:	dc400117 	ldw	r17,4(sp)
   403c4:	dc000017 	ldw	r16,0(sp)
   403c8:	dec00404 	addi	sp,sp,16
   403cc:	f800283a 	ret

000403d0 <update>:

/* Update function: process one sample */
float update(UnlimitedSamplerReconstructor *recon, float yk) {
   403d0:	defff304 	addi	sp,sp,-52
   403d4:	dfc00c15 	stw	ra,48(sp)
   403d8:	df000b15 	stw	fp,44(sp)
   403dc:	dcc00a15 	stw	r19,40(sp)
   403e0:	dc800915 	stw	r18,36(sp)
   403e4:	dc400815 	stw	r17,32(sp)
   403e8:	dc000715 	stw	r16,28(sp)
   403ec:	df000b04 	addi	fp,sp,44
   403f0:	e13ffa15 	stw	r4,-24(fp)
   403f4:	e17ffb15 	stw	r5,-20(fp)
    if (!recon->initialized) {
   403f8:	e0bffa17 	ldw	r2,-24(fp)
   403fc:	10800317 	ldw	r2,12(r2)
   40400:	1000081e 	bne	r2,zero,40424 <update+0x54>
        recon->prev_y = yk;
   40404:	e0bffa17 	ldw	r2,-24(fp)
   40408:	e0fffb17 	ldw	r3,-20(fp)
   4040c:	10c00115 	stw	r3,4(r2)
        recon->initialized = 1;
   40410:	e0bffa17 	ldw	r2,-24(fp)
   40414:	00c00044 	movi	r3,1
   40418:	10c00315 	stw	r3,12(r2)
        return yk;  // First sample, return as is
   4041c:	e0bffb17 	ldw	r2,-20(fp)
   40420:	00006406 	br	405b4 <update+0x1e4>
    }

    // Step 1: Compute ¦¤y[k]
    float dy = yk - recon->prev_y;
   40424:	e0bffa17 	ldw	r2,-24(fp)
   40428:	10c00117 	ldw	r3,4(r2)
   4042c:	180b883a 	mov	r5,r3
   40430:	e13ffb17 	ldw	r4,-20(fp)
   40434:	00425a80 	call	425a8 <__subsf3>
   40438:	1007883a 	mov	r3,r2
   4043c:	e0fff515 	stw	r3,-44(fp)

    // Step 2: Apply modulo to ¦¤y[k]
    float mod_dy = modulo(dy, recon->lam);
   40440:	e0bffa17 	ldw	r2,-24(fp)
   40444:	10c00017 	ldw	r3,0(r2)
   40448:	180b883a 	mov	r5,r3
   4044c:	e13ff517 	ldw	r4,-44(fp)
   40450:	00402dc0 	call	402dc <modulo>
   40454:	e0bff615 	stw	r2,-40(fp)

    // Step 3: Compute ¦¤¦Å[k]
    float delta_eps = mod_dy - dy;
   40458:	e17ff517 	ldw	r5,-44(fp)
   4045c:	e13ff617 	ldw	r4,-40(fp)
   40460:	00425a80 	call	425a8 <__subsf3>
   40464:	1007883a 	mov	r3,r2
   40468:	e0fff715 	stw	r3,-36(fp)

    // Step 4: Update ¦Å[k], round to nearest 2¦Ë
    recon->prev_eps += delta_eps;
   4046c:	e0bffa17 	ldw	r2,-24(fp)
   40470:	10c00217 	ldw	r3,8(r2)
   40474:	e17ff717 	ldw	r5,-36(fp)
   40478:	1809883a 	mov	r4,r3
   4047c:	00417200 	call	41720 <__addsf3>
   40480:	1009883a 	mov	r4,r2
   40484:	2007883a 	mov	r3,r4
   40488:	e0bffa17 	ldw	r2,-24(fp)
   4048c:	10c00215 	stw	r3,8(r2)
    float eps_k = 2.0 * recon->lam * round(recon->prev_eps / (2.0 * recon->lam));
   40490:	e0bffa17 	ldw	r2,-24(fp)
   40494:	10c00017 	ldw	r3,0(r2)
   40498:	1809883a 	mov	r4,r3
   4049c:	00445540 	call	44554 <__extendsfdf2>
   404a0:	1011883a 	mov	r8,r2
   404a4:	1813883a 	mov	r9,r3
   404a8:	400d883a 	mov	r6,r8
   404ac:	480f883a 	mov	r7,r9
   404b0:	4009883a 	mov	r4,r8
   404b4:	480b883a 	mov	r5,r9
   404b8:	0042c200 	call	42c20 <__adddf3>
   404bc:	1009883a 	mov	r4,r2
   404c0:	180b883a 	mov	r5,r3
   404c4:	2021883a 	mov	r16,r4
   404c8:	2823883a 	mov	r17,r5
   404cc:	e0bffa17 	ldw	r2,-24(fp)
   404d0:	10c00217 	ldw	r3,8(r2)
   404d4:	1809883a 	mov	r4,r3
   404d8:	00445540 	call	44554 <__extendsfdf2>
   404dc:	1025883a 	mov	r18,r2
   404e0:	1827883a 	mov	r19,r3
   404e4:	e0bffa17 	ldw	r2,-24(fp)
   404e8:	10c00017 	ldw	r3,0(r2)
   404ec:	1809883a 	mov	r4,r3
   404f0:	00445540 	call	44554 <__extendsfdf2>
   404f4:	1011883a 	mov	r8,r2
   404f8:	1813883a 	mov	r9,r3
   404fc:	400d883a 	mov	r6,r8
   40500:	480f883a 	mov	r7,r9
   40504:	4009883a 	mov	r4,r8
   40508:	480b883a 	mov	r5,r9
   4050c:	0042c200 	call	42c20 <__adddf3>
   40510:	1009883a 	mov	r4,r2
   40514:	180b883a 	mov	r5,r3
   40518:	2005883a 	mov	r2,r4
   4051c:	2807883a 	mov	r3,r5
   40520:	100d883a 	mov	r6,r2
   40524:	180f883a 	mov	r7,r3
   40528:	9009883a 	mov	r4,r18
   4052c:	980b883a 	mov	r5,r19
   40530:	00434cc0 	call	434cc <__divdf3>
   40534:	1009883a 	mov	r4,r2
   40538:	180b883a 	mov	r5,r3
   4053c:	2005883a 	mov	r2,r4
   40540:	2807883a 	mov	r3,r5
   40544:	1009883a 	mov	r4,r2
   40548:	180b883a 	mov	r5,r3
   4054c:	0040ef80 	call	40ef8 <round>
   40550:	1009883a 	mov	r4,r2
   40554:	180b883a 	mov	r5,r3
   40558:	200d883a 	mov	r6,r4
   4055c:	280f883a 	mov	r7,r5
   40560:	8009883a 	mov	r4,r16
   40564:	880b883a 	mov	r5,r17
   40568:	0043e3c0 	call	43e3c <__muldf3>
   4056c:	1009883a 	mov	r4,r2
   40570:	180b883a 	mov	r5,r3
   40574:	2005883a 	mov	r2,r4
   40578:	2807883a 	mov	r3,r5
   4057c:	1009883a 	mov	r4,r2
   40580:	180b883a 	mov	r5,r3
   40584:	00446640 	call	44664 <__truncdfsf2>
   40588:	1007883a 	mov	r3,r2
   4058c:	e0fff815 	stw	r3,-32(fp)

    // Step 5: Recover g[k]
    float gk = yk + eps_k;
   40590:	e17ff817 	ldw	r5,-32(fp)
   40594:	e13ffb17 	ldw	r4,-20(fp)
   40598:	00417200 	call	41720 <__addsf3>
   4059c:	1007883a 	mov	r3,r2
   405a0:	e0fff915 	stw	r3,-28(fp)

    // Update state
    recon->prev_y = yk;
   405a4:	e0bffa17 	ldw	r2,-24(fp)
   405a8:	e0fffb17 	ldw	r3,-20(fp)
   405ac:	10c00115 	stw	r3,4(r2)

    return gk;
   405b0:	e0bff917 	ldw	r2,-28(fp)
   405b4:	1007883a 	mov	r3,r2
}
   405b8:	1805883a 	mov	r2,r3
   405bc:	e6fffc04 	addi	sp,fp,-16
   405c0:	dfc00517 	ldw	ra,20(sp)
   405c4:	df000417 	ldw	fp,16(sp)
   405c8:	dcc00317 	ldw	r19,12(sp)
   405cc:	dc800217 	ldw	r18,8(sp)
   405d0:	dc400117 	ldw	r17,4(sp)
   405d4:	dc000017 	ldw	r16,0(sp)
   405d8:	dec00604 	addi	sp,sp,24
   405dc:	f800283a 	ret

000405e0 <initMovingAverage>:
    int count;
    float sum;
} MovingAverage;

/* Initialize the moving average filter */
void initMovingAverage(MovingAverage *ma) {
   405e0:	defffd04 	addi	sp,sp,-12
   405e4:	df000215 	stw	fp,8(sp)
   405e8:	df000204 	addi	fp,sp,8
   405ec:	e13fff15 	stw	r4,-4(fp)
    ma->index = 0;
   405f0:	e0bfff17 	ldw	r2,-4(fp)
   405f4:	10006415 	stw	zero,400(r2)
    ma->count = 0;
   405f8:	e0bfff17 	ldw	r2,-4(fp)
   405fc:	10006515 	stw	zero,404(r2)
    ma->sum = 0.0;
   40600:	e0bfff17 	ldw	r2,-4(fp)
   40604:	10006615 	stw	zero,408(r2)

    for (int i = 0; i < MA_WINDOW_SIZE; i++) {
   40608:	e03ffe15 	stw	zero,-8(fp)
   4060c:	00000906 	br	40634 <initMovingAverage+0x54>
        ma->buffer[i] = 0.0;
   40610:	e0ffff17 	ldw	r3,-4(fp)
   40614:	e0bffe17 	ldw	r2,-8(fp)
   40618:	1085883a 	add	r2,r2,r2
   4061c:	1085883a 	add	r2,r2,r2
   40620:	1885883a 	add	r2,r3,r2
   40624:	10000015 	stw	zero,0(r2)
void initMovingAverage(MovingAverage *ma) {
    ma->index = 0;
    ma->count = 0;
    ma->sum = 0.0;

    for (int i = 0; i < MA_WINDOW_SIZE; i++) {
   40628:	e0bffe17 	ldw	r2,-8(fp)
   4062c:	10800044 	addi	r2,r2,1
   40630:	e0bffe15 	stw	r2,-8(fp)
   40634:	e0bffe17 	ldw	r2,-8(fp)
   40638:	10801910 	cmplti	r2,r2,100
   4063c:	103ff41e 	bne	r2,zero,40610 <__alt_data_end+0xfffd9510>
        ma->buffer[i] = 0.0;
    }
}
   40640:	0001883a 	nop
   40644:	e037883a 	mov	sp,fp
   40648:	df000017 	ldw	fp,0(sp)
   4064c:	dec00104 	addi	sp,sp,4
   40650:	f800283a 	ret

00040654 <updateMovingAverage>:

/* Update the moving average with a new sample */
float updateMovingAverage(MovingAverage *ma, float new_sample) {
   40654:	defffb04 	addi	sp,sp,-20
   40658:	dfc00415 	stw	ra,16(sp)
   4065c:	df000315 	stw	fp,12(sp)
   40660:	dc000215 	stw	r16,8(sp)
   40664:	df000304 	addi	fp,sp,12
   40668:	e13ffd15 	stw	r4,-12(fp)
   4066c:	e17ffe15 	stw	r5,-8(fp)
    // Remove the oldest sample from the sum
    ma->sum -= ma->buffer[ma->index];
   40670:	e0bffd17 	ldw	r2,-12(fp)
   40674:	11006617 	ldw	r4,408(r2)
   40678:	e0bffd17 	ldw	r2,-12(fp)
   4067c:	10806417 	ldw	r2,400(r2)
   40680:	e0fffd17 	ldw	r3,-12(fp)
   40684:	1085883a 	add	r2,r2,r2
   40688:	1085883a 	add	r2,r2,r2
   4068c:	1885883a 	add	r2,r3,r2
   40690:	10c00017 	ldw	r3,0(r2)
   40694:	180b883a 	mov	r5,r3
   40698:	00425a80 	call	425a8 <__subsf3>
   4069c:	1009883a 	mov	r4,r2
   406a0:	2007883a 	mov	r3,r4
   406a4:	e0bffd17 	ldw	r2,-12(fp)
   406a8:	10c06615 	stw	r3,408(r2)

    // Add the new sample to the buffer and sum
    ma->buffer[ma->index] = new_sample;
   406ac:	e0bffd17 	ldw	r2,-12(fp)
   406b0:	10806417 	ldw	r2,400(r2)
   406b4:	e0fffd17 	ldw	r3,-12(fp)
   406b8:	1085883a 	add	r2,r2,r2
   406bc:	1085883a 	add	r2,r2,r2
   406c0:	1885883a 	add	r2,r3,r2
   406c4:	e0fffe17 	ldw	r3,-8(fp)
   406c8:	10c00015 	stw	r3,0(r2)
    ma->sum += new_sample;
   406cc:	e0bffd17 	ldw	r2,-12(fp)
   406d0:	10c06617 	ldw	r3,408(r2)
   406d4:	e17ffe17 	ldw	r5,-8(fp)
   406d8:	1809883a 	mov	r4,r3
   406dc:	00417200 	call	41720 <__addsf3>
   406e0:	1009883a 	mov	r4,r2
   406e4:	2007883a 	mov	r3,r4
   406e8:	e0bffd17 	ldw	r2,-12(fp)
   406ec:	10c06615 	stw	r3,408(r2)

    // Update the index (circular buffer)
    ma->index = (ma->index + 1) % MA_WINDOW_SIZE;
   406f0:	e0bffd17 	ldw	r2,-12(fp)
   406f4:	10806417 	ldw	r2,400(r2)
   406f8:	10800044 	addi	r2,r2,1
   406fc:	01401904 	movi	r5,100
   40700:	1009883a 	mov	r4,r2
   40704:	00415f00 	call	415f0 <__modsi3>
   40708:	1007883a 	mov	r3,r2
   4070c:	e0bffd17 	ldw	r2,-12(fp)
   40710:	10c06415 	stw	r3,400(r2)

    // Update the count (if less than window size)
    if (ma->count < MA_WINDOW_SIZE) {
   40714:	e0bffd17 	ldw	r2,-12(fp)
   40718:	10806517 	ldw	r2,404(r2)
   4071c:	10801908 	cmpgei	r2,r2,100
   40720:	1000051e 	bne	r2,zero,40738 <updateMovingAverage+0xe4>
        ma->count++;
   40724:	e0bffd17 	ldw	r2,-12(fp)
   40728:	10806517 	ldw	r2,404(r2)
   4072c:	10c00044 	addi	r3,r2,1
   40730:	e0bffd17 	ldw	r2,-12(fp)
   40734:	10c06515 	stw	r3,404(r2)
    }

    // Compute the moving average
    return ma->sum / ma->count;
   40738:	e0bffd17 	ldw	r2,-12(fp)
   4073c:	14006617 	ldw	r16,408(r2)
   40740:	e0bffd17 	ldw	r2,-12(fp)
   40744:	10806517 	ldw	r2,404(r2)
   40748:	1009883a 	mov	r4,r2
   4074c:	0042afc0 	call	42afc <__floatsisf>
   40750:	1007883a 	mov	r3,r2
   40754:	180b883a 	mov	r5,r3
   40758:	8009883a 	mov	r4,r16
   4075c:	0041be80 	call	41be8 <__divsf3>
   40760:	1009883a 	mov	r4,r2
   40764:	2007883a 	mov	r3,r4
   40768:	1805883a 	mov	r2,r3
}
   4076c:	e6ffff04 	addi	sp,fp,-4
   40770:	dfc00217 	ldw	ra,8(sp)
   40774:	df000117 	ldw	fp,4(sp)
   40778:	dc000017 	ldw	r16,0(sp)
   4077c:	dec00304 	addi	sp,sp,12
   40780:	f800283a 	ret

00040784 <float_to_dac>:



uint8_t float_to_dac(float signal_value, int DAC_MAX_VALUE, float V_REF, float OFFSET) {
   40784:	defff704 	addi	sp,sp,-36
   40788:	dfc00815 	stw	ra,32(sp)
   4078c:	df000715 	stw	fp,28(sp)
   40790:	dc000615 	stw	r16,24(sp)
   40794:	df000704 	addi	fp,sp,28
   40798:	e13ffb15 	stw	r4,-20(fp)
   4079c:	e17ffc15 	stw	r5,-16(fp)
   407a0:	e1bffd15 	stw	r6,-12(fp)
   407a4:	e1fffe15 	stw	r7,-8(fp)
    float dac_voltage;
    uint8_t dac_value;

    // Apply offset
    dac_voltage = signal_value + OFFSET;
   407a8:	e17ffe17 	ldw	r5,-8(fp)
   407ac:	e13ffb17 	ldw	r4,-20(fp)
   407b0:	00417200 	call	41720 <__addsf3>
   407b4:	1007883a 	mov	r3,r2
   407b8:	e0fff915 	stw	r3,-28(fp)

    // Clamp to DAC range (0V to 5V)
    if (dac_voltage < 0.0f) {
   407bc:	000b883a 	mov	r5,zero
   407c0:	e13ff917 	ldw	r4,-28(fp)
   407c4:	00420e40 	call	420e4 <__lesf2>
   407c8:	1000020e 	bge	r2,zero,407d4 <float_to_dac+0x50>
        dac_voltage = 0.0f;
   407cc:	e03ff915 	stw	zero,-28(fp)
   407d0:	00000606 	br	407ec <float_to_dac+0x68>
    } else if (dac_voltage > V_REF) {
   407d4:	e17ffd17 	ldw	r5,-12(fp)
   407d8:	e13ff917 	ldw	r4,-28(fp)
   407dc:	00420280 	call	42028 <__gesf2>
   407e0:	0080020e 	bge	zero,r2,407ec <float_to_dac+0x68>
        dac_voltage = V_REF;
   407e4:	e0bffd17 	ldw	r2,-12(fp)
   407e8:	e0bff915 	stw	r2,-28(fp)
    }

    // Convert to DAC value
    dac_value = (uint8_t)((dac_voltage / V_REF) * DAC_MAX_VALUE);
   407ec:	e17ffd17 	ldw	r5,-12(fp)
   407f0:	e13ff917 	ldw	r4,-28(fp)
   407f4:	0041be80 	call	41be8 <__divsf3>
   407f8:	1007883a 	mov	r3,r2
   407fc:	1821883a 	mov	r16,r3
   40800:	e13ffc17 	ldw	r4,-16(fp)
   40804:	0042afc0 	call	42afc <__floatsisf>
   40808:	1007883a 	mov	r3,r2
   4080c:	180b883a 	mov	r5,r3
   40810:	8009883a 	mov	r4,r16
   40814:	00421ac0 	call	421ac <__mulsf3>
   40818:	1007883a 	mov	r3,r2
   4081c:	1805883a 	mov	r2,r3
   40820:	1009883a 	mov	r4,r2
   40824:	004150c0 	call	4150c <__fixunssfsi>
   40828:	e0bffa05 	stb	r2,-24(fp)

    return dac_value;
   4082c:	e0bffa03 	ldbu	r2,-24(fp)
}
   40830:	e6ffff04 	addi	sp,fp,-4
   40834:	dfc00217 	ldw	ra,8(sp)
   40838:	df000117 	ldw	fp,4(sp)
   4083c:	dc000017 	ldw	r16,0(sp)
   40840:	dec00304 	addi	sp,sp,12
   40844:	f800283a 	ret

00040848 <convert_adc_to_signal>:

float convert_adc_to_signal(int adc_value, int ADC_MAX_VALUE, float V_REF, float OFFSET_VOLTAGE) {
   40848:	defff704 	addi	sp,sp,-36
   4084c:	dfc00815 	stw	ra,32(sp)
   40850:	df000715 	stw	fp,28(sp)
   40854:	dc000615 	stw	r16,24(sp)
   40858:	df000704 	addi	fp,sp,28
   4085c:	e13ffb15 	stw	r4,-20(fp)
   40860:	e17ffc15 	stw	r5,-16(fp)
   40864:	e1bffd15 	stw	r6,-12(fp)
   40868:	e1fffe15 	stw	r7,-8(fp)
    // Calculate the input voltage
    float input_voltage = (adc_value / (float)ADC_MAX_VALUE) * V_REF;
   4086c:	e13ffb17 	ldw	r4,-20(fp)
   40870:	0042afc0 	call	42afc <__floatsisf>
   40874:	1021883a 	mov	r16,r2
   40878:	e13ffc17 	ldw	r4,-16(fp)
   4087c:	0042afc0 	call	42afc <__floatsisf>
   40880:	1007883a 	mov	r3,r2
   40884:	180b883a 	mov	r5,r3
   40888:	8009883a 	mov	r4,r16
   4088c:	0041be80 	call	41be8 <__divsf3>
   40890:	1007883a 	mov	r3,r2
   40894:	1805883a 	mov	r2,r3
   40898:	e17ffd17 	ldw	r5,-12(fp)
   4089c:	1009883a 	mov	r4,r2
   408a0:	00421ac0 	call	421ac <__mulsf3>
   408a4:	1007883a 	mov	r3,r2
   408a8:	e0fff915 	stw	r3,-28(fp)

    // Subtract the offset to get the original signal value
    float signal_value = input_voltage - OFFSET_VOLTAGE;
   408ac:	e17ffe17 	ldw	r5,-8(fp)
   408b0:	e13ff917 	ldw	r4,-28(fp)
   408b4:	00425a80 	call	425a8 <__subsf3>
   408b8:	1007883a 	mov	r3,r2
   408bc:	e0fffa15 	stw	r3,-24(fp)

    return signal_value;
   408c0:	e0bffa17 	ldw	r2,-24(fp)
   408c4:	1007883a 	mov	r3,r2
}
   408c8:	1805883a 	mov	r2,r3
   408cc:	e6ffff04 	addi	sp,fp,-4
   408d0:	dfc00217 	ldw	ra,8(sp)
   408d4:	df000117 	ldw	fp,4(sp)
   408d8:	dc000017 	ldw	r16,0(sp)
   408dc:	dec00304 	addi	sp,sp,12
   408e0:	f800283a 	ret

000408e4 <top>:




int top(int adc_value,UnlimitedSamplerReconstructor *recon, MovingAverage *ma ){
   408e4:	defff704 	addi	sp,sp,-36
   408e8:	dfc00815 	stw	ra,32(sp)
   408ec:	df000715 	stw	fp,28(sp)
   408f0:	df000704 	addi	fp,sp,28
   408f4:	e13ffd15 	stw	r4,-12(fp)
   408f8:	e17ffe15 	stw	r5,-8(fp)
   408fc:	e1bfff15 	stw	r6,-4(fp)

	float signal_in=convert_adc_to_signal(adc_value,4095,4.096,0);
   40900:	000f883a 	mov	r7,zero
   40904:	019020f4 	movhi	r6,16515
   40908:	31849bc4 	addi	r6,r6,4719
   4090c:	0143ffc4 	movi	r5,4095
   40910:	e13ffd17 	ldw	r4,-12(fp)
   40914:	00408480 	call	40848 <convert_adc_to_signal>
   40918:	e0bff915 	stw	r2,-28(fp)
	float reconstructed_val=update(recon, signal_in);
   4091c:	e17ff917 	ldw	r5,-28(fp)
   40920:	e13ffe17 	ldw	r4,-8(fp)
   40924:	00403d00 	call	403d0 <update>
   40928:	e0bffa15 	stw	r2,-24(fp)
	float avg = updateMovingAverage(ma, reconstructed_val);
   4092c:	e17ffa17 	ldw	r5,-24(fp)
   40930:	e13fff17 	ldw	r4,-4(fp)
   40934:	00406540 	call	40654 <updateMovingAverage>
   40938:	e0bffb15 	stw	r2,-20(fp)
	int dac_out=float_to_dac(reconstructed_val-avg,255,5,2);
   4093c:	e17ffb17 	ldw	r5,-20(fp)
   40940:	e13ffa17 	ldw	r4,-24(fp)
   40944:	00425a80 	call	425a8 <__subsf3>
   40948:	1007883a 	mov	r3,r2
   4094c:	1805883a 	mov	r2,r3
   40950:	01d00034 	movhi	r7,16384
   40954:	01902834 	movhi	r6,16544
   40958:	01403fc4 	movi	r5,255
   4095c:	1009883a 	mov	r4,r2
   40960:	00407840 	call	40784 <float_to_dac>
   40964:	10803fcc 	andi	r2,r2,255
   40968:	e0bffc15 	stw	r2,-16(fp)
	return dac_out;
   4096c:	e0bffc17 	ldw	r2,-16(fp)
}
   40970:	e037883a 	mov	sp,fp
   40974:	dfc00117 	ldw	ra,4(sp)
   40978:	df000017 	ldw	fp,0(sp)
   4097c:	dec00204 	addi	sp,sp,8
   40980:	f800283a 	ret

00040984 <generate_test_data>:


//#define total_num 100000
#define num_times_ran 100
#define dataset_size 10000
void generate_test_data(int data[dataset_size] , int min, int max) {
   40984:	defff904 	addi	sp,sp,-28
   40988:	dfc00615 	stw	ra,24(sp)
   4098c:	df000515 	stw	fp,20(sp)
   40990:	dc000415 	stw	r16,16(sp)
   40994:	df000504 	addi	fp,sp,20
   40998:	e13ffc15 	stw	r4,-16(fp)
   4099c:	e17ffd15 	stw	r5,-12(fp)
   409a0:	e1bffe15 	stw	r6,-8(fp)
    for (int i = 0; i < dataset_size; i++) {
   409a4:	e03ffb15 	stw	zero,-20(fp)
   409a8:	00000e06 	br	409e4 <generate_test_data+0x60>
        data[i] = i%max;
   409ac:	e0bffb17 	ldw	r2,-20(fp)
   409b0:	1085883a 	add	r2,r2,r2
   409b4:	1085883a 	add	r2,r2,r2
   409b8:	1007883a 	mov	r3,r2
   409bc:	e0bffc17 	ldw	r2,-16(fp)
   409c0:	10e1883a 	add	r16,r2,r3
   409c4:	e0bffb17 	ldw	r2,-20(fp)
   409c8:	e17ffe17 	ldw	r5,-8(fp)
   409cc:	1009883a 	mov	r4,r2
   409d0:	00415f00 	call	415f0 <__modsi3>
   409d4:	80800015 	stw	r2,0(r16)

//#define total_num 100000
#define num_times_ran 100
#define dataset_size 10000
void generate_test_data(int data[dataset_size] , int min, int max) {
    for (int i = 0; i < dataset_size; i++) {
   409d8:	e0bffb17 	ldw	r2,-20(fp)
   409dc:	10800044 	addi	r2,r2,1
   409e0:	e0bffb15 	stw	r2,-20(fp)
   409e4:	e0bffb17 	ldw	r2,-20(fp)
   409e8:	1089c410 	cmplti	r2,r2,10000
   409ec:	103fef1e 	bne	r2,zero,409ac <__alt_data_end+0xfffd98ac>
        data[i] = i%max;
    }
}
   409f0:	0001883a 	nop
   409f4:	e6ffff04 	addi	sp,fp,-4
   409f8:	dfc00217 	ldw	ra,8(sp)
   409fc:	df000117 	ldw	fp,4(sp)
   40a00:	dc000017 	ldw	r16,0(sp)
   40a04:	dec00304 	addi	sp,sp,12
   40a08:	f800283a 	ret

00040a0c <initialize_pipeline>:


void initialize_pipeline(){
   40a0c:	defffe04 	addi	sp,sp,-8
   40a10:	df000115 	stw	fp,4(sp)
   40a14:	df000104 	addi	fp,sp,4

	for (int i = 0; i < 100; i++){
   40a18:	e03fff15 	stw	zero,-4(fp)
   40a1c:	00000506 	br	40a34 <initialize_pipeline+0x28>
		ALT_CI_RECON_TOP_PIPELINE_0(0);
   40a20:	0005883a 	mov	r2,zero
   40a24:	1005c032 	custom	0,r2,r2,zero
}


void initialize_pipeline(){

	for (int i = 0; i < 100; i++){
   40a28:	e0bfff17 	ldw	r2,-4(fp)
   40a2c:	10800044 	addi	r2,r2,1
   40a30:	e0bfff15 	stw	r2,-4(fp)
   40a34:	e0bfff17 	ldw	r2,-4(fp)
   40a38:	10801910 	cmplti	r2,r2,100
   40a3c:	103ff81e 	bne	r2,zero,40a20 <__alt_data_end+0xfffd9920>
		ALT_CI_RECON_TOP_PIPELINE_0(0);
	}
}
   40a40:	0001883a 	nop
   40a44:	e037883a 	mov	sp,fp
   40a48:	df000017 	ldw	fp,0(sp)
   40a4c:	dec00104 	addi	sp,sp,4
   40a50:	f800283a 	ret

00040a54 <dummy_function>:

int dummy_function(){
   40a54:	deffff04 	addi	sp,sp,-4
   40a58:	df000015 	stw	fp,0(sp)
   40a5c:	d839883a 	mov	fp,sp
	return 0;
   40a60:	0005883a 	mov	r2,zero
}
   40a64:	e037883a 	mov	sp,fp
   40a68:	df000017 	ldw	fp,0(sp)
   40a6c:	dec00104 	addi	sp,sp,4
   40a70:	f800283a 	ret

00040a74 <main>:

int main() {
   40a74:	defffe04 	addi	sp,sp,-8
   40a78:	dfc00115 	stw	ra,4(sp)
   40a7c:	df000015 	stw	fp,0(sp)
   40a80:	d839883a 	mov	fp,sp
   40a84:	023ffff4 	movhi	r8,65535
   40a88:	42187c04 	addi	r8,r8,25072
   40a8c:	da37883a 	add	sp,sp,r8
	float lam=0.75;
   40a90:	008fd034 	movhi	r2,16192
   40a94:	00fffff4 	movhi	r3,65535
   40a98:	18d88204 	addi	r3,r3,25096
   40a9c:	1f07883a 	add	r3,r3,fp
   40aa0:	18800015 	stw	r2,0(r3)
    UnlimitedSamplerReconstructor recon;
    initReconstructor(&recon, lam);
   40aa4:	013ffff4 	movhi	r4,65535
   40aa8:	21188504 	addi	r4,r4,25108
   40aac:	e105883a 	add	r2,fp,r4
   40ab0:	00fffff4 	movhi	r3,65535
   40ab4:	18d88204 	addi	r3,r3,25096
   40ab8:	1f07883a 	add	r3,r3,fp
   40abc:	19400017 	ldw	r5,0(r3)
   40ac0:	1009883a 	mov	r4,r2
   40ac4:	00402900 	call	40290 <initReconstructor>
//    unsigned int time_spent;
//    if (alt_timestamp_start() < 0) {
//        printf("Timestamp not available\n");

//    }
    printf("running \n");
   40ac8:	01000174 	movhi	r4,5
   40acc:	2123f604 	addi	r4,r4,-28712
   40ad0:	00449880 	call	44988 <puts>
    initialize_pipeline();
   40ad4:	0040a0c0 	call	40a0c <initialize_pipeline>
    MovingAverage ma;
    initMovingAverage(&ma);
   40ad8:	013ffff4 	movhi	r4,65535
   40adc:	21188904 	addi	r4,r4,25124
   40ae0:	e105883a 	add	r2,fp,r4
   40ae4:	1009883a 	mov	r4,r2
   40ae8:	00405e00 	call	405e0 <initMovingAverage>
//	float data[] = {0.0f, 0.0f,1.0f,0.0f,1.0f, 1.0f,  0.0f,0.0f, 0.0f,0.0f,0.0f,0.0f, 0.0f,  0.0f};
//    float data[] = {0.0f, 0.0f,1.75f,0.0f,1.75f, 1.75f,  1.75f,0.0f, 0.0f,0.0f,0.0f,0.0f, 0.0f,  0.0f};  // <- Replace with your actual values
//    float data[] = {-0.0175935030f, -0.0175935030ff,-0.0175935030f,-0.0175935030f,-0.0175935030f, 0.0f};  // <- Replace with your actual values
//	int =10000;
	int datatest[dataset_size];
	generate_test_data(datatest,1,400);
   40aec:	017ffff4 	movhi	r5,65535
   40af0:	2958f004 	addi	r5,r5,25536
   40af4:	e145883a 	add	r2,fp,r5
   40af8:	01806404 	movi	r6,400
   40afc:	01400044 	movi	r5,1
   40b00:	1009883a 	mov	r4,r2
   40b04:	00409840 	call	40984 <generate_test_data>
	printf("data test set generation done \n");
   40b08:	01000174 	movhi	r4,5
   40b0c:	2123f904 	addi	r4,r4,-28700
   40b10:	00449880 	call	44988 <puts>
//	}
//
//     double mse = sum_of_squared_diff / dataset_size;
//     printf("MSE after %d samples: %f\n", dataset_size, mse);

    start_time = times(NULL);
   40b14:	0009883a 	mov	r4,zero
   40b18:	00452180 	call	45218 <times>
   40b1c:	00fffff4 	movhi	r3,65535
   40b20:	18d88304 	addi	r3,r3,25100
   40b24:	1f07883a 	add	r3,r3,fp
   40b28:	18800015 	stw	r2,0(r3)
    for (int j = 0; j < num_times_ran; j++) {
   40b2c:	013ffff4 	movhi	r4,65535
   40b30:	21187c04 	addi	r4,r4,25072
   40b34:	2709883a 	add	r4,r4,fp
   40b38:	20000015 	stw	zero,0(r4)
   40b3c:	00002a06 	br	40be8 <main+0x174>
		for (int i = 0; i < dataset_size; i++) {
   40b40:	017ffff4 	movhi	r5,65535
   40b44:	29587d04 	addi	r5,r5,25076
   40b48:	2f0b883a 	add	r5,r5,fp
   40b4c:	28000015 	stw	zero,0(r5)
   40b50:	00001606 	br	40bac <main+0x138>
	//        printf("data[%d] = %f\n", i, data[i]);
			ALT_CI_RECON_TOP_PIPELINE_0(datatest[i]);
   40b54:	00fffff4 	movhi	r3,65535
   40b58:	18d87d04 	addi	r3,r3,25076
   40b5c:	1f07883a 	add	r3,r3,fp
   40b60:	18800017 	ldw	r2,0(r3)
   40b64:	1085883a 	add	r2,r2,r2
   40b68:	1085883a 	add	r2,r2,r2
   40b6c:	013ffff4 	movhi	r4,65535
   40b70:	21187c04 	addi	r4,r4,25072
   40b74:	2709883a 	add	r4,r4,fp
   40b78:	2085883a 	add	r2,r4,r2
   40b7c:	10807404 	addi	r2,r2,464
   40b80:	10800017 	ldw	r2,0(r2)
   40b84:	1005c032 	custom	0,r2,r2,zero
//     double mse = sum_of_squared_diff / dataset_size;
//     printf("MSE after %d samples: %f\n", dataset_size, mse);

    start_time = times(NULL);
    for (int j = 0; j < num_times_ran; j++) {
		for (int i = 0; i < dataset_size; i++) {
   40b88:	017ffff4 	movhi	r5,65535
   40b8c:	29587d04 	addi	r5,r5,25076
   40b90:	2f0b883a 	add	r5,r5,fp
   40b94:	28800017 	ldw	r2,0(r5)
   40b98:	10800044 	addi	r2,r2,1
   40b9c:	00fffff4 	movhi	r3,65535
   40ba0:	18d87d04 	addi	r3,r3,25076
   40ba4:	1f07883a 	add	r3,r3,fp
   40ba8:	18800015 	stw	r2,0(r3)
   40bac:	013ffff4 	movhi	r4,65535
   40bb0:	21187d04 	addi	r4,r4,25076
   40bb4:	2709883a 	add	r4,r4,fp
   40bb8:	20800017 	ldw	r2,0(r4)
   40bbc:	1089c410 	cmplti	r2,r2,10000
   40bc0:	103fe41e 	bne	r2,zero,40b54 <__alt_data_end+0xfffd9a54>
//
//     double mse = sum_of_squared_diff / dataset_size;
//     printf("MSE after %d samples: %f\n", dataset_size, mse);

    start_time = times(NULL);
    for (int j = 0; j < num_times_ran; j++) {
   40bc4:	017ffff4 	movhi	r5,65535
   40bc8:	29587c04 	addi	r5,r5,25072
   40bcc:	2f0b883a 	add	r5,r5,fp
   40bd0:	28800017 	ldw	r2,0(r5)
   40bd4:	10800044 	addi	r2,r2,1
   40bd8:	00fffff4 	movhi	r3,65535
   40bdc:	18d87c04 	addi	r3,r3,25072
   40be0:	1f07883a 	add	r3,r3,fp
   40be4:	18800015 	stw	r2,0(r3)
   40be8:	013ffff4 	movhi	r4,65535
   40bec:	21187c04 	addi	r4,r4,25072
   40bf0:	2709883a 	add	r4,r4,fp
   40bf4:	20800017 	ldw	r2,0(r4)
   40bf8:	10801910 	cmplti	r2,r2,100
   40bfc:	103fd01e 	bne	r2,zero,40b40 <__alt_data_end+0xfffd9a40>
	//        printf("reference avg out [%d] = %f\n ", i, avg);
	//        printf("reference data out [%d] = %f\n ", i, reconstructed_val-avg);

		}
    }
    end_time = times(NULL);
   40c00:	0009883a 	mov	r4,zero
   40c04:	00452180 	call	45218 <times>
   40c08:	017ffff4 	movhi	r5,65535
   40c0c:	29588404 	addi	r5,r5,25104
   40c10:	2f0b883a 	add	r5,r5,fp
   40c14:	28800015 	stw	r2,0(r5)
    printf(" pipelined_ip processing time = %d ms \n", (unsigned int) (end_time-start_time));
   40c18:	00bffff4 	movhi	r2,65535
   40c1c:	10988404 	addi	r2,r2,25104
   40c20:	1705883a 	add	r2,r2,fp
   40c24:	10c00017 	ldw	r3,0(r2)
   40c28:	013ffff4 	movhi	r4,65535
   40c2c:	21188304 	addi	r4,r4,25100
   40c30:	2709883a 	add	r4,r4,fp
   40c34:	20800017 	ldw	r2,0(r4)
   40c38:	1885c83a 	sub	r2,r3,r2
   40c3c:	100b883a 	mov	r5,r2
   40c40:	01000174 	movhi	r4,5
   40c44:	21240104 	addi	r4,r4,-28668
   40c48:	00448bc0 	call	448bc <printf>


    start_time = times(NULL);
   40c4c:	0009883a 	mov	r4,zero
   40c50:	00452180 	call	45218 <times>
   40c54:	017ffff4 	movhi	r5,65535
   40c58:	29588304 	addi	r5,r5,25100
   40c5c:	2f0b883a 	add	r5,r5,fp
   40c60:	28800015 	stw	r2,0(r5)
    for (int j = 0; j < num_times_ran; j++) {
   40c64:	00bffff4 	movhi	r2,65535
   40c68:	10987e04 	addi	r2,r2,25080
   40c6c:	1705883a 	add	r2,r2,fp
   40c70:	10000015 	stw	zero,0(r2)
   40c74:	00002a06 	br	40d20 <main+0x2ac>
		for (int i = 0; i < dataset_size; i++) {
   40c78:	00fffff4 	movhi	r3,65535
   40c7c:	18d87f04 	addi	r3,r3,25084
   40c80:	1f07883a 	add	r3,r3,fp
   40c84:	18000015 	stw	zero,0(r3)
   40c88:	00001606 	br	40ce4 <main+0x270>
	//        printf("data[%d] = %f\n", i, data[i]);
//			ALT_CI_RECON_TOP_PIPELINE_0(datatest[i]);
	    	ALT_CI_RECONSTRUCTION_TOP_0(datatest[i]);
   40c8c:	013ffff4 	movhi	r4,65535
   40c90:	21187f04 	addi	r4,r4,25084
   40c94:	2709883a 	add	r4,r4,fp
   40c98:	20800017 	ldw	r2,0(r4)
   40c9c:	1085883a 	add	r2,r2,r2
   40ca0:	1085883a 	add	r2,r2,r2
   40ca4:	017ffff4 	movhi	r5,65535
   40ca8:	29587c04 	addi	r5,r5,25072
   40cac:	2f0b883a 	add	r5,r5,fp
   40cb0:	2885883a 	add	r2,r5,r2
   40cb4:	10807404 	addi	r2,r2,464
   40cb8:	10800017 	ldw	r2,0(r2)
   40cbc:	1005c072 	custom	1,r2,r2,zero
    printf(" pipelined_ip processing time = %d ms \n", (unsigned int) (end_time-start_time));


    start_time = times(NULL);
    for (int j = 0; j < num_times_ran; j++) {
		for (int i = 0; i < dataset_size; i++) {
   40cc0:	00fffff4 	movhi	r3,65535
   40cc4:	18d87f04 	addi	r3,r3,25084
   40cc8:	1f07883a 	add	r3,r3,fp
   40ccc:	18800017 	ldw	r2,0(r3)
   40cd0:	10800044 	addi	r2,r2,1
   40cd4:	013ffff4 	movhi	r4,65535
   40cd8:	21187f04 	addi	r4,r4,25084
   40cdc:	2709883a 	add	r4,r4,fp
   40ce0:	20800015 	stw	r2,0(r4)
   40ce4:	017ffff4 	movhi	r5,65535
   40ce8:	29587f04 	addi	r5,r5,25084
   40cec:	2f0b883a 	add	r5,r5,fp
   40cf0:	28800017 	ldw	r2,0(r5)
   40cf4:	1089c410 	cmplti	r2,r2,10000
   40cf8:	103fe41e 	bne	r2,zero,40c8c <__alt_data_end+0xfffd9b8c>
    end_time = times(NULL);
    printf(" pipelined_ip processing time = %d ms \n", (unsigned int) (end_time-start_time));


    start_time = times(NULL);
    for (int j = 0; j < num_times_ran; j++) {
   40cfc:	00fffff4 	movhi	r3,65535
   40d00:	18d87e04 	addi	r3,r3,25080
   40d04:	1f07883a 	add	r3,r3,fp
   40d08:	18800017 	ldw	r2,0(r3)
   40d0c:	10800044 	addi	r2,r2,1
   40d10:	013ffff4 	movhi	r4,65535
   40d14:	21187e04 	addi	r4,r4,25080
   40d18:	2709883a 	add	r4,r4,fp
   40d1c:	20800015 	stw	r2,0(r4)
   40d20:	017ffff4 	movhi	r5,65535
   40d24:	29587e04 	addi	r5,r5,25080
   40d28:	2f0b883a 	add	r5,r5,fp
   40d2c:	28800017 	ldw	r2,0(r5)
   40d30:	10801910 	cmplti	r2,r2,100
   40d34:	103fd01e 	bne	r2,zero,40c78 <__alt_data_end+0xfffd9b78>
	//        printf("reference avg out [%d] = %f\n ", i, avg);
	//        printf("reference data out [%d] = %f\n ", i, reconstructed_val-avg);

		}
    }
    end_time = times(NULL);
   40d38:	0009883a 	mov	r4,zero
   40d3c:	00452180 	call	45218 <times>
   40d40:	00fffff4 	movhi	r3,65535
   40d44:	18d88404 	addi	r3,r3,25104
   40d48:	1f07883a 	add	r3,r3,fp
   40d4c:	18800015 	stw	r2,0(r3)
    printf(" baseline hardware_ip processing time = %d ms \n", (unsigned int) (end_time-start_time));
   40d50:	013ffff4 	movhi	r4,65535
   40d54:	21188404 	addi	r4,r4,25104
   40d58:	2709883a 	add	r4,r4,fp
   40d5c:	20c00017 	ldw	r3,0(r4)
   40d60:	017ffff4 	movhi	r5,65535
   40d64:	29588304 	addi	r5,r5,25100
   40d68:	2f0b883a 	add	r5,r5,fp
   40d6c:	28800017 	ldw	r2,0(r5)
   40d70:	1885c83a 	sub	r2,r3,r2
   40d74:	100b883a 	mov	r5,r2
   40d78:	01000174 	movhi	r4,5
   40d7c:	21240b04 	addi	r4,r4,-28628
   40d80:	00448bc0 	call	448bc <printf>




    start_time = times(NULL);
   40d84:	0009883a 	mov	r4,zero
   40d88:	00452180 	call	45218 <times>
   40d8c:	00fffff4 	movhi	r3,65535
   40d90:	18d88304 	addi	r3,r3,25100
   40d94:	1f07883a 	add	r3,r3,fp
   40d98:	18800015 	stw	r2,0(r3)
    for (int j = 0; j < num_times_ran; j++) {
   40d9c:	013ffff4 	movhi	r4,65535
   40da0:	21188004 	addi	r4,r4,25088
   40da4:	2709883a 	add	r4,r4,fp
   40da8:	20000015 	stw	zero,0(r4)
   40dac:	00003306 	br	40e7c <main+0x408>
		for (int i = 0; i < dataset_size; i++) {
   40db0:	017ffff4 	movhi	r5,65535
   40db4:	29588104 	addi	r5,r5,25092
   40db8:	2f0b883a 	add	r5,r5,fp
   40dbc:	28000015 	stw	zero,0(r5)
   40dc0:	00001f06 	br	40e40 <main+0x3cc>
			top(datatest[i],&recon,&ma);
   40dc4:	00fffff4 	movhi	r3,65535
   40dc8:	18d88104 	addi	r3,r3,25092
   40dcc:	1f07883a 	add	r3,r3,fp
   40dd0:	18800017 	ldw	r2,0(r3)
   40dd4:	1085883a 	add	r2,r2,r2
   40dd8:	1085883a 	add	r2,r2,r2
   40ddc:	013ffff4 	movhi	r4,65535
   40de0:	21187c04 	addi	r4,r4,25072
   40de4:	2709883a 	add	r4,r4,fp
   40de8:	2085883a 	add	r2,r4,r2
   40dec:	10807404 	addi	r2,r2,464
   40df0:	10800017 	ldw	r2,0(r2)
   40df4:	017ffff4 	movhi	r5,65535
   40df8:	29588904 	addi	r5,r5,25124
   40dfc:	e149883a 	add	r4,fp,r5
   40e00:	017ffff4 	movhi	r5,65535
   40e04:	29588504 	addi	r5,r5,25108
   40e08:	e147883a 	add	r3,fp,r5
   40e0c:	200d883a 	mov	r6,r4
   40e10:	180b883a 	mov	r5,r3
   40e14:	1009883a 	mov	r4,r2
   40e18:	00408e40 	call	408e4 <top>



    start_time = times(NULL);
    for (int j = 0; j < num_times_ran; j++) {
		for (int i = 0; i < dataset_size; i++) {
   40e1c:	00fffff4 	movhi	r3,65535
   40e20:	18d88104 	addi	r3,r3,25092
   40e24:	1f07883a 	add	r3,r3,fp
   40e28:	18800017 	ldw	r2,0(r3)
   40e2c:	10800044 	addi	r2,r2,1
   40e30:	013ffff4 	movhi	r4,65535
   40e34:	21188104 	addi	r4,r4,25092
   40e38:	2709883a 	add	r4,r4,fp
   40e3c:	20800015 	stw	r2,0(r4)
   40e40:	017ffff4 	movhi	r5,65535
   40e44:	29588104 	addi	r5,r5,25092
   40e48:	2f0b883a 	add	r5,r5,fp
   40e4c:	28800017 	ldw	r2,0(r5)
   40e50:	1089c410 	cmplti	r2,r2,10000
   40e54:	103fdb1e 	bne	r2,zero,40dc4 <__alt_data_end+0xfffd9cc4>




    start_time = times(NULL);
    for (int j = 0; j < num_times_ran; j++) {
   40e58:	00fffff4 	movhi	r3,65535
   40e5c:	18d88004 	addi	r3,r3,25088
   40e60:	1f07883a 	add	r3,r3,fp
   40e64:	18800017 	ldw	r2,0(r3)
   40e68:	10800044 	addi	r2,r2,1
   40e6c:	013ffff4 	movhi	r4,65535
   40e70:	21188004 	addi	r4,r4,25088
   40e74:	2709883a 	add	r4,r4,fp
   40e78:	20800015 	stw	r2,0(r4)
   40e7c:	017ffff4 	movhi	r5,65535
   40e80:	29588004 	addi	r5,r5,25088
   40e84:	2f0b883a 	add	r5,r5,fp
   40e88:	28800017 	ldw	r2,0(r5)
   40e8c:	10801910 	cmplti	r2,r2,100
   40e90:	103fc71e 	bne	r2,zero,40db0 <__alt_data_end+0xfffd9cb0>
	//        printf("reference avg out [%d] = %f\n ", i, avg);
	//        printf("reference data out [%d] = %f\n ", i, reconstructed_val-avg);

		}
    }
    end_time = times(NULL);
   40e94:	0009883a 	mov	r4,zero
   40e98:	00452180 	call	45218 <times>
   40e9c:	00fffff4 	movhi	r3,65535
   40ea0:	18d88404 	addi	r3,r3,25104
   40ea4:	1f07883a 	add	r3,r3,fp
   40ea8:	18800015 	stw	r2,0(r3)
//    time_spent = (unsigned int)(end_time - start_time);

    printf(" C processing time = %d ms \n", (unsigned int) (end_time-start_time));
   40eac:	013ffff4 	movhi	r4,65535
   40eb0:	21188404 	addi	r4,r4,25104
   40eb4:	2709883a 	add	r4,r4,fp
   40eb8:	20c00017 	ldw	r3,0(r4)
   40ebc:	017ffff4 	movhi	r5,65535
   40ec0:	29588304 	addi	r5,r5,25100
   40ec4:	2f0b883a 	add	r5,r5,fp
   40ec8:	28800017 	ldw	r2,0(r5)
   40ecc:	1885c83a 	sub	r2,r3,r2
   40ed0:	100b883a 	mov	r5,r2
   40ed4:	01000174 	movhi	r4,5
   40ed8:	21241704 	addi	r4,r4,-28580
   40edc:	00448bc0 	call	448bc <printf>

    return 0;
   40ee0:	0005883a 	mov	r2,zero
}
   40ee4:	e037883a 	mov	sp,fp
   40ee8:	dfc00117 	ldw	ra,4(sp)
   40eec:	df000017 	ldw	fp,0(sp)
   40ef0:	dec00204 	addi	sp,sp,8
   40ef4:	f800283a 	ret

00040ef8 <round>:
   40ef8:	289ffc2c 	andhi	r2,r5,32752
   40efc:	1005d53a 	srai	r2,r2,20
   40f00:	024004c4 	movi	r9,19
   40f04:	2807883a 	mov	r3,r5
   40f08:	123f0044 	addi	r8,r2,-1023
   40f0c:	200d883a 	mov	r6,r4
   40f10:	280f883a 	mov	r7,r5
   40f14:	4a000916 	blt	r9,r8,40f3c <round+0x44>
   40f18:	40002516 	blt	r8,zero,40fb0 <round+0xb8>
   40f1c:	00800434 	movhi	r2,16
   40f20:	10bfffc4 	addi	r2,r2,-1
   40f24:	1205d83a 	sra	r2,r2,r8
   40f28:	2888703a 	and	r4,r5,r2
   40f2c:	2000181e 	bne	r4,zero,40f90 <round+0x98>
   40f30:	3000171e 	bne	r6,zero,40f90 <round+0x98>
   40f34:	0005883a 	mov	r2,zero
   40f38:	f800283a 	ret
   40f3c:	02400cc4 	movi	r9,51
   40f40:	4a00040e 	bge	r9,r8,40f54 <round+0x5c>
   40f44:	00810004 	movi	r2,1024
   40f48:	40802126 	beq	r8,r2,40fd0 <round+0xd8>
   40f4c:	3005883a 	mov	r2,r6
   40f50:	f800283a 	ret
   40f54:	013fffc4 	movi	r4,-1
   40f58:	10befb44 	addi	r2,r2,-1043
   40f5c:	2084d83a 	srl	r2,r4,r2
   40f60:	3088703a 	and	r4,r6,r2
   40f64:	20001726 	beq	r4,zero,40fc4 <round+0xcc>
   40f68:	4a11c83a 	sub	r8,r9,r8
   40f6c:	02400044 	movi	r9,1
   40f70:	4a10983a 	sll	r8,r9,r8
   40f74:	4191883a 	add	r8,r8,r6
   40f78:	4180012e 	bgeu	r8,r6,40f80 <round+0x88>
   40f7c:	2a47883a 	add	r3,r5,r9
   40f80:	0084303a 	nor	r2,zero,r2
   40f84:	120c703a 	and	r6,r2,r8
   40f88:	3005883a 	mov	r2,r6
   40f8c:	f800283a 	ret
   40f90:	00c00234 	movhi	r3,8
   40f94:	1a07d83a 	sra	r3,r3,r8
   40f98:	0084303a 	nor	r2,zero,r2
   40f9c:	000d883a 	mov	r6,zero
   40fa0:	19c7883a 	add	r3,r3,r7
   40fa4:	1886703a 	and	r3,r3,r2
   40fa8:	3005883a 	mov	r2,r6
   40fac:	f800283a 	ret
   40fb0:	00bfffc4 	movi	r2,-1
   40fb4:	28e0002c 	andhi	r3,r5,32768
   40fb8:	40800c26 	beq	r8,r2,40fec <round+0xf4>
   40fbc:	000d883a 	mov	r6,zero
   40fc0:	003fe206 	br	40f4c <__alt_data_end+0xfffd9e4c>
   40fc4:	3005883a 	mov	r2,r6
   40fc8:	2807883a 	mov	r3,r5
   40fcc:	f800283a 	ret
   40fd0:	deffff04 	addi	sp,sp,-4
   40fd4:	280f883a 	mov	r7,r5
   40fd8:	dfc00015 	stw	ra,0(sp)
   40fdc:	0042c200 	call	42c20 <__adddf3>
   40fe0:	dfc00017 	ldw	ra,0(sp)
   40fe4:	dec00104 	addi	sp,sp,4
   40fe8:	f800283a 	ret
   40fec:	18cffc34 	orhi	r3,r3,16368
   40ff0:	000d883a 	mov	r6,zero
   40ff4:	003fd506 	br	40f4c <__alt_data_end+0xfffd9e4c>

00040ff8 <fmod>:
   40ff8:	deffef04 	addi	sp,sp,-68
   40ffc:	dc400a15 	stw	r17,40(sp)
   41000:	04400174 	movhi	r17,5
   41004:	dd800f15 	stw	r22,60(sp)
   41008:	dd400e15 	stw	r21,56(sp)
   4100c:	dd000d15 	stw	r20,52(sp)
   41010:	dcc00c15 	stw	r19,48(sp)
   41014:	dc800b15 	stw	r18,44(sp)
   41018:	dc000915 	stw	r16,36(sp)
   4101c:	202b883a 	mov	r21,r4
   41020:	dfc01015 	stw	ra,64(sp)
   41024:	8c654504 	addi	r17,r17,-27372
   41028:	2829883a 	mov	r20,r5
   4102c:	3027883a 	mov	r19,r6
   41030:	3825883a 	mov	r18,r7
   41034:	00411500 	call	41150 <__ieee754_fmod>
   41038:	89000017 	ldw	r4,0(r17)
   4103c:	1021883a 	mov	r16,r2
   41040:	00bfffc4 	movi	r2,-1
   41044:	182d883a 	mov	r22,r3
   41048:	20800426 	beq	r4,r2,4105c <fmod+0x64>
   4104c:	9809883a 	mov	r4,r19
   41050:	900b883a 	mov	r5,r18
   41054:	00414900 	call	41490 <__fpclassifyd>
   41058:	10000c1e 	bne	r2,zero,4108c <fmod+0x94>
   4105c:	8005883a 	mov	r2,r16
   41060:	b007883a 	mov	r3,r22
   41064:	dfc01017 	ldw	ra,64(sp)
   41068:	dd800f17 	ldw	r22,60(sp)
   4106c:	dd400e17 	ldw	r21,56(sp)
   41070:	dd000d17 	ldw	r20,52(sp)
   41074:	dcc00c17 	ldw	r19,48(sp)
   41078:	dc800b17 	ldw	r18,44(sp)
   4107c:	dc400a17 	ldw	r17,40(sp)
   41080:	dc000917 	ldw	r16,36(sp)
   41084:	dec01104 	addi	sp,sp,68
   41088:	f800283a 	ret
   4108c:	a809883a 	mov	r4,r21
   41090:	a00b883a 	mov	r5,r20
   41094:	00414900 	call	41490 <__fpclassifyd>
   41098:	103ff026 	beq	r2,zero,4105c <__alt_data_end+0xfffd9f5c>
   4109c:	000d883a 	mov	r6,zero
   410a0:	000f883a 	mov	r7,zero
   410a4:	9809883a 	mov	r4,r19
   410a8:	900b883a 	mov	r5,r18
   410ac:	0043db40 	call	43db4 <__eqdf2>
   410b0:	103fea1e 	bne	r2,zero,4105c <__alt_data_end+0xfffd9f5c>
   410b4:	00800044 	movi	r2,1
   410b8:	d8800015 	stw	r2,0(sp)
   410bc:	8c000017 	ldw	r16,0(r17)
   410c0:	00800174 	movhi	r2,5
   410c4:	10a41f04 	addi	r2,r2,-28548
   410c8:	d8800115 	stw	r2,4(sp)
   410cc:	dd400215 	stw	r21,8(sp)
   410d0:	dd000315 	stw	r20,12(sp)
   410d4:	dcc00415 	stw	r19,16(sp)
   410d8:	dc800515 	stw	r18,20(sp)
   410dc:	d8000815 	stw	zero,32(sp)
   410e0:	80001126 	beq	r16,zero,41128 <fmod+0x130>
   410e4:	000d883a 	mov	r6,zero
   410e8:	000f883a 	mov	r7,zero
   410ec:	0009883a 	mov	r4,zero
   410f0:	000b883a 	mov	r5,zero
   410f4:	00434cc0 	call	434cc <__divdf3>
   410f8:	d8800615 	stw	r2,24(sp)
   410fc:	d8c00715 	stw	r3,28(sp)
   41100:	00800084 	movi	r2,2
   41104:	80800a1e 	bne	r16,r2,41130 <fmod+0x138>
   41108:	00448700 	call	44870 <__errno>
   4110c:	00c00844 	movi	r3,33
   41110:	10c00015 	stw	r3,0(r2)
   41114:	d8800817 	ldw	r2,32(sp)
   41118:	1000091e 	bne	r2,zero,41140 <fmod+0x148>
   4111c:	d8800617 	ldw	r2,24(sp)
   41120:	d8c00717 	ldw	r3,28(sp)
   41124:	003fcf06 	br	41064 <__alt_data_end+0xfffd9f64>
   41128:	dd400615 	stw	r21,24(sp)
   4112c:	dd000715 	stw	r20,28(sp)
   41130:	d809883a 	mov	r4,sp
   41134:	00415040 	call	41504 <matherr>
   41138:	103ff61e 	bne	r2,zero,41114 <__alt_data_end+0xfffda014>
   4113c:	003ff206 	br	41108 <__alt_data_end+0xfffda008>
   41140:	00448700 	call	44870 <__errno>
   41144:	d8c00817 	ldw	r3,32(sp)
   41148:	10c00015 	stw	r3,0(r2)
   4114c:	003ff306 	br	4111c <__alt_data_end+0xfffda01c>

00041150 <__ieee754_fmod>:
   41150:	00a00034 	movhi	r2,32768
   41154:	10bfffc4 	addi	r2,r2,-1
   41158:	deffff04 	addi	sp,sp,-4
   4115c:	3896703a 	and	r11,r7,r2
   41160:	dfc00015 	stw	ra,0(sp)
   41164:	32c4b03a 	or	r2,r6,r11
   41168:	10001926 	beq	r2,zero,411d0 <__ieee754_fmod+0x80>
   4116c:	28e0002c 	andhi	r3,r5,32768
   41170:	025ffc34 	movhi	r9,32752
   41174:	28d8f03a 	xor	r12,r5,r3
   41178:	4a7fffc4 	addi	r9,r9,-1
   4117c:	4b001416 	blt	r9,r12,411d0 <__ieee754_fmod+0x80>
   41180:	0185c83a 	sub	r2,zero,r6
   41184:	1184b03a 	or	r2,r2,r6
   41188:	1004d7fa 	srli	r2,r2,31
   4118c:	025ffc34 	movhi	r9,32752
   41190:	12c4b03a 	or	r2,r2,r11
   41194:	48800e36 	bltu	r9,r2,411d0 <__ieee754_fmod+0x80>
   41198:	2011883a 	mov	r8,r4
   4119c:	301d883a 	mov	r14,r6
   411a0:	5b001416 	blt	r11,r12,411f4 <__ieee754_fmod+0xa4>
   411a4:	62c01e16 	blt	r12,r11,41220 <__ieee754_fmod+0xd0>
   411a8:	21801d36 	bltu	r4,r6,41220 <__ieee754_fmod+0xd0>
   411ac:	2180111e 	bne	r4,r6,411f4 <__ieee754_fmod+0xa4>
   411b0:	1806d7fa 	srli	r3,r3,31
   411b4:	180490fa 	slli	r2,r3,3
   411b8:	00c00174 	movhi	r3,5
   411bc:	18e42104 	addi	r3,r3,-28540
   411c0:	1887883a 	add	r3,r3,r2
   411c4:	18800017 	ldw	r2,0(r3)
   411c8:	18c00117 	ldw	r3,4(r3)
   411cc:	00000606 	br	411e8 <__ieee754_fmod+0x98>
   411d0:	0043e3c0 	call	43e3c <__muldf3>
   411d4:	100d883a 	mov	r6,r2
   411d8:	180f883a 	mov	r7,r3
   411dc:	1009883a 	mov	r4,r2
   411e0:	180b883a 	mov	r5,r3
   411e4:	00434cc0 	call	434cc <__divdf3>
   411e8:	dfc00017 	ldw	ra,0(sp)
   411ec:	dec00104 	addi	sp,sp,4
   411f0:	f800283a 	ret
   411f4:	00800434 	movhi	r2,16
   411f8:	10bfffc4 	addi	r2,r2,-1
   411fc:	13000b16 	blt	r2,r12,4122c <__ieee754_fmod+0xdc>
   41200:	6000741e 	bne	r12,zero,413d4 <__ieee754_fmod+0x284>
   41204:	2013883a 	mov	r9,r4
   41208:	02befb44 	movi	r10,-1043
   4120c:	0100090e 	bge	zero,r4,41234 <__ieee754_fmod+0xe4>
   41210:	4a53883a 	add	r9,r9,r9
   41214:	52bfffc4 	addi	r10,r10,-1
   41218:	027ffd16 	blt	zero,r9,41210 <__alt_data_end+0xfffda110>
   4121c:	00000506 	br	41234 <__ieee754_fmod+0xe4>
   41220:	2005883a 	mov	r2,r4
   41224:	2807883a 	mov	r3,r5
   41228:	003fef06 	br	411e8 <__alt_data_end+0xfffda0e8>
   4122c:	6015d53a 	srai	r10,r12,20
   41230:	52bf0044 	addi	r10,r10,-1023
   41234:	00800434 	movhi	r2,16
   41238:	10bfffc4 	addi	r2,r2,-1
   4123c:	12c00816 	blt	r2,r11,41260 <__ieee754_fmod+0x110>
   41240:	58006b1e 	bne	r11,zero,413f0 <__ieee754_fmod+0x2a0>
   41244:	3013883a 	mov	r9,r6
   41248:	03fefb44 	movi	r15,-1043
   4124c:	0180060e 	bge	zero,r6,41268 <__ieee754_fmod+0x118>
   41250:	4a53883a 	add	r9,r9,r9
   41254:	7bffffc4 	addi	r15,r15,-1
   41258:	027ffd16 	blt	zero,r9,41250 <__alt_data_end+0xfffda150>
   4125c:	00000206 	br	41268 <__ieee754_fmod+0x118>
   41260:	581fd53a 	srai	r15,r11,20
   41264:	7bff0044 	addi	r15,r15,-1023
   41268:	00bf0084 	movi	r2,-1022
   4126c:	50804d16 	blt	r10,r2,413a4 <__ieee754_fmod+0x254>
   41270:	00800434 	movhi	r2,16
   41274:	10bfffc4 	addi	r2,r2,-1
   41278:	6088703a 	and	r4,r12,r2
   4127c:	21000434 	orhi	r4,r4,16
   41280:	00bf0084 	movi	r2,-1022
   41284:	78803d16 	blt	r15,r2,4137c <__ieee754_fmod+0x22c>
   41288:	02400434 	movhi	r9,16
   4128c:	4a7fffc4 	addi	r9,r9,-1
   41290:	3a4e703a 	and	r7,r7,r9
   41294:	39800434 	orhi	r6,r7,16
   41298:	53d5c83a 	sub	r10,r10,r15
   4129c:	00000406 	br	412b0 <__ieee754_fmod+0x160>
   412a0:	60001126 	beq	r12,zero,412e8 <__ieee754_fmod+0x198>
   412a4:	4a51883a 	add	r8,r9,r9
   412a8:	6ac9883a 	add	r4,r13,r11
   412ac:	52bfffc4 	addi	r10,r10,-1
   412b0:	4393c83a 	sub	r9,r8,r14
   412b4:	4816d7fa 	srli	r11,r9,31
   412b8:	50001326 	beq	r10,zero,41308 <__ieee754_fmod+0x1b8>
   412bc:	218fc83a 	sub	r7,r4,r6
   412c0:	4380012e 	bgeu	r8,r14,412c8 <__ieee754_fmod+0x178>
   412c4:	39ffffc4 	addi	r7,r7,-1
   412c8:	3a58b03a 	or	r12,r7,r9
   412cc:	39db883a 	add	r13,r7,r7
   412d0:	383ff30e 	bge	r7,zero,412a0 <__alt_data_end+0xfffda1a0>
   412d4:	4004d7fa 	srli	r2,r8,31
   412d8:	2109883a 	add	r4,r4,r4
   412dc:	4211883a 	add	r8,r8,r8
   412e0:	2089883a 	add	r4,r4,r2
   412e4:	003ff106 	br	412ac <__alt_data_end+0xfffda1ac>
   412e8:	1806d7fa 	srli	r3,r3,31
   412ec:	00800174 	movhi	r2,5
   412f0:	10a42104 	addi	r2,r2,-28540
   412f4:	180690fa 	slli	r3,r3,3
   412f8:	10c7883a 	add	r3,r2,r3
   412fc:	18800017 	ldw	r2,0(r3)
   41300:	18c00117 	ldw	r3,4(r3)
   41304:	003fb806 	br	411e8 <__alt_data_end+0xfffda0e8>
   41308:	218dc83a 	sub	r6,r4,r6
   4130c:	43802f36 	bltu	r8,r14,413cc <__ieee754_fmod+0x27c>
   41310:	30004f16 	blt	r6,zero,41450 <__ieee754_fmod+0x300>
   41314:	4391c83a 	sub	r8,r8,r14
   41318:	3204b03a 	or	r2,r6,r8
   4131c:	103ff226 	beq	r2,zero,412e8 <__alt_data_end+0xfffda1e8>
   41320:	01000434 	movhi	r4,16
   41324:	213fffc4 	addi	r4,r4,-1
   41328:	21800616 	blt	r4,r6,41344 <__ieee754_fmod+0x1f4>
   4132c:	4004d7fa 	srli	r2,r8,31
   41330:	318d883a 	add	r6,r6,r6
   41334:	4211883a 	add	r8,r8,r8
   41338:	308d883a 	add	r6,r6,r2
   4133c:	7bffffc4 	addi	r15,r15,-1
   41340:	21bffa0e 	bge	r4,r6,4132c <__alt_data_end+0xfffda22c>
   41344:	01ff0084 	movi	r7,-1022
   41348:	79c0390e 	bge	r15,r7,41430 <__ieee754_fmod+0x2e0>
   4134c:	3bcfc83a 	sub	r7,r7,r15
   41350:	00800504 	movi	r2,20
   41354:	11c04016 	blt	r2,r7,41458 <__ieee754_fmod+0x308>
   41358:	00800804 	movi	r2,32
   4135c:	11c5c83a 	sub	r2,r2,r7
   41360:	41d0d83a 	srl	r8,r8,r7
   41364:	3084983a 	sll	r2,r6,r2
   41368:	31cfd83a 	sra	r7,r6,r7
   4136c:	1208b03a 	or	r4,r2,r8
   41370:	2005883a 	mov	r2,r4
   41374:	38c6b03a 	or	r3,r7,r3
   41378:	003f9b06 	br	411e8 <__alt_data_end+0xfffda0e8>
   4137c:	13c5c83a 	sub	r2,r2,r15
   41380:	014007c4 	movi	r5,31
   41384:	28802516 	blt	r5,r2,4141c <__ieee754_fmod+0x2cc>
   41388:	01400804 	movi	r5,32
   4138c:	288bc83a 	sub	r5,r5,r2
   41390:	314ad83a 	srl	r5,r6,r5
   41394:	588e983a 	sll	r7,r11,r2
   41398:	309c983a 	sll	r14,r6,r2
   4139c:	29ccb03a 	or	r6,r5,r7
   413a0:	003fbd06 	br	41298 <__alt_data_end+0xfffda198>
   413a4:	1285c83a 	sub	r2,r2,r10
   413a8:	014007c4 	movi	r5,31
   413ac:	28801616 	blt	r5,r2,41408 <__ieee754_fmod+0x2b8>
   413b0:	02400804 	movi	r9,32
   413b4:	4893c83a 	sub	r9,r9,r2
   413b8:	2252d83a 	srl	r9,r4,r9
   413bc:	608a983a 	sll	r5,r12,r2
   413c0:	2090983a 	sll	r8,r4,r2
   413c4:	4948b03a 	or	r4,r9,r5
   413c8:	003fad06 	br	41280 <__alt_data_end+0xfffda180>
   413cc:	31bfffc4 	addi	r6,r6,-1
   413d0:	003fcf06 	br	41310 <__alt_data_end+0xfffda210>
   413d4:	601292fa 	slli	r9,r12,11
   413d8:	02bf0084 	movi	r10,-1022
   413dc:	027f950e 	bge	zero,r9,41234 <__alt_data_end+0xfffda134>
   413e0:	4a53883a 	add	r9,r9,r9
   413e4:	52bfffc4 	addi	r10,r10,-1
   413e8:	027ffd16 	blt	zero,r9,413e0 <__alt_data_end+0xfffda2e0>
   413ec:	003f9106 	br	41234 <__alt_data_end+0xfffda134>
   413f0:	581292fa 	slli	r9,r11,11
   413f4:	03ff0084 	movi	r15,-1022
   413f8:	4a53883a 	add	r9,r9,r9
   413fc:	7bffffc4 	addi	r15,r15,-1
   41400:	027ffd16 	blt	zero,r9,413f8 <__alt_data_end+0xfffda2f8>
   41404:	003f9806 	br	41268 <__alt_data_end+0xfffda168>
   41408:	017ef884 	movi	r5,-1054
   4140c:	2a8bc83a 	sub	r5,r5,r10
   41410:	2148983a 	sll	r4,r4,r5
   41414:	0011883a 	mov	r8,zero
   41418:	003f9906 	br	41280 <__alt_data_end+0xfffda180>
   4141c:	00bef884 	movi	r2,-1054
   41420:	13c5c83a 	sub	r2,r2,r15
   41424:	308c983a 	sll	r6,r6,r2
   41428:	001d883a 	mov	r14,zero
   4142c:	003f9a06 	br	41298 <__alt_data_end+0xfffda198>
   41430:	7900ffc4 	addi	r4,r15,1023
   41434:	00bffc34 	movhi	r2,65520
   41438:	2008953a 	slli	r4,r4,20
   4143c:	308d883a 	add	r6,r6,r2
   41440:	30c6b03a 	or	r3,r6,r3
   41444:	4005883a 	mov	r2,r8
   41448:	1906b03a 	or	r3,r3,r4
   4144c:	003f6606 	br	411e8 <__alt_data_end+0xfffda0e8>
   41450:	200d883a 	mov	r6,r4
   41454:	003fb006 	br	41318 <__alt_data_end+0xfffda218>
   41458:	008007c4 	movi	r2,31
   4145c:	11c00716 	blt	r2,r7,4147c <__ieee754_fmod+0x32c>
   41460:	01000804 	movi	r4,32
   41464:	21c9c83a 	sub	r4,r4,r7
   41468:	41d0d83a 	srl	r8,r8,r7
   4146c:	310c983a 	sll	r6,r6,r4
   41470:	180f883a 	mov	r7,r3
   41474:	3208b03a 	or	r4,r6,r8
   41478:	003fbd06 	br	41370 <__alt_data_end+0xfffda270>
   4147c:	013ef884 	movi	r4,-1054
   41480:	23c9c83a 	sub	r4,r4,r15
   41484:	3109d83a 	sra	r4,r6,r4
   41488:	180f883a 	mov	r7,r3
   4148c:	003fb806 	br	41370 <__alt_data_end+0xfffda270>

00041490 <__fpclassifyd>:
   41490:	00a00034 	movhi	r2,32768
   41494:	10bfffc4 	addi	r2,r2,-1
   41498:	2884703a 	and	r2,r5,r2
   4149c:	10000726 	beq	r2,zero,414bc <__fpclassifyd+0x2c>
   414a0:	00fffc34 	movhi	r3,65520
   414a4:	019ff834 	movhi	r6,32736
   414a8:	28c7883a 	add	r3,r5,r3
   414ac:	31bfffc4 	addi	r6,r6,-1
   414b0:	30c00536 	bltu	r6,r3,414c8 <__fpclassifyd+0x38>
   414b4:	00800104 	movi	r2,4
   414b8:	f800283a 	ret
   414bc:	2000021e 	bne	r4,zero,414c8 <__fpclassifyd+0x38>
   414c0:	00800084 	movi	r2,2
   414c4:	f800283a 	ret
   414c8:	00dffc34 	movhi	r3,32752
   414cc:	019ff834 	movhi	r6,32736
   414d0:	28cb883a 	add	r5,r5,r3
   414d4:	31bfffc4 	addi	r6,r6,-1
   414d8:	317ff62e 	bgeu	r6,r5,414b4 <__alt_data_end+0xfffda3b4>
   414dc:	01400434 	movhi	r5,16
   414e0:	297fffc4 	addi	r5,r5,-1
   414e4:	28800236 	bltu	r5,r2,414f0 <__fpclassifyd+0x60>
   414e8:	008000c4 	movi	r2,3
   414ec:	f800283a 	ret
   414f0:	10c00226 	beq	r2,r3,414fc <__fpclassifyd+0x6c>
   414f4:	0005883a 	mov	r2,zero
   414f8:	f800283a 	ret
   414fc:	2005003a 	cmpeq	r2,r4,zero
   41500:	f800283a 	ret

00041504 <matherr>:
   41504:	0005883a 	mov	r2,zero
   41508:	f800283a 	ret

0004150c <__fixunssfsi>:
   4150c:	defffd04 	addi	sp,sp,-12
   41510:	dc000015 	stw	r16,0(sp)
   41514:	0413c034 	movhi	r16,20224
   41518:	800b883a 	mov	r5,r16
   4151c:	dc400115 	stw	r17,4(sp)
   41520:	dfc00215 	stw	ra,8(sp)
   41524:	2023883a 	mov	r17,r4
   41528:	00420280 	call	42028 <__gesf2>
   4152c:	1000070e 	bge	r2,zero,4154c <__fixunssfsi+0x40>
   41530:	8809883a 	mov	r4,r17
   41534:	0042a8c0 	call	42a8c <__fixsfsi>
   41538:	dfc00217 	ldw	ra,8(sp)
   4153c:	dc400117 	ldw	r17,4(sp)
   41540:	dc000017 	ldw	r16,0(sp)
   41544:	dec00304 	addi	sp,sp,12
   41548:	f800283a 	ret
   4154c:	800b883a 	mov	r5,r16
   41550:	8809883a 	mov	r4,r17
   41554:	00425a80 	call	425a8 <__subsf3>
   41558:	1009883a 	mov	r4,r2
   4155c:	0042a8c0 	call	42a8c <__fixsfsi>
   41560:	00e00034 	movhi	r3,32768
   41564:	10c5883a 	add	r2,r2,r3
   41568:	003ff306 	br	41538 <__alt_data_end+0xfffda438>

0004156c <__divsi3>:
   4156c:	20001b16 	blt	r4,zero,415dc <__divsi3+0x70>
   41570:	000f883a 	mov	r7,zero
   41574:	28001616 	blt	r5,zero,415d0 <__divsi3+0x64>
   41578:	200d883a 	mov	r6,r4
   4157c:	29001a2e 	bgeu	r5,r4,415e8 <__divsi3+0x7c>
   41580:	00800804 	movi	r2,32
   41584:	00c00044 	movi	r3,1
   41588:	00000106 	br	41590 <__divsi3+0x24>
   4158c:	10000d26 	beq	r2,zero,415c4 <__divsi3+0x58>
   41590:	294b883a 	add	r5,r5,r5
   41594:	10bfffc4 	addi	r2,r2,-1
   41598:	18c7883a 	add	r3,r3,r3
   4159c:	293ffb36 	bltu	r5,r4,4158c <__alt_data_end+0xfffda48c>
   415a0:	0005883a 	mov	r2,zero
   415a4:	18000726 	beq	r3,zero,415c4 <__divsi3+0x58>
   415a8:	0005883a 	mov	r2,zero
   415ac:	31400236 	bltu	r6,r5,415b8 <__divsi3+0x4c>
   415b0:	314dc83a 	sub	r6,r6,r5
   415b4:	10c4b03a 	or	r2,r2,r3
   415b8:	1806d07a 	srli	r3,r3,1
   415bc:	280ad07a 	srli	r5,r5,1
   415c0:	183ffa1e 	bne	r3,zero,415ac <__alt_data_end+0xfffda4ac>
   415c4:	38000126 	beq	r7,zero,415cc <__divsi3+0x60>
   415c8:	0085c83a 	sub	r2,zero,r2
   415cc:	f800283a 	ret
   415d0:	014bc83a 	sub	r5,zero,r5
   415d4:	39c0005c 	xori	r7,r7,1
   415d8:	003fe706 	br	41578 <__alt_data_end+0xfffda478>
   415dc:	0109c83a 	sub	r4,zero,r4
   415e0:	01c00044 	movi	r7,1
   415e4:	003fe306 	br	41574 <__alt_data_end+0xfffda474>
   415e8:	00c00044 	movi	r3,1
   415ec:	003fee06 	br	415a8 <__alt_data_end+0xfffda4a8>

000415f0 <__modsi3>:
   415f0:	20001716 	blt	r4,zero,41650 <__modsi3+0x60>
   415f4:	000f883a 	mov	r7,zero
   415f8:	2005883a 	mov	r2,r4
   415fc:	28001216 	blt	r5,zero,41648 <__modsi3+0x58>
   41600:	2900162e 	bgeu	r5,r4,4165c <__modsi3+0x6c>
   41604:	01800804 	movi	r6,32
   41608:	00c00044 	movi	r3,1
   4160c:	00000106 	br	41614 <__modsi3+0x24>
   41610:	30000a26 	beq	r6,zero,4163c <__modsi3+0x4c>
   41614:	294b883a 	add	r5,r5,r5
   41618:	31bfffc4 	addi	r6,r6,-1
   4161c:	18c7883a 	add	r3,r3,r3
   41620:	293ffb36 	bltu	r5,r4,41610 <__alt_data_end+0xfffda510>
   41624:	18000526 	beq	r3,zero,4163c <__modsi3+0x4c>
   41628:	1806d07a 	srli	r3,r3,1
   4162c:	11400136 	bltu	r2,r5,41634 <__modsi3+0x44>
   41630:	1145c83a 	sub	r2,r2,r5
   41634:	280ad07a 	srli	r5,r5,1
   41638:	183ffb1e 	bne	r3,zero,41628 <__alt_data_end+0xfffda528>
   4163c:	38000126 	beq	r7,zero,41644 <__modsi3+0x54>
   41640:	0085c83a 	sub	r2,zero,r2
   41644:	f800283a 	ret
   41648:	014bc83a 	sub	r5,zero,r5
   4164c:	003fec06 	br	41600 <__alt_data_end+0xfffda500>
   41650:	0109c83a 	sub	r4,zero,r4
   41654:	01c00044 	movi	r7,1
   41658:	003fe706 	br	415f8 <__alt_data_end+0xfffda4f8>
   4165c:	00c00044 	movi	r3,1
   41660:	003ff106 	br	41628 <__alt_data_end+0xfffda528>

00041664 <__udivsi3>:
   41664:	200d883a 	mov	r6,r4
   41668:	2900152e 	bgeu	r5,r4,416c0 <__udivsi3+0x5c>
   4166c:	28001416 	blt	r5,zero,416c0 <__udivsi3+0x5c>
   41670:	00800804 	movi	r2,32
   41674:	00c00044 	movi	r3,1
   41678:	00000206 	br	41684 <__udivsi3+0x20>
   4167c:	10000e26 	beq	r2,zero,416b8 <__udivsi3+0x54>
   41680:	28000516 	blt	r5,zero,41698 <__udivsi3+0x34>
   41684:	294b883a 	add	r5,r5,r5
   41688:	10bfffc4 	addi	r2,r2,-1
   4168c:	18c7883a 	add	r3,r3,r3
   41690:	293ffa36 	bltu	r5,r4,4167c <__alt_data_end+0xfffda57c>
   41694:	18000826 	beq	r3,zero,416b8 <__udivsi3+0x54>
   41698:	0005883a 	mov	r2,zero
   4169c:	31400236 	bltu	r6,r5,416a8 <__udivsi3+0x44>
   416a0:	314dc83a 	sub	r6,r6,r5
   416a4:	10c4b03a 	or	r2,r2,r3
   416a8:	1806d07a 	srli	r3,r3,1
   416ac:	280ad07a 	srli	r5,r5,1
   416b0:	183ffa1e 	bne	r3,zero,4169c <__alt_data_end+0xfffda59c>
   416b4:	f800283a 	ret
   416b8:	0005883a 	mov	r2,zero
   416bc:	f800283a 	ret
   416c0:	00c00044 	movi	r3,1
   416c4:	003ff406 	br	41698 <__alt_data_end+0xfffda598>

000416c8 <__umodsi3>:
   416c8:	2005883a 	mov	r2,r4
   416cc:	2900122e 	bgeu	r5,r4,41718 <__umodsi3+0x50>
   416d0:	28001116 	blt	r5,zero,41718 <__umodsi3+0x50>
   416d4:	01800804 	movi	r6,32
   416d8:	00c00044 	movi	r3,1
   416dc:	00000206 	br	416e8 <__umodsi3+0x20>
   416e0:	30000c26 	beq	r6,zero,41714 <__umodsi3+0x4c>
   416e4:	28000516 	blt	r5,zero,416fc <__umodsi3+0x34>
   416e8:	294b883a 	add	r5,r5,r5
   416ec:	31bfffc4 	addi	r6,r6,-1
   416f0:	18c7883a 	add	r3,r3,r3
   416f4:	293ffa36 	bltu	r5,r4,416e0 <__alt_data_end+0xfffda5e0>
   416f8:	18000626 	beq	r3,zero,41714 <__umodsi3+0x4c>
   416fc:	1806d07a 	srli	r3,r3,1
   41700:	11400136 	bltu	r2,r5,41708 <__umodsi3+0x40>
   41704:	1145c83a 	sub	r2,r2,r5
   41708:	280ad07a 	srli	r5,r5,1
   4170c:	183ffb1e 	bne	r3,zero,416fc <__alt_data_end+0xfffda5fc>
   41710:	f800283a 	ret
   41714:	f800283a 	ret
   41718:	00c00044 	movi	r3,1
   4171c:	003ff706 	br	416fc <__alt_data_end+0xfffda5fc>

00041720 <__addsf3>:
   41720:	defffc04 	addi	sp,sp,-16
   41724:	2004d7fa 	srli	r2,r4,31
   41728:	280cd5fa 	srli	r6,r5,23
   4172c:	dc000015 	stw	r16,0(sp)
   41730:	00c02034 	movhi	r3,128
   41734:	2020d5fa 	srli	r16,r4,23
   41738:	280ed7fa 	srli	r7,r5,31
   4173c:	18ffffc4 	addi	r3,r3,-1
   41740:	dc400115 	stw	r17,4(sp)
   41744:	1908703a 	and	r4,r3,r4
   41748:	194a703a 	and	r5,r3,r5
   4174c:	dfc00315 	stw	ra,12(sp)
   41750:	dc800215 	stw	r18,8(sp)
   41754:	14403fcc 	andi	r17,r2,255
   41758:	84003fcc 	andi	r16,r16,255
   4175c:	200890fa 	slli	r4,r4,3
   41760:	31803fcc 	andi	r6,r6,255
   41764:	280a90fa 	slli	r5,r5,3
   41768:	89c05026 	beq	r17,r7,418ac <__addsf3+0x18c>
   4176c:	8185c83a 	sub	r2,r16,r6
   41770:	00807a0e 	bge	zero,r2,4195c <__addsf3+0x23c>
   41774:	30001e1e 	bne	r6,zero,417f0 <__addsf3+0xd0>
   41778:	28006d1e 	bne	r5,zero,41930 <__addsf3+0x210>
   4177c:	208001cc 	andi	r2,r4,7
   41780:	10000426 	beq	r2,zero,41794 <__addsf3+0x74>
   41784:	208003cc 	andi	r2,r4,15
   41788:	00c00104 	movi	r3,4
   4178c:	10c00126 	beq	r2,r3,41794 <__addsf3+0x74>
   41790:	20c9883a 	add	r4,r4,r3
   41794:	2081002c 	andhi	r2,r4,1024
   41798:	10003926 	beq	r2,zero,41880 <__addsf3+0x160>
   4179c:	84000044 	addi	r16,r16,1
   417a0:	00803fc4 	movi	r2,255
   417a4:	80807826 	beq	r16,r2,41988 <__addsf3+0x268>
   417a8:	200891ba 	slli	r4,r4,6
   417ac:	8805883a 	mov	r2,r17
   417b0:	2008d27a 	srli	r4,r4,9
   417b4:	84003fcc 	andi	r16,r16,255
   417b8:	800695fa 	slli	r3,r16,23
   417bc:	10803fcc 	andi	r2,r2,255
   417c0:	04002034 	movhi	r16,128
   417c4:	843fffc4 	addi	r16,r16,-1
   417c8:	100497fa 	slli	r2,r2,31
   417cc:	2408703a 	and	r4,r4,r16
   417d0:	20e0b03a 	or	r16,r4,r3
   417d4:	8084b03a 	or	r2,r16,r2
   417d8:	dfc00317 	ldw	ra,12(sp)
   417dc:	dc800217 	ldw	r18,8(sp)
   417e0:	dc400117 	ldw	r17,4(sp)
   417e4:	dc000017 	ldw	r16,0(sp)
   417e8:	dec00404 	addi	sp,sp,16
   417ec:	f800283a 	ret
   417f0:	00c03fc4 	movi	r3,255
   417f4:	80ffe126 	beq	r16,r3,4177c <__alt_data_end+0xfffda67c>
   417f8:	29410034 	orhi	r5,r5,1024
   417fc:	00c006c4 	movi	r3,27
   41800:	18807516 	blt	r3,r2,419d8 <__addsf3+0x2b8>
   41804:	00c00804 	movi	r3,32
   41808:	1887c83a 	sub	r3,r3,r2
   4180c:	28c6983a 	sll	r3,r5,r3
   41810:	288ad83a 	srl	r5,r5,r2
   41814:	1804c03a 	cmpne	r2,r3,zero
   41818:	288ab03a 	or	r5,r5,r2
   4181c:	2149c83a 	sub	r4,r4,r5
   41820:	2081002c 	andhi	r2,r4,1024
   41824:	10001426 	beq	r2,zero,41878 <__addsf3+0x158>
   41828:	04810034 	movhi	r18,1024
   4182c:	94bfffc4 	addi	r18,r18,-1
   41830:	24a4703a 	and	r18,r4,r18
   41834:	9009883a 	mov	r4,r18
   41838:	004480c0 	call	4480c <__clzsi2>
   4183c:	10bffec4 	addi	r2,r2,-5
   41840:	90a4983a 	sll	r18,r18,r2
   41844:	14005416 	blt	r2,r16,41998 <__addsf3+0x278>
   41848:	1405c83a 	sub	r2,r2,r16
   4184c:	11000044 	addi	r4,r2,1
   41850:	00800804 	movi	r2,32
   41854:	1105c83a 	sub	r2,r2,r4
   41858:	9084983a 	sll	r2,r18,r2
   4185c:	9124d83a 	srl	r18,r18,r4
   41860:	0021883a 	mov	r16,zero
   41864:	1008c03a 	cmpne	r4,r2,zero
   41868:	9108b03a 	or	r4,r18,r4
   4186c:	003fc306 	br	4177c <__alt_data_end+0xfffda67c>
   41870:	1000db26 	beq	r2,zero,41be0 <__addsf3+0x4c0>
   41874:	1009883a 	mov	r4,r2
   41878:	208001cc 	andi	r2,r4,7
   4187c:	103fc11e 	bne	r2,zero,41784 <__alt_data_end+0xfffda684>
   41880:	2006d0fa 	srli	r3,r4,3
   41884:	01003fc4 	movi	r4,255
   41888:	8805883a 	mov	r2,r17
   4188c:	8100241e 	bne	r16,r4,41920 <__addsf3+0x200>
   41890:	18006e26 	beq	r3,zero,41a4c <__addsf3+0x32c>
   41894:	19001034 	orhi	r4,r3,64
   41898:	00c02034 	movhi	r3,128
   4189c:	18ffffc4 	addi	r3,r3,-1
   418a0:	043fffc4 	movi	r16,-1
   418a4:	20c8703a 	and	r4,r4,r3
   418a8:	003fc206 	br	417b4 <__alt_data_end+0xfffda6b4>
   418ac:	8187c83a 	sub	r3,r16,r6
   418b0:	00c03e0e 	bge	zero,r3,419ac <__addsf3+0x28c>
   418b4:	30002326 	beq	r6,zero,41944 <__addsf3+0x224>
   418b8:	01803fc4 	movi	r6,255
   418bc:	81bfaf26 	beq	r16,r6,4177c <__alt_data_end+0xfffda67c>
   418c0:	29410034 	orhi	r5,r5,1024
   418c4:	018006c4 	movi	r6,27
   418c8:	30c07416 	blt	r6,r3,41a9c <__addsf3+0x37c>
   418cc:	01800804 	movi	r6,32
   418d0:	30cdc83a 	sub	r6,r6,r3
   418d4:	298c983a 	sll	r6,r5,r6
   418d8:	28cad83a 	srl	r5,r5,r3
   418dc:	3006c03a 	cmpne	r3,r6,zero
   418e0:	28cab03a 	or	r5,r5,r3
   418e4:	2149883a 	add	r4,r4,r5
   418e8:	20c1002c 	andhi	r3,r4,1024
   418ec:	183fe226 	beq	r3,zero,41878 <__alt_data_end+0xfffda778>
   418f0:	84000044 	addi	r16,r16,1
   418f4:	00c03fc4 	movi	r3,255
   418f8:	80c05426 	beq	r16,r3,41a4c <__addsf3+0x32c>
   418fc:	00bf0034 	movhi	r2,64512
   41900:	10bfffc4 	addi	r2,r2,-1
   41904:	20c0004c 	andi	r3,r4,1
   41908:	2088703a 	and	r4,r4,r2
   4190c:	2008d07a 	srli	r4,r4,1
   41910:	20c8b03a 	or	r4,r4,r3
   41914:	003f9906 	br	4177c <__alt_data_end+0xfffda67c>
   41918:	0007883a 	mov	r3,zero
   4191c:	0005883a 	mov	r2,zero
   41920:	01002034 	movhi	r4,128
   41924:	213fffc4 	addi	r4,r4,-1
   41928:	1908703a 	and	r4,r3,r4
   4192c:	003fa106 	br	417b4 <__alt_data_end+0xfffda6b4>
   41930:	10bfffc4 	addi	r2,r2,-1
   41934:	103fb926 	beq	r2,zero,4181c <__alt_data_end+0xfffda71c>
   41938:	00c03fc4 	movi	r3,255
   4193c:	80ffaf1e 	bne	r16,r3,417fc <__alt_data_end+0xfffda6fc>
   41940:	003f8e06 	br	4177c <__alt_data_end+0xfffda67c>
   41944:	283f8d26 	beq	r5,zero,4177c <__alt_data_end+0xfffda67c>
   41948:	18ffffc4 	addi	r3,r3,-1
   4194c:	183fe526 	beq	r3,zero,418e4 <__alt_data_end+0xfffda7e4>
   41950:	01803fc4 	movi	r6,255
   41954:	81bfdb1e 	bne	r16,r6,418c4 <__alt_data_end+0xfffda7c4>
   41958:	003f8806 	br	4177c <__alt_data_end+0xfffda67c>
   4195c:	1000201e 	bne	r2,zero,419e0 <__addsf3+0x2c0>
   41960:	80800044 	addi	r2,r16,1
   41964:	10803fcc 	andi	r2,r2,255
   41968:	01800044 	movi	r6,1
   4196c:	3080450e 	bge	r6,r2,41a84 <__addsf3+0x364>
   41970:	2165c83a 	sub	r18,r4,r5
   41974:	90c1002c 	andhi	r3,r18,1024
   41978:	18002b26 	beq	r3,zero,41a28 <__addsf3+0x308>
   4197c:	2925c83a 	sub	r18,r5,r4
   41980:	3823883a 	mov	r17,r7
   41984:	003fab06 	br	41834 <__alt_data_end+0xfffda734>
   41988:	8805883a 	mov	r2,r17
   4198c:	043fffc4 	movi	r16,-1
   41990:	0009883a 	mov	r4,zero
   41994:	003f8706 	br	417b4 <__alt_data_end+0xfffda6b4>
   41998:	013f0034 	movhi	r4,64512
   4199c:	213fffc4 	addi	r4,r4,-1
   419a0:	80a1c83a 	sub	r16,r16,r2
   419a4:	9108703a 	and	r4,r18,r4
   419a8:	003f7406 	br	4177c <__alt_data_end+0xfffda67c>
   419ac:	1800411e 	bne	r3,zero,41ab4 <__addsf3+0x394>
   419b0:	80c00044 	addi	r3,r16,1
   419b4:	19c03fcc 	andi	r7,r3,255
   419b8:	01800044 	movi	r6,1
   419bc:	31c0260e 	bge	r6,r7,41a58 <__addsf3+0x338>
   419c0:	01803fc4 	movi	r6,255
   419c4:	19802126 	beq	r3,r6,41a4c <__addsf3+0x32c>
   419c8:	2149883a 	add	r4,r4,r5
   419cc:	2008d07a 	srli	r4,r4,1
   419d0:	1821883a 	mov	r16,r3
   419d4:	003f6906 	br	4177c <__alt_data_end+0xfffda67c>
   419d8:	01400044 	movi	r5,1
   419dc:	003f8f06 	br	4181c <__alt_data_end+0xfffda71c>
   419e0:	8000151e 	bne	r16,zero,41a38 <__addsf3+0x318>
   419e4:	20002f26 	beq	r4,zero,41aa4 <__addsf3+0x384>
   419e8:	0084303a 	nor	r2,zero,r2
   419ec:	10000a26 	beq	r2,zero,41a18 <__addsf3+0x2f8>
   419f0:	00c03fc4 	movi	r3,255
   419f4:	30c02b26 	beq	r6,r3,41aa4 <__addsf3+0x384>
   419f8:	00c006c4 	movi	r3,27
   419fc:	18806d16 	blt	r3,r2,41bb4 <__addsf3+0x494>
   41a00:	00c00804 	movi	r3,32
   41a04:	1887c83a 	sub	r3,r3,r2
   41a08:	20c6983a 	sll	r3,r4,r3
   41a0c:	2084d83a 	srl	r2,r4,r2
   41a10:	1808c03a 	cmpne	r4,r3,zero
   41a14:	1108b03a 	or	r4,r2,r4
   41a18:	2909c83a 	sub	r4,r5,r4
   41a1c:	3021883a 	mov	r16,r6
   41a20:	3823883a 	mov	r17,r7
   41a24:	003f7e06 	br	41820 <__alt_data_end+0xfffda720>
   41a28:	903f821e 	bne	r18,zero,41834 <__alt_data_end+0xfffda734>
   41a2c:	0005883a 	mov	r2,zero
   41a30:	0021883a 	mov	r16,zero
   41a34:	003fba06 	br	41920 <__alt_data_end+0xfffda820>
   41a38:	00c03fc4 	movi	r3,255
   41a3c:	30c01926 	beq	r6,r3,41aa4 <__addsf3+0x384>
   41a40:	0085c83a 	sub	r2,zero,r2
   41a44:	21010034 	orhi	r4,r4,1024
   41a48:	003feb06 	br	419f8 <__alt_data_end+0xfffda8f8>
   41a4c:	043fffc4 	movi	r16,-1
   41a50:	0009883a 	mov	r4,zero
   41a54:	003f5706 	br	417b4 <__alt_data_end+0xfffda6b4>
   41a58:	80004a1e 	bne	r16,zero,41b84 <__addsf3+0x464>
   41a5c:	20005926 	beq	r4,zero,41bc4 <__addsf3+0x4a4>
   41a60:	283f4626 	beq	r5,zero,4177c <__alt_data_end+0xfffda67c>
   41a64:	2149883a 	add	r4,r4,r5
   41a68:	2081002c 	andhi	r2,r4,1024
   41a6c:	103f8226 	beq	r2,zero,41878 <__alt_data_end+0xfffda778>
   41a70:	00bf0034 	movhi	r2,64512
   41a74:	10bfffc4 	addi	r2,r2,-1
   41a78:	3021883a 	mov	r16,r6
   41a7c:	2088703a 	and	r4,r4,r2
   41a80:	003f3e06 	br	4177c <__alt_data_end+0xfffda67c>
   41a84:	8000121e 	bne	r16,zero,41ad0 <__addsf3+0x3b0>
   41a88:	2000261e 	bne	r4,zero,41b24 <__addsf3+0x404>
   41a8c:	283fa226 	beq	r5,zero,41918 <__alt_data_end+0xfffda818>
   41a90:	2809883a 	mov	r4,r5
   41a94:	3823883a 	mov	r17,r7
   41a98:	003f3806 	br	4177c <__alt_data_end+0xfffda67c>
   41a9c:	01400044 	movi	r5,1
   41aa0:	003f9006 	br	418e4 <__alt_data_end+0xfffda7e4>
   41aa4:	2809883a 	mov	r4,r5
   41aa8:	3021883a 	mov	r16,r6
   41aac:	3823883a 	mov	r17,r7
   41ab0:	003f3206 	br	4177c <__alt_data_end+0xfffda67c>
   41ab4:	80000c1e 	bne	r16,zero,41ae8 <__addsf3+0x3c8>
   41ab8:	20002f26 	beq	r4,zero,41b78 <__addsf3+0x458>
   41abc:	00c6303a 	nor	r3,zero,r3
   41ac0:	18002b1e 	bne	r3,zero,41b70 <__addsf3+0x450>
   41ac4:	2149883a 	add	r4,r4,r5
   41ac8:	3021883a 	mov	r16,r6
   41acc:	003f8606 	br	418e8 <__alt_data_end+0xfffda7e8>
   41ad0:	20001b1e 	bne	r4,zero,41b40 <__addsf3+0x420>
   41ad4:	28003926 	beq	r5,zero,41bbc <__addsf3+0x49c>
   41ad8:	2809883a 	mov	r4,r5
   41adc:	3823883a 	mov	r17,r7
   41ae0:	04003fc4 	movi	r16,255
   41ae4:	003f2506 	br	4177c <__alt_data_end+0xfffda67c>
   41ae8:	01c03fc4 	movi	r7,255
   41aec:	31c02226 	beq	r6,r7,41b78 <__addsf3+0x458>
   41af0:	00c7c83a 	sub	r3,zero,r3
   41af4:	21010034 	orhi	r4,r4,1024
   41af8:	01c006c4 	movi	r7,27
   41afc:	38c03616 	blt	r7,r3,41bd8 <__addsf3+0x4b8>
   41b00:	01c00804 	movi	r7,32
   41b04:	38cfc83a 	sub	r7,r7,r3
   41b08:	21ce983a 	sll	r7,r4,r7
   41b0c:	20c6d83a 	srl	r3,r4,r3
   41b10:	3808c03a 	cmpne	r4,r7,zero
   41b14:	1906b03a 	or	r3,r3,r4
   41b18:	1949883a 	add	r4,r3,r5
   41b1c:	3021883a 	mov	r16,r6
   41b20:	003f7106 	br	418e8 <__alt_data_end+0xfffda7e8>
   41b24:	283f1526 	beq	r5,zero,4177c <__alt_data_end+0xfffda67c>
   41b28:	2145c83a 	sub	r2,r4,r5
   41b2c:	10c1002c 	andhi	r3,r2,1024
   41b30:	183f4f26 	beq	r3,zero,41870 <__alt_data_end+0xfffda770>
   41b34:	2909c83a 	sub	r4,r5,r4
   41b38:	3823883a 	mov	r17,r7
   41b3c:	003f0f06 	br	4177c <__alt_data_end+0xfffda67c>
   41b40:	28001a26 	beq	r5,zero,41bac <__addsf3+0x48c>
   41b44:	2008d0fa 	srli	r4,r4,3
   41b48:	2080102c 	andhi	r2,r4,64
   41b4c:	10000526 	beq	r2,zero,41b64 <__addsf3+0x444>
   41b50:	280ad0fa 	srli	r5,r5,3
   41b54:	2880102c 	andhi	r2,r5,64
   41b58:	1000021e 	bne	r2,zero,41b64 <__addsf3+0x444>
   41b5c:	2809883a 	mov	r4,r5
   41b60:	3823883a 	mov	r17,r7
   41b64:	200890fa 	slli	r4,r4,3
   41b68:	04003fc4 	movi	r16,255
   41b6c:	003f0306 	br	4177c <__alt_data_end+0xfffda67c>
   41b70:	01c03fc4 	movi	r7,255
   41b74:	31ffe01e 	bne	r6,r7,41af8 <__alt_data_end+0xfffda9f8>
   41b78:	2809883a 	mov	r4,r5
   41b7c:	3021883a 	mov	r16,r6
   41b80:	003efe06 	br	4177c <__alt_data_end+0xfffda67c>
   41b84:	20001126 	beq	r4,zero,41bcc <__addsf3+0x4ac>
   41b88:	28000826 	beq	r5,zero,41bac <__addsf3+0x48c>
   41b8c:	2008d0fa 	srli	r4,r4,3
   41b90:	2080102c 	andhi	r2,r4,64
   41b94:	103ff326 	beq	r2,zero,41b64 <__alt_data_end+0xfffdaa64>
   41b98:	280ad0fa 	srli	r5,r5,3
   41b9c:	2880102c 	andhi	r2,r5,64
   41ba0:	103ff01e 	bne	r2,zero,41b64 <__alt_data_end+0xfffdaa64>
   41ba4:	2809883a 	mov	r4,r5
   41ba8:	003fee06 	br	41b64 <__alt_data_end+0xfffdaa64>
   41bac:	04003fc4 	movi	r16,255
   41bb0:	003ef206 	br	4177c <__alt_data_end+0xfffda67c>
   41bb4:	01000044 	movi	r4,1
   41bb8:	003f9706 	br	41a18 <__alt_data_end+0xfffda918>
   41bbc:	0005883a 	mov	r2,zero
   41bc0:	003f3406 	br	41894 <__alt_data_end+0xfffda794>
   41bc4:	2809883a 	mov	r4,r5
   41bc8:	003eec06 	br	4177c <__alt_data_end+0xfffda67c>
   41bcc:	2809883a 	mov	r4,r5
   41bd0:	04003fc4 	movi	r16,255
   41bd4:	003ee906 	br	4177c <__alt_data_end+0xfffda67c>
   41bd8:	00c00044 	movi	r3,1
   41bdc:	003fce06 	br	41b18 <__alt_data_end+0xfffdaa18>
   41be0:	0005883a 	mov	r2,zero
   41be4:	003f4e06 	br	41920 <__alt_data_end+0xfffda820>

00041be8 <__divsf3>:
   41be8:	defff504 	addi	sp,sp,-44
   41bec:	200cd5fa 	srli	r6,r4,23
   41bf0:	dcc00415 	stw	r19,16(sp)
   41bf4:	2026d7fa 	srli	r19,r4,31
   41bf8:	00c02034 	movhi	r3,128
   41bfc:	dd800715 	stw	r22,28(sp)
   41c00:	dd000515 	stw	r20,20(sp)
   41c04:	dc800315 	stw	r18,12(sp)
   41c08:	18ffffc4 	addi	r3,r3,-1
   41c0c:	dfc00a15 	stw	ra,40(sp)
   41c10:	df000915 	stw	fp,36(sp)
   41c14:	ddc00815 	stw	r23,32(sp)
   41c18:	dd400615 	stw	r21,24(sp)
   41c1c:	dc400215 	stw	r17,8(sp)
   41c20:	dc000115 	stw	r16,4(sp)
   41c24:	35003fcc 	andi	r20,r6,255
   41c28:	1924703a 	and	r18,r3,r4
   41c2c:	9d803fcc 	andi	r22,r19,255
   41c30:	a0005226 	beq	r20,zero,41d7c <__divsf3+0x194>
   41c34:	00803fc4 	movi	r2,255
   41c38:	a0802e26 	beq	r20,r2,41cf4 <__divsf3+0x10c>
   41c3c:	91002034 	orhi	r4,r18,128
   41c40:	202490fa 	slli	r18,r4,3
   41c44:	a53fe044 	addi	r20,r20,-127
   41c48:	0021883a 	mov	r16,zero
   41c4c:	002f883a 	mov	r23,zero
   41c50:	280cd5fa 	srli	r6,r5,23
   41c54:	282ad7fa 	srli	r21,r5,31
   41c58:	00c02034 	movhi	r3,128
   41c5c:	18ffffc4 	addi	r3,r3,-1
   41c60:	31803fcc 	andi	r6,r6,255
   41c64:	1962703a 	and	r17,r3,r5
   41c68:	af003fcc 	andi	fp,r21,255
   41c6c:	30004a26 	beq	r6,zero,41d98 <__divsf3+0x1b0>
   41c70:	00803fc4 	movi	r2,255
   41c74:	30804526 	beq	r6,r2,41d8c <__divsf3+0x1a4>
   41c78:	89402034 	orhi	r5,r17,128
   41c7c:	282290fa 	slli	r17,r5,3
   41c80:	31bfe044 	addi	r6,r6,-127
   41c84:	000b883a 	mov	r5,zero
   41c88:	2c20b03a 	or	r16,r5,r16
   41c8c:	802090ba 	slli	r16,r16,2
   41c90:	00800134 	movhi	r2,4
   41c94:	10872d04 	addi	r2,r2,7348
   41c98:	80a1883a 	add	r16,r16,r2
   41c9c:	81000017 	ldw	r4,0(r16)
   41ca0:	9d46f03a 	xor	r3,r19,r21
   41ca4:	180f883a 	mov	r7,r3
   41ca8:	18803fcc 	andi	r2,r3,255
   41cac:	a18dc83a 	sub	r6,r20,r6
   41cb0:	2000683a 	jmp	r4
   41cb4:	00041e98 	cmpnei	zero,zero,4218
   41cb8:	00041d1c 	xori	zero,zero,4212
   41cbc:	00041e8c 	andi	zero,zero,4218
   41cc0:	00041d08 	cmpgei	zero,zero,4212
   41cc4:	00041e8c 	andi	zero,zero,4218
   41cc8:	00041e64 	muli	zero,zero,4217
   41ccc:	00041e8c 	andi	zero,zero,4218
   41cd0:	00041d08 	cmpgei	zero,zero,4212
   41cd4:	00041d1c 	xori	zero,zero,4212
   41cd8:	00041d1c 	xori	zero,zero,4212
   41cdc:	00041e64 	muli	zero,zero,4217
   41ce0:	00041d08 	cmpgei	zero,zero,4212
   41ce4:	00041f78 	rdprs	zero,zero,4221
   41ce8:	00041f78 	rdprs	zero,zero,4221
   41cec:	00041f78 	rdprs	zero,zero,4221
   41cf0:	00041f2c 	andhi	zero,zero,4220
   41cf4:	9000581e 	bne	r18,zero,41e58 <__divsf3+0x270>
   41cf8:	04000204 	movi	r16,8
   41cfc:	05c00084 	movi	r23,2
   41d00:	003fd306 	br	41c50 <__alt_data_end+0xfffdab50>
   41d04:	0023883a 	mov	r17,zero
   41d08:	e02d883a 	mov	r22,fp
   41d0c:	282f883a 	mov	r23,r5
   41d10:	00800084 	movi	r2,2
   41d14:	b8808f1e 	bne	r23,r2,41f54 <__divsf3+0x36c>
   41d18:	b005883a 	mov	r2,r22
   41d1c:	11c0004c 	andi	r7,r2,1
   41d20:	013fffc4 	movi	r4,-1
   41d24:	000d883a 	mov	r6,zero
   41d28:	21003fcc 	andi	r4,r4,255
   41d2c:	200895fa 	slli	r4,r4,23
   41d30:	38803fcc 	andi	r2,r7,255
   41d34:	00c02034 	movhi	r3,128
   41d38:	100497fa 	slli	r2,r2,31
   41d3c:	18ffffc4 	addi	r3,r3,-1
   41d40:	30c6703a 	and	r3,r6,r3
   41d44:	1906b03a 	or	r3,r3,r4
   41d48:	1884b03a 	or	r2,r3,r2
   41d4c:	dfc00a17 	ldw	ra,40(sp)
   41d50:	df000917 	ldw	fp,36(sp)
   41d54:	ddc00817 	ldw	r23,32(sp)
   41d58:	dd800717 	ldw	r22,28(sp)
   41d5c:	dd400617 	ldw	r21,24(sp)
   41d60:	dd000517 	ldw	r20,20(sp)
   41d64:	dcc00417 	ldw	r19,16(sp)
   41d68:	dc800317 	ldw	r18,12(sp)
   41d6c:	dc400217 	ldw	r17,8(sp)
   41d70:	dc000117 	ldw	r16,4(sp)
   41d74:	dec00b04 	addi	sp,sp,44
   41d78:	f800283a 	ret
   41d7c:	90002b1e 	bne	r18,zero,41e2c <__divsf3+0x244>
   41d80:	04000104 	movi	r16,4
   41d84:	05c00044 	movi	r23,1
   41d88:	003fb106 	br	41c50 <__alt_data_end+0xfffdab50>
   41d8c:	8800251e 	bne	r17,zero,41e24 <__divsf3+0x23c>
   41d90:	01400084 	movi	r5,2
   41d94:	00000206 	br	41da0 <__divsf3+0x1b8>
   41d98:	88001a1e 	bne	r17,zero,41e04 <__divsf3+0x21c>
   41d9c:	01400044 	movi	r5,1
   41da0:	8160b03a 	or	r16,r16,r5
   41da4:	802090ba 	slli	r16,r16,2
   41da8:	00c00134 	movhi	r3,4
   41dac:	18c77104 	addi	r3,r3,7620
   41db0:	80e1883a 	add	r16,r16,r3
   41db4:	80c00017 	ldw	r3,0(r16)
   41db8:	9d44f03a 	xor	r2,r19,r21
   41dbc:	a18dc83a 	sub	r6,r20,r6
   41dc0:	1800683a 	jmp	r3
   41dc4:	00041d1c 	xori	zero,zero,4212
   41dc8:	00041d1c 	xori	zero,zero,4212
   41dcc:	00041f68 	cmpgeui	zero,zero,4221
   41dd0:	00041d04 	movi	zero,4212
   41dd4:	00041f68 	cmpgeui	zero,zero,4221
   41dd8:	00041e64 	muli	zero,zero,4217
   41ddc:	00041f68 	cmpgeui	zero,zero,4221
   41de0:	00041d04 	movi	zero,4212
   41de4:	00041d1c 	xori	zero,zero,4212
   41de8:	00041d1c 	xori	zero,zero,4212
   41dec:	00041e64 	muli	zero,zero,4217
   41df0:	00041d04 	movi	zero,4212
   41df4:	00041f78 	rdprs	zero,zero,4221
   41df8:	00041f78 	rdprs	zero,zero,4221
   41dfc:	00041f78 	rdprs	zero,zero,4221
   41e00:	00041f90 	cmplti	zero,zero,4222
   41e04:	8809883a 	mov	r4,r17
   41e08:	004480c0 	call	4480c <__clzsi2>
   41e0c:	10fffec4 	addi	r3,r2,-5
   41e10:	10801d84 	addi	r2,r2,118
   41e14:	88e2983a 	sll	r17,r17,r3
   41e18:	008dc83a 	sub	r6,zero,r2
   41e1c:	000b883a 	mov	r5,zero
   41e20:	003f9906 	br	41c88 <__alt_data_end+0xfffdab88>
   41e24:	014000c4 	movi	r5,3
   41e28:	003f9706 	br	41c88 <__alt_data_end+0xfffdab88>
   41e2c:	9009883a 	mov	r4,r18
   41e30:	d9400015 	stw	r5,0(sp)
   41e34:	004480c0 	call	4480c <__clzsi2>
   41e38:	10fffec4 	addi	r3,r2,-5
   41e3c:	11801d84 	addi	r6,r2,118
   41e40:	90e4983a 	sll	r18,r18,r3
   41e44:	01a9c83a 	sub	r20,zero,r6
   41e48:	0021883a 	mov	r16,zero
   41e4c:	002f883a 	mov	r23,zero
   41e50:	d9400017 	ldw	r5,0(sp)
   41e54:	003f7e06 	br	41c50 <__alt_data_end+0xfffdab50>
   41e58:	04000304 	movi	r16,12
   41e5c:	05c000c4 	movi	r23,3
   41e60:	003f7b06 	br	41c50 <__alt_data_end+0xfffdab50>
   41e64:	01802034 	movhi	r6,128
   41e68:	000f883a 	mov	r7,zero
   41e6c:	31bfffc4 	addi	r6,r6,-1
   41e70:	013fffc4 	movi	r4,-1
   41e74:	003fac06 	br	41d28 <__alt_data_end+0xfffdac28>
   41e78:	01400044 	movi	r5,1
   41e7c:	2909c83a 	sub	r4,r5,r4
   41e80:	00c006c4 	movi	r3,27
   41e84:	19004b0e 	bge	r3,r4,41fb4 <__divsf3+0x3cc>
   41e88:	114e703a 	and	r7,r2,r5
   41e8c:	0009883a 	mov	r4,zero
   41e90:	000d883a 	mov	r6,zero
   41e94:	003fa406 	br	41d28 <__alt_data_end+0xfffdac28>
   41e98:	9006917a 	slli	r3,r18,5
   41e9c:	8822917a 	slli	r17,r17,5
   41ea0:	1c40372e 	bgeu	r3,r17,41f80 <__divsf3+0x398>
   41ea4:	31bfffc4 	addi	r6,r6,-1
   41ea8:	010006c4 	movi	r4,27
   41eac:	000b883a 	mov	r5,zero
   41eb0:	180f883a 	mov	r7,r3
   41eb4:	294b883a 	add	r5,r5,r5
   41eb8:	18c7883a 	add	r3,r3,r3
   41ebc:	38000116 	blt	r7,zero,41ec4 <__divsf3+0x2dc>
   41ec0:	1c400236 	bltu	r3,r17,41ecc <__divsf3+0x2e4>
   41ec4:	1c47c83a 	sub	r3,r3,r17
   41ec8:	29400054 	ori	r5,r5,1
   41ecc:	213fffc4 	addi	r4,r4,-1
   41ed0:	203ff71e 	bne	r4,zero,41eb0 <__alt_data_end+0xfffdadb0>
   41ed4:	1806c03a 	cmpne	r3,r3,zero
   41ed8:	1962b03a 	or	r17,r3,r5
   41edc:	31001fc4 	addi	r4,r6,127
   41ee0:	013fe50e 	bge	zero,r4,41e78 <__alt_data_end+0xfffdad78>
   41ee4:	88c001cc 	andi	r3,r17,7
   41ee8:	18000426 	beq	r3,zero,41efc <__divsf3+0x314>
   41eec:	88c003cc 	andi	r3,r17,15
   41ef0:	01400104 	movi	r5,4
   41ef4:	19400126 	beq	r3,r5,41efc <__divsf3+0x314>
   41ef8:	8963883a 	add	r17,r17,r5
   41efc:	88c2002c 	andhi	r3,r17,2048
   41f00:	18000426 	beq	r3,zero,41f14 <__divsf3+0x32c>
   41f04:	00fe0034 	movhi	r3,63488
   41f08:	18ffffc4 	addi	r3,r3,-1
   41f0c:	31002004 	addi	r4,r6,128
   41f10:	88e2703a 	and	r17,r17,r3
   41f14:	00c03f84 	movi	r3,254
   41f18:	193f8016 	blt	r3,r4,41d1c <__alt_data_end+0xfffdac1c>
   41f1c:	880c91ba 	slli	r6,r17,6
   41f20:	11c0004c 	andi	r7,r2,1
   41f24:	300cd27a 	srli	r6,r6,9
   41f28:	003f7f06 	br	41d28 <__alt_data_end+0xfffdac28>
   41f2c:	9080102c 	andhi	r2,r18,64
   41f30:	10000226 	beq	r2,zero,41f3c <__divsf3+0x354>
   41f34:	8880102c 	andhi	r2,r17,64
   41f38:	10001826 	beq	r2,zero,41f9c <__divsf3+0x3b4>
   41f3c:	00802034 	movhi	r2,128
   41f40:	91801034 	orhi	r6,r18,64
   41f44:	10bfffc4 	addi	r2,r2,-1
   41f48:	980f883a 	mov	r7,r19
   41f4c:	308c703a 	and	r6,r6,r2
   41f50:	003fc706 	br	41e70 <__alt_data_end+0xfffdad70>
   41f54:	008000c4 	movi	r2,3
   41f58:	b8802d26 	beq	r23,r2,42010 <__divsf3+0x428>
   41f5c:	00c00044 	movi	r3,1
   41f60:	b005883a 	mov	r2,r22
   41f64:	b8ffdd1e 	bne	r23,r3,41edc <__alt_data_end+0xfffdaddc>
   41f68:	11c0004c 	andi	r7,r2,1
   41f6c:	0009883a 	mov	r4,zero
   41f70:	000d883a 	mov	r6,zero
   41f74:	003f6c06 	br	41d28 <__alt_data_end+0xfffdac28>
   41f78:	9023883a 	mov	r17,r18
   41f7c:	003f6406 	br	41d10 <__alt_data_end+0xfffdac10>
   41f80:	1c47c83a 	sub	r3,r3,r17
   41f84:	01000684 	movi	r4,26
   41f88:	01400044 	movi	r5,1
   41f8c:	003fc806 	br	41eb0 <__alt_data_end+0xfffdadb0>
   41f90:	9080102c 	andhi	r2,r18,64
   41f94:	103fe926 	beq	r2,zero,41f3c <__alt_data_end+0xfffdae3c>
   41f98:	0023883a 	mov	r17,zero
   41f9c:	00802034 	movhi	r2,128
   41fa0:	89801034 	orhi	r6,r17,64
   41fa4:	10bfffc4 	addi	r2,r2,-1
   41fa8:	a80f883a 	mov	r7,r21
   41fac:	308c703a 	and	r6,r6,r2
   41fb0:	003faf06 	br	41e70 <__alt_data_end+0xfffdad70>
   41fb4:	01c00804 	movi	r7,32
   41fb8:	390fc83a 	sub	r7,r7,r4
   41fbc:	89ce983a 	sll	r7,r17,r7
   41fc0:	890ad83a 	srl	r5,r17,r4
   41fc4:	380ec03a 	cmpne	r7,r7,zero
   41fc8:	29cab03a 	or	r5,r5,r7
   41fcc:	28c001cc 	andi	r3,r5,7
   41fd0:	18000426 	beq	r3,zero,41fe4 <__divsf3+0x3fc>
   41fd4:	28c003cc 	andi	r3,r5,15
   41fd8:	01000104 	movi	r4,4
   41fdc:	19000126 	beq	r3,r4,41fe4 <__divsf3+0x3fc>
   41fe0:	290b883a 	add	r5,r5,r4
   41fe4:	28c1002c 	andhi	r3,r5,1024
   41fe8:	18000426 	beq	r3,zero,41ffc <__divsf3+0x414>
   41fec:	11c0004c 	andi	r7,r2,1
   41ff0:	01000044 	movi	r4,1
   41ff4:	000d883a 	mov	r6,zero
   41ff8:	003f4b06 	br	41d28 <__alt_data_end+0xfffdac28>
   41ffc:	280a91ba 	slli	r5,r5,6
   42000:	11c0004c 	andi	r7,r2,1
   42004:	0009883a 	mov	r4,zero
   42008:	280cd27a 	srli	r6,r5,9
   4200c:	003f4606 	br	41d28 <__alt_data_end+0xfffdac28>
   42010:	00802034 	movhi	r2,128
   42014:	89801034 	orhi	r6,r17,64
   42018:	10bfffc4 	addi	r2,r2,-1
   4201c:	b00f883a 	mov	r7,r22
   42020:	308c703a 	and	r6,r6,r2
   42024:	003f9206 	br	41e70 <__alt_data_end+0xfffdad70>

00042028 <__gesf2>:
   42028:	2004d5fa 	srli	r2,r4,23
   4202c:	2806d5fa 	srli	r3,r5,23
   42030:	01802034 	movhi	r6,128
   42034:	31bfffc4 	addi	r6,r6,-1
   42038:	10803fcc 	andi	r2,r2,255
   4203c:	01c03fc4 	movi	r7,255
   42040:	3110703a 	and	r8,r6,r4
   42044:	18c03fcc 	andi	r3,r3,255
   42048:	314c703a 	and	r6,r6,r5
   4204c:	2008d7fa 	srli	r4,r4,31
   42050:	280ad7fa 	srli	r5,r5,31
   42054:	11c01926 	beq	r2,r7,420bc <__gesf2+0x94>
   42058:	01c03fc4 	movi	r7,255
   4205c:	19c00f26 	beq	r3,r7,4209c <__gesf2+0x74>
   42060:	1000061e 	bne	r2,zero,4207c <__gesf2+0x54>
   42064:	400f003a 	cmpeq	r7,r8,zero
   42068:	1800071e 	bne	r3,zero,42088 <__gesf2+0x60>
   4206c:	3000061e 	bne	r6,zero,42088 <__gesf2+0x60>
   42070:	0005883a 	mov	r2,zero
   42074:	40000e1e 	bne	r8,zero,420b0 <__gesf2+0x88>
   42078:	f800283a 	ret
   4207c:	18000a1e 	bne	r3,zero,420a8 <__gesf2+0x80>
   42080:	30000b26 	beq	r6,zero,420b0 <__gesf2+0x88>
   42084:	000f883a 	mov	r7,zero
   42088:	29403fcc 	andi	r5,r5,255
   4208c:	38000726 	beq	r7,zero,420ac <__gesf2+0x84>
   42090:	28000826 	beq	r5,zero,420b4 <__gesf2+0x8c>
   42094:	00800044 	movi	r2,1
   42098:	f800283a 	ret
   4209c:	303ff026 	beq	r6,zero,42060 <__alt_data_end+0xfffdaf60>
   420a0:	00bfff84 	movi	r2,-2
   420a4:	f800283a 	ret
   420a8:	29403fcc 	andi	r5,r5,255
   420ac:	21400526 	beq	r4,r5,420c4 <__gesf2+0x9c>
   420b0:	203ff826 	beq	r4,zero,42094 <__alt_data_end+0xfffdaf94>
   420b4:	00bfffc4 	movi	r2,-1
   420b8:	f800283a 	ret
   420bc:	403fe626 	beq	r8,zero,42058 <__alt_data_end+0xfffdaf58>
   420c0:	003ff706 	br	420a0 <__alt_data_end+0xfffdafa0>
   420c4:	18bffa16 	blt	r3,r2,420b0 <__alt_data_end+0xfffdafb0>
   420c8:	10c00216 	blt	r2,r3,420d4 <__gesf2+0xac>
   420cc:	323ff836 	bltu	r6,r8,420b0 <__alt_data_end+0xfffdafb0>
   420d0:	4180022e 	bgeu	r8,r6,420dc <__gesf2+0xb4>
   420d4:	203fef1e 	bne	r4,zero,42094 <__alt_data_end+0xfffdaf94>
   420d8:	003ff606 	br	420b4 <__alt_data_end+0xfffdafb4>
   420dc:	0005883a 	mov	r2,zero
   420e0:	f800283a 	ret

000420e4 <__lesf2>:
   420e4:	2004d5fa 	srli	r2,r4,23
   420e8:	280cd5fa 	srli	r6,r5,23
   420ec:	00c02034 	movhi	r3,128
   420f0:	18ffffc4 	addi	r3,r3,-1
   420f4:	10803fcc 	andi	r2,r2,255
   420f8:	01c03fc4 	movi	r7,255
   420fc:	1910703a 	and	r8,r3,r4
   42100:	31803fcc 	andi	r6,r6,255
   42104:	1946703a 	and	r3,r3,r5
   42108:	2008d7fa 	srli	r4,r4,31
   4210c:	280ad7fa 	srli	r5,r5,31
   42110:	11c01b26 	beq	r2,r7,42180 <__lesf2+0x9c>
   42114:	01c03fc4 	movi	r7,255
   42118:	31c01126 	beq	r6,r7,42160 <__lesf2+0x7c>
   4211c:	1000071e 	bne	r2,zero,4213c <__lesf2+0x58>
   42120:	400f003a 	cmpeq	r7,r8,zero
   42124:	21003fcc 	andi	r4,r4,255
   42128:	3000081e 	bne	r6,zero,4214c <__lesf2+0x68>
   4212c:	1800071e 	bne	r3,zero,4214c <__lesf2+0x68>
   42130:	0005883a 	mov	r2,zero
   42134:	40000f1e 	bne	r8,zero,42174 <__lesf2+0x90>
   42138:	f800283a 	ret
   4213c:	21003fcc 	andi	r4,r4,255
   42140:	30000a1e 	bne	r6,zero,4216c <__lesf2+0x88>
   42144:	18000b26 	beq	r3,zero,42174 <__lesf2+0x90>
   42148:	000f883a 	mov	r7,zero
   4214c:	29403fcc 	andi	r5,r5,255
   42150:	38000726 	beq	r7,zero,42170 <__lesf2+0x8c>
   42154:	28000826 	beq	r5,zero,42178 <__lesf2+0x94>
   42158:	00800044 	movi	r2,1
   4215c:	f800283a 	ret
   42160:	183fee26 	beq	r3,zero,4211c <__alt_data_end+0xfffdb01c>
   42164:	00800084 	movi	r2,2
   42168:	f800283a 	ret
   4216c:	29403fcc 	andi	r5,r5,255
   42170:	21400626 	beq	r4,r5,4218c <__lesf2+0xa8>
   42174:	203ff826 	beq	r4,zero,42158 <__alt_data_end+0xfffdb058>
   42178:	00bfffc4 	movi	r2,-1
   4217c:	f800283a 	ret
   42180:	403fe426 	beq	r8,zero,42114 <__alt_data_end+0xfffdb014>
   42184:	00800084 	movi	r2,2
   42188:	f800283a 	ret
   4218c:	30bff916 	blt	r6,r2,42174 <__alt_data_end+0xfffdb074>
   42190:	11800216 	blt	r2,r6,4219c <__lesf2+0xb8>
   42194:	1a3ff736 	bltu	r3,r8,42174 <__alt_data_end+0xfffdb074>
   42198:	40c0022e 	bgeu	r8,r3,421a4 <__lesf2+0xc0>
   4219c:	203fee1e 	bne	r4,zero,42158 <__alt_data_end+0xfffdb058>
   421a0:	003ff506 	br	42178 <__alt_data_end+0xfffdb078>
   421a4:	0005883a 	mov	r2,zero
   421a8:	f800283a 	ret

000421ac <__mulsf3>:
   421ac:	defff504 	addi	sp,sp,-44
   421b0:	dc000115 	stw	r16,4(sp)
   421b4:	2020d5fa 	srli	r16,r4,23
   421b8:	dd400615 	stw	r21,24(sp)
   421bc:	202ad7fa 	srli	r21,r4,31
   421c0:	dc800315 	stw	r18,12(sp)
   421c4:	04802034 	movhi	r18,128
   421c8:	df000915 	stw	fp,36(sp)
   421cc:	dd000515 	stw	r20,20(sp)
   421d0:	94bfffc4 	addi	r18,r18,-1
   421d4:	dfc00a15 	stw	ra,40(sp)
   421d8:	ddc00815 	stw	r23,32(sp)
   421dc:	dd800715 	stw	r22,28(sp)
   421e0:	dcc00415 	stw	r19,16(sp)
   421e4:	dc400215 	stw	r17,8(sp)
   421e8:	84003fcc 	andi	r16,r16,255
   421ec:	9124703a 	and	r18,r18,r4
   421f0:	a829883a 	mov	r20,r21
   421f4:	af003fcc 	andi	fp,r21,255
   421f8:	80005426 	beq	r16,zero,4234c <__mulsf3+0x1a0>
   421fc:	00803fc4 	movi	r2,255
   42200:	80802f26 	beq	r16,r2,422c0 <__mulsf3+0x114>
   42204:	91002034 	orhi	r4,r18,128
   42208:	202490fa 	slli	r18,r4,3
   4220c:	843fe044 	addi	r16,r16,-127
   42210:	0023883a 	mov	r17,zero
   42214:	002f883a 	mov	r23,zero
   42218:	2804d5fa 	srli	r2,r5,23
   4221c:	282cd7fa 	srli	r22,r5,31
   42220:	01002034 	movhi	r4,128
   42224:	213fffc4 	addi	r4,r4,-1
   42228:	10803fcc 	andi	r2,r2,255
   4222c:	2166703a 	and	r19,r4,r5
   42230:	b1803fcc 	andi	r6,r22,255
   42234:	10004c26 	beq	r2,zero,42368 <__mulsf3+0x1bc>
   42238:	00c03fc4 	movi	r3,255
   4223c:	10c04726 	beq	r2,r3,4235c <__mulsf3+0x1b0>
   42240:	99002034 	orhi	r4,r19,128
   42244:	202690fa 	slli	r19,r4,3
   42248:	10bfe044 	addi	r2,r2,-127
   4224c:	0007883a 	mov	r3,zero
   42250:	80a1883a 	add	r16,r16,r2
   42254:	010003c4 	movi	r4,15
   42258:	1c44b03a 	or	r2,r3,r17
   4225c:	b56af03a 	xor	r21,r22,r21
   42260:	81c00044 	addi	r7,r16,1
   42264:	20806b36 	bltu	r4,r2,42414 <__mulsf3+0x268>
   42268:	100490ba 	slli	r2,r2,2
   4226c:	01000134 	movhi	r4,4
   42270:	2108a004 	addi	r4,r4,8832
   42274:	1105883a 	add	r2,r2,r4
   42278:	10800017 	ldw	r2,0(r2)
   4227c:	1000683a 	jmp	r2
   42280:	00042414 	movui	zero,4240
   42284:	000422d4 	movui	zero,4235
   42288:	000422d4 	movui	zero,4235
   4228c:	000422d0 	cmplti	zero,zero,4235
   42290:	000423f8 	rdprs	zero,zero,4239
   42294:	000423f8 	rdprs	zero,zero,4239
   42298:	000423e4 	muli	zero,zero,4239
   4229c:	000422d0 	cmplti	zero,zero,4235
   422a0:	000423f8 	rdprs	zero,zero,4239
   422a4:	000423e4 	muli	zero,zero,4239
   422a8:	000423f8 	rdprs	zero,zero,4239
   422ac:	000422d0 	cmplti	zero,zero,4235
   422b0:	00042404 	movi	zero,4240
   422b4:	00042404 	movi	zero,4240
   422b8:	00042404 	movi	zero,4240
   422bc:	000424e0 	cmpeqi	zero,zero,4243
   422c0:	90003b1e 	bne	r18,zero,423b0 <__mulsf3+0x204>
   422c4:	04400204 	movi	r17,8
   422c8:	05c00084 	movi	r23,2
   422cc:	003fd206 	br	42218 <__alt_data_end+0xfffdb118>
   422d0:	302b883a 	mov	r21,r6
   422d4:	00800084 	movi	r2,2
   422d8:	18802626 	beq	r3,r2,42374 <__mulsf3+0x1c8>
   422dc:	008000c4 	movi	r2,3
   422e0:	1880ab26 	beq	r3,r2,42590 <__mulsf3+0x3e4>
   422e4:	00800044 	movi	r2,1
   422e8:	1880a21e 	bne	r3,r2,42574 <__mulsf3+0x3c8>
   422ec:	a829883a 	mov	r20,r21
   422f0:	0007883a 	mov	r3,zero
   422f4:	0009883a 	mov	r4,zero
   422f8:	18803fcc 	andi	r2,r3,255
   422fc:	100695fa 	slli	r3,r2,23
   42300:	a0803fcc 	andi	r2,r20,255
   42304:	100a97fa 	slli	r5,r2,31
   42308:	00802034 	movhi	r2,128
   4230c:	10bfffc4 	addi	r2,r2,-1
   42310:	2084703a 	and	r2,r4,r2
   42314:	10c4b03a 	or	r2,r2,r3
   42318:	1144b03a 	or	r2,r2,r5
   4231c:	dfc00a17 	ldw	ra,40(sp)
   42320:	df000917 	ldw	fp,36(sp)
   42324:	ddc00817 	ldw	r23,32(sp)
   42328:	dd800717 	ldw	r22,28(sp)
   4232c:	dd400617 	ldw	r21,24(sp)
   42330:	dd000517 	ldw	r20,20(sp)
   42334:	dcc00417 	ldw	r19,16(sp)
   42338:	dc800317 	ldw	r18,12(sp)
   4233c:	dc400217 	ldw	r17,8(sp)
   42340:	dc000117 	ldw	r16,4(sp)
   42344:	dec00b04 	addi	sp,sp,44
   42348:	f800283a 	ret
   4234c:	90000d1e 	bne	r18,zero,42384 <__mulsf3+0x1d8>
   42350:	04400104 	movi	r17,4
   42354:	05c00044 	movi	r23,1
   42358:	003faf06 	br	42218 <__alt_data_end+0xfffdb118>
   4235c:	9806c03a 	cmpne	r3,r19,zero
   42360:	18c00084 	addi	r3,r3,2
   42364:	003fba06 	br	42250 <__alt_data_end+0xfffdb150>
   42368:	9800141e 	bne	r19,zero,423bc <__mulsf3+0x210>
   4236c:	00c00044 	movi	r3,1
   42370:	003fb706 	br	42250 <__alt_data_end+0xfffdb150>
   42374:	a829883a 	mov	r20,r21
   42378:	00ffffc4 	movi	r3,-1
   4237c:	0009883a 	mov	r4,zero
   42380:	003fdd06 	br	422f8 <__alt_data_end+0xfffdb1f8>
   42384:	9009883a 	mov	r4,r18
   42388:	d9400015 	stw	r5,0(sp)
   4238c:	004480c0 	call	4480c <__clzsi2>
   42390:	10fffec4 	addi	r3,r2,-5
   42394:	10801d84 	addi	r2,r2,118
   42398:	90e4983a 	sll	r18,r18,r3
   4239c:	00a1c83a 	sub	r16,zero,r2
   423a0:	0023883a 	mov	r17,zero
   423a4:	002f883a 	mov	r23,zero
   423a8:	d9400017 	ldw	r5,0(sp)
   423ac:	003f9a06 	br	42218 <__alt_data_end+0xfffdb118>
   423b0:	04400304 	movi	r17,12
   423b4:	05c000c4 	movi	r23,3
   423b8:	003f9706 	br	42218 <__alt_data_end+0xfffdb118>
   423bc:	9809883a 	mov	r4,r19
   423c0:	d9800015 	stw	r6,0(sp)
   423c4:	004480c0 	call	4480c <__clzsi2>
   423c8:	10fffec4 	addi	r3,r2,-5
   423cc:	10801d84 	addi	r2,r2,118
   423d0:	98e6983a 	sll	r19,r19,r3
   423d4:	0085c83a 	sub	r2,zero,r2
   423d8:	0007883a 	mov	r3,zero
   423dc:	d9800017 	ldw	r6,0(sp)
   423e0:	003f9b06 	br	42250 <__alt_data_end+0xfffdb150>
   423e4:	01002034 	movhi	r4,128
   423e8:	0029883a 	mov	r20,zero
   423ec:	213fffc4 	addi	r4,r4,-1
   423f0:	00ffffc4 	movi	r3,-1
   423f4:	003fc006 	br	422f8 <__alt_data_end+0xfffdb1f8>
   423f8:	9027883a 	mov	r19,r18
   423fc:	b807883a 	mov	r3,r23
   42400:	003fb406 	br	422d4 <__alt_data_end+0xfffdb1d4>
   42404:	9027883a 	mov	r19,r18
   42408:	e02b883a 	mov	r21,fp
   4240c:	b807883a 	mov	r3,r23
   42410:	003fb006 	br	422d4 <__alt_data_end+0xfffdb1d4>
   42414:	9004d43a 	srli	r2,r18,16
   42418:	9810d43a 	srli	r8,r19,16
   4241c:	94bfffcc 	andi	r18,r18,65535
   42420:	993fffcc 	andi	r4,r19,65535
   42424:	910d383a 	mul	r6,r18,r4
   42428:	20a7383a 	mul	r19,r4,r2
   4242c:	9225383a 	mul	r18,r18,r8
   42430:	3006d43a 	srli	r3,r6,16
   42434:	1211383a 	mul	r8,r2,r8
   42438:	94e5883a 	add	r18,r18,r19
   4243c:	1c87883a 	add	r3,r3,r18
   42440:	1cc0022e 	bgeu	r3,r19,4244c <__mulsf3+0x2a0>
   42444:	00800074 	movhi	r2,1
   42448:	4091883a 	add	r8,r8,r2
   4244c:	1804943a 	slli	r2,r3,16
   42450:	31bfffcc 	andi	r6,r6,65535
   42454:	1806d43a 	srli	r3,r3,16
   42458:	1185883a 	add	r2,r2,r6
   4245c:	102691ba 	slli	r19,r2,6
   42460:	1a07883a 	add	r3,r3,r8
   42464:	1004d6ba 	srli	r2,r2,26
   42468:	180891ba 	slli	r4,r3,6
   4246c:	9826c03a 	cmpne	r19,r19,zero
   42470:	9884b03a 	or	r2,r19,r2
   42474:	1126b03a 	or	r19,r2,r4
   42478:	9882002c 	andhi	r2,r19,2048
   4247c:	10000426 	beq	r2,zero,42490 <__mulsf3+0x2e4>
   42480:	9804d07a 	srli	r2,r19,1
   42484:	9900004c 	andi	r4,r19,1
   42488:	3821883a 	mov	r16,r7
   4248c:	1126b03a 	or	r19,r2,r4
   42490:	80c01fc4 	addi	r3,r16,127
   42494:	00c0210e 	bge	zero,r3,4251c <__mulsf3+0x370>
   42498:	988001cc 	andi	r2,r19,7
   4249c:	10000426 	beq	r2,zero,424b0 <__mulsf3+0x304>
   424a0:	988003cc 	andi	r2,r19,15
   424a4:	01000104 	movi	r4,4
   424a8:	11000126 	beq	r2,r4,424b0 <__mulsf3+0x304>
   424ac:	9927883a 	add	r19,r19,r4
   424b0:	9882002c 	andhi	r2,r19,2048
   424b4:	10000426 	beq	r2,zero,424c8 <__mulsf3+0x31c>
   424b8:	00be0034 	movhi	r2,63488
   424bc:	10bfffc4 	addi	r2,r2,-1
   424c0:	80c02004 	addi	r3,r16,128
   424c4:	98a6703a 	and	r19,r19,r2
   424c8:	00803f84 	movi	r2,254
   424cc:	10ffa916 	blt	r2,r3,42374 <__alt_data_end+0xfffdb274>
   424d0:	980891ba 	slli	r4,r19,6
   424d4:	a829883a 	mov	r20,r21
   424d8:	2008d27a 	srli	r4,r4,9
   424dc:	003f8606 	br	422f8 <__alt_data_end+0xfffdb1f8>
   424e0:	9080102c 	andhi	r2,r18,64
   424e4:	10000826 	beq	r2,zero,42508 <__mulsf3+0x35c>
   424e8:	9880102c 	andhi	r2,r19,64
   424ec:	1000061e 	bne	r2,zero,42508 <__mulsf3+0x35c>
   424f0:	00802034 	movhi	r2,128
   424f4:	99001034 	orhi	r4,r19,64
   424f8:	10bfffc4 	addi	r2,r2,-1
   424fc:	b029883a 	mov	r20,r22
   42500:	2088703a 	and	r4,r4,r2
   42504:	003fba06 	br	423f0 <__alt_data_end+0xfffdb2f0>
   42508:	00802034 	movhi	r2,128
   4250c:	91001034 	orhi	r4,r18,64
   42510:	10bfffc4 	addi	r2,r2,-1
   42514:	2088703a 	and	r4,r4,r2
   42518:	003fb506 	br	423f0 <__alt_data_end+0xfffdb2f0>
   4251c:	00800044 	movi	r2,1
   42520:	10c7c83a 	sub	r3,r2,r3
   42524:	008006c4 	movi	r2,27
   42528:	10ff7016 	blt	r2,r3,422ec <__alt_data_end+0xfffdb1ec>
   4252c:	00800804 	movi	r2,32
   42530:	10c5c83a 	sub	r2,r2,r3
   42534:	9884983a 	sll	r2,r19,r2
   42538:	98c6d83a 	srl	r3,r19,r3
   4253c:	1004c03a 	cmpne	r2,r2,zero
   42540:	1884b03a 	or	r2,r3,r2
   42544:	10c001cc 	andi	r3,r2,7
   42548:	18000426 	beq	r3,zero,4255c <__mulsf3+0x3b0>
   4254c:	10c003cc 	andi	r3,r2,15
   42550:	01000104 	movi	r4,4
   42554:	19000126 	beq	r3,r4,4255c <__mulsf3+0x3b0>
   42558:	1105883a 	add	r2,r2,r4
   4255c:	10c1002c 	andhi	r3,r2,1024
   42560:	18000626 	beq	r3,zero,4257c <__mulsf3+0x3d0>
   42564:	a829883a 	mov	r20,r21
   42568:	00c00044 	movi	r3,1
   4256c:	0009883a 	mov	r4,zero
   42570:	003f6106 	br	422f8 <__alt_data_end+0xfffdb1f8>
   42574:	3821883a 	mov	r16,r7
   42578:	003fc506 	br	42490 <__alt_data_end+0xfffdb390>
   4257c:	100491ba 	slli	r2,r2,6
   42580:	a829883a 	mov	r20,r21
   42584:	0007883a 	mov	r3,zero
   42588:	1008d27a 	srli	r4,r2,9
   4258c:	003f5a06 	br	422f8 <__alt_data_end+0xfffdb1f8>
   42590:	00802034 	movhi	r2,128
   42594:	99001034 	orhi	r4,r19,64
   42598:	10bfffc4 	addi	r2,r2,-1
   4259c:	a829883a 	mov	r20,r21
   425a0:	2088703a 	and	r4,r4,r2
   425a4:	003f9206 	br	423f0 <__alt_data_end+0xfffdb2f0>

000425a8 <__subsf3>:
   425a8:	defffc04 	addi	sp,sp,-16
   425ac:	280cd5fa 	srli	r6,r5,23
   425b0:	dc000015 	stw	r16,0(sp)
   425b4:	01c02034 	movhi	r7,128
   425b8:	2020d5fa 	srli	r16,r4,23
   425bc:	39ffffc4 	addi	r7,r7,-1
   425c0:	3906703a 	and	r3,r7,r4
   425c4:	dc400115 	stw	r17,4(sp)
   425c8:	394e703a 	and	r7,r7,r5
   425cc:	2022d7fa 	srli	r17,r4,31
   425d0:	dfc00315 	stw	ra,12(sp)
   425d4:	dc800215 	stw	r18,8(sp)
   425d8:	31803fcc 	andi	r6,r6,255
   425dc:	01003fc4 	movi	r4,255
   425e0:	84003fcc 	andi	r16,r16,255
   425e4:	180690fa 	slli	r3,r3,3
   425e8:	2804d7fa 	srli	r2,r5,31
   425ec:	380e90fa 	slli	r7,r7,3
   425f0:	31006d26 	beq	r6,r4,427a8 <__subsf3+0x200>
   425f4:	1080005c 	xori	r2,r2,1
   425f8:	8189c83a 	sub	r4,r16,r6
   425fc:	14404f26 	beq	r2,r17,4273c <__subsf3+0x194>
   42600:	0100770e 	bge	zero,r4,427e0 <__subsf3+0x238>
   42604:	30001e1e 	bne	r6,zero,42680 <__subsf3+0xd8>
   42608:	38006a1e 	bne	r7,zero,427b4 <__subsf3+0x20c>
   4260c:	188001cc 	andi	r2,r3,7
   42610:	10000426 	beq	r2,zero,42624 <__subsf3+0x7c>
   42614:	188003cc 	andi	r2,r3,15
   42618:	01000104 	movi	r4,4
   4261c:	11000126 	beq	r2,r4,42624 <__subsf3+0x7c>
   42620:	1907883a 	add	r3,r3,r4
   42624:	1881002c 	andhi	r2,r3,1024
   42628:	10003926 	beq	r2,zero,42710 <__subsf3+0x168>
   4262c:	84000044 	addi	r16,r16,1
   42630:	00803fc4 	movi	r2,255
   42634:	80807526 	beq	r16,r2,4280c <__subsf3+0x264>
   42638:	180691ba 	slli	r3,r3,6
   4263c:	8880004c 	andi	r2,r17,1
   42640:	180ad27a 	srli	r5,r3,9
   42644:	84003fcc 	andi	r16,r16,255
   42648:	800695fa 	slli	r3,r16,23
   4264c:	10803fcc 	andi	r2,r2,255
   42650:	01002034 	movhi	r4,128
   42654:	213fffc4 	addi	r4,r4,-1
   42658:	100497fa 	slli	r2,r2,31
   4265c:	2920703a 	and	r16,r5,r4
   42660:	80e0b03a 	or	r16,r16,r3
   42664:	8084b03a 	or	r2,r16,r2
   42668:	dfc00317 	ldw	ra,12(sp)
   4266c:	dc800217 	ldw	r18,8(sp)
   42670:	dc400117 	ldw	r17,4(sp)
   42674:	dc000017 	ldw	r16,0(sp)
   42678:	dec00404 	addi	sp,sp,16
   4267c:	f800283a 	ret
   42680:	00803fc4 	movi	r2,255
   42684:	80bfe126 	beq	r16,r2,4260c <__alt_data_end+0xfffdb50c>
   42688:	39c10034 	orhi	r7,r7,1024
   4268c:	008006c4 	movi	r2,27
   42690:	11007416 	blt	r2,r4,42864 <__subsf3+0x2bc>
   42694:	00800804 	movi	r2,32
   42698:	1105c83a 	sub	r2,r2,r4
   4269c:	3884983a 	sll	r2,r7,r2
   426a0:	390ed83a 	srl	r7,r7,r4
   426a4:	1008c03a 	cmpne	r4,r2,zero
   426a8:	390eb03a 	or	r7,r7,r4
   426ac:	19c7c83a 	sub	r3,r3,r7
   426b0:	1881002c 	andhi	r2,r3,1024
   426b4:	10001426 	beq	r2,zero,42708 <__subsf3+0x160>
   426b8:	04810034 	movhi	r18,1024
   426bc:	94bfffc4 	addi	r18,r18,-1
   426c0:	1ca4703a 	and	r18,r3,r18
   426c4:	9009883a 	mov	r4,r18
   426c8:	004480c0 	call	4480c <__clzsi2>
   426cc:	10bffec4 	addi	r2,r2,-5
   426d0:	90a4983a 	sll	r18,r18,r2
   426d4:	14005116 	blt	r2,r16,4281c <__subsf3+0x274>
   426d8:	1405c83a 	sub	r2,r2,r16
   426dc:	10c00044 	addi	r3,r2,1
   426e0:	00800804 	movi	r2,32
   426e4:	10c5c83a 	sub	r2,r2,r3
   426e8:	9084983a 	sll	r2,r18,r2
   426ec:	90e4d83a 	srl	r18,r18,r3
   426f0:	0021883a 	mov	r16,zero
   426f4:	1006c03a 	cmpne	r3,r2,zero
   426f8:	90c6b03a 	or	r3,r18,r3
   426fc:	003fc306 	br	4260c <__alt_data_end+0xfffdb50c>
   42700:	2000e026 	beq	r4,zero,42a84 <__subsf3+0x4dc>
   42704:	2007883a 	mov	r3,r4
   42708:	188001cc 	andi	r2,r3,7
   4270c:	103fc11e 	bne	r2,zero,42614 <__alt_data_end+0xfffdb514>
   42710:	180ad0fa 	srli	r5,r3,3
   42714:	00c03fc4 	movi	r3,255
   42718:	8880004c 	andi	r2,r17,1
   4271c:	80c0031e 	bne	r16,r3,4272c <__subsf3+0x184>
   42720:	28006d26 	beq	r5,zero,428d8 <__subsf3+0x330>
   42724:	29401034 	orhi	r5,r5,64
   42728:	043fffc4 	movi	r16,-1
   4272c:	00c02034 	movhi	r3,128
   42730:	18ffffc4 	addi	r3,r3,-1
   42734:	28ca703a 	and	r5,r5,r3
   42738:	003fc206 	br	42644 <__alt_data_end+0xfffdb544>
   4273c:	01003c0e 	bge	zero,r4,42830 <__subsf3+0x288>
   42740:	30002126 	beq	r6,zero,427c8 <__subsf3+0x220>
   42744:	01403fc4 	movi	r5,255
   42748:	817fb026 	beq	r16,r5,4260c <__alt_data_end+0xfffdb50c>
   4274c:	39c10034 	orhi	r7,r7,1024
   42750:	014006c4 	movi	r5,27
   42754:	29007416 	blt	r5,r4,42928 <__subsf3+0x380>
   42758:	01400804 	movi	r5,32
   4275c:	290bc83a 	sub	r5,r5,r4
   42760:	394a983a 	sll	r5,r7,r5
   42764:	390ed83a 	srl	r7,r7,r4
   42768:	2808c03a 	cmpne	r4,r5,zero
   4276c:	390eb03a 	or	r7,r7,r4
   42770:	19c7883a 	add	r3,r3,r7
   42774:	1901002c 	andhi	r4,r3,1024
   42778:	20003826 	beq	r4,zero,4285c <__subsf3+0x2b4>
   4277c:	84000044 	addi	r16,r16,1
   42780:	01003fc4 	movi	r4,255
   42784:	81005426 	beq	r16,r4,428d8 <__subsf3+0x330>
   42788:	1023883a 	mov	r17,r2
   4278c:	00bf0034 	movhi	r2,64512
   42790:	10bfffc4 	addi	r2,r2,-1
   42794:	1900004c 	andi	r4,r3,1
   42798:	1886703a 	and	r3,r3,r2
   4279c:	1806d07a 	srli	r3,r3,1
   427a0:	1906b03a 	or	r3,r3,r4
   427a4:	003f9906 	br	4260c <__alt_data_end+0xfffdb50c>
   427a8:	383f9226 	beq	r7,zero,425f4 <__alt_data_end+0xfffdb4f4>
   427ac:	10803fcc 	andi	r2,r2,255
   427b0:	003f9106 	br	425f8 <__alt_data_end+0xfffdb4f8>
   427b4:	213fffc4 	addi	r4,r4,-1
   427b8:	203fbc26 	beq	r4,zero,426ac <__alt_data_end+0xfffdb5ac>
   427bc:	00803fc4 	movi	r2,255
   427c0:	80bfb21e 	bne	r16,r2,4268c <__alt_data_end+0xfffdb58c>
   427c4:	003f9106 	br	4260c <__alt_data_end+0xfffdb50c>
   427c8:	383f9026 	beq	r7,zero,4260c <__alt_data_end+0xfffdb50c>
   427cc:	213fffc4 	addi	r4,r4,-1
   427d0:	203fe726 	beq	r4,zero,42770 <__alt_data_end+0xfffdb670>
   427d4:	01403fc4 	movi	r5,255
   427d8:	817fdd1e 	bne	r16,r5,42750 <__alt_data_end+0xfffdb650>
   427dc:	003f8b06 	br	4260c <__alt_data_end+0xfffdb50c>
   427e0:	2000221e 	bne	r4,zero,4286c <__subsf3+0x2c4>
   427e4:	81000044 	addi	r4,r16,1
   427e8:	21003fcc 	andi	r4,r4,255
   427ec:	01400044 	movi	r5,1
   427f0:	2900470e 	bge	r5,r4,42910 <__subsf3+0x368>
   427f4:	19e5c83a 	sub	r18,r3,r7
   427f8:	9141002c 	andhi	r5,r18,1024
   427fc:	28002d26 	beq	r5,zero,428b4 <__subsf3+0x30c>
   42800:	38e5c83a 	sub	r18,r7,r3
   42804:	1023883a 	mov	r17,r2
   42808:	003fae06 	br	426c4 <__alt_data_end+0xfffdb5c4>
   4280c:	8880004c 	andi	r2,r17,1
   42810:	043fffc4 	movi	r16,-1
   42814:	000b883a 	mov	r5,zero
   42818:	003f8a06 	br	42644 <__alt_data_end+0xfffdb544>
   4281c:	00ff0034 	movhi	r3,64512
   42820:	18ffffc4 	addi	r3,r3,-1
   42824:	80a1c83a 	sub	r16,r16,r2
   42828:	90c6703a 	and	r3,r18,r3
   4282c:	003f7706 	br	4260c <__alt_data_end+0xfffdb50c>
   42830:	2000431e 	bne	r4,zero,42940 <__subsf3+0x398>
   42834:	81000044 	addi	r4,r16,1
   42838:	21803fcc 	andi	r6,r4,255
   4283c:	01400044 	movi	r5,1
   42840:	2980280e 	bge	r5,r6,428e4 <__subsf3+0x33c>
   42844:	01403fc4 	movi	r5,255
   42848:	21402326 	beq	r4,r5,428d8 <__subsf3+0x330>
   4284c:	19c7883a 	add	r3,r3,r7
   42850:	1806d07a 	srli	r3,r3,1
   42854:	2021883a 	mov	r16,r4
   42858:	003f6c06 	br	4260c <__alt_data_end+0xfffdb50c>
   4285c:	1023883a 	mov	r17,r2
   42860:	003fa906 	br	42708 <__alt_data_end+0xfffdb608>
   42864:	01c00044 	movi	r7,1
   42868:	003f9006 	br	426ac <__alt_data_end+0xfffdb5ac>
   4286c:	8000151e 	bne	r16,zero,428c4 <__subsf3+0x31c>
   42870:	18002f26 	beq	r3,zero,42930 <__subsf3+0x388>
   42874:	0108303a 	nor	r4,zero,r4
   42878:	20000a26 	beq	r4,zero,428a4 <__subsf3+0x2fc>
   4287c:	01403fc4 	movi	r5,255
   42880:	31402b26 	beq	r6,r5,42930 <__subsf3+0x388>
   42884:	014006c4 	movi	r5,27
   42888:	29006e16 	blt	r5,r4,42a44 <__subsf3+0x49c>
   4288c:	01400804 	movi	r5,32
   42890:	290bc83a 	sub	r5,r5,r4
   42894:	194a983a 	sll	r5,r3,r5
   42898:	1908d83a 	srl	r4,r3,r4
   4289c:	2806c03a 	cmpne	r3,r5,zero
   428a0:	20c6b03a 	or	r3,r4,r3
   428a4:	38c7c83a 	sub	r3,r7,r3
   428a8:	3021883a 	mov	r16,r6
   428ac:	1023883a 	mov	r17,r2
   428b0:	003f7f06 	br	426b0 <__alt_data_end+0xfffdb5b0>
   428b4:	903f831e 	bne	r18,zero,426c4 <__alt_data_end+0xfffdb5c4>
   428b8:	0005883a 	mov	r2,zero
   428bc:	0021883a 	mov	r16,zero
   428c0:	003f9a06 	br	4272c <__alt_data_end+0xfffdb62c>
   428c4:	01403fc4 	movi	r5,255
   428c8:	31401926 	beq	r6,r5,42930 <__subsf3+0x388>
   428cc:	0109c83a 	sub	r4,zero,r4
   428d0:	18c10034 	orhi	r3,r3,1024
   428d4:	003feb06 	br	42884 <__alt_data_end+0xfffdb784>
   428d8:	043fffc4 	movi	r16,-1
   428dc:	000b883a 	mov	r5,zero
   428e0:	003f5806 	br	42644 <__alt_data_end+0xfffdb544>
   428e4:	8000481e 	bne	r16,zero,42a08 <__subsf3+0x460>
   428e8:	18006226 	beq	r3,zero,42a74 <__subsf3+0x4cc>
   428ec:	383f4726 	beq	r7,zero,4260c <__alt_data_end+0xfffdb50c>
   428f0:	19c7883a 	add	r3,r3,r7
   428f4:	1881002c 	andhi	r2,r3,1024
   428f8:	103f8326 	beq	r2,zero,42708 <__alt_data_end+0xfffdb608>
   428fc:	00bf0034 	movhi	r2,64512
   42900:	10bfffc4 	addi	r2,r2,-1
   42904:	2821883a 	mov	r16,r5
   42908:	1886703a 	and	r3,r3,r2
   4290c:	003f3f06 	br	4260c <__alt_data_end+0xfffdb50c>
   42910:	80001c1e 	bne	r16,zero,42984 <__subsf3+0x3dc>
   42914:	1800261e 	bne	r3,zero,429b0 <__subsf3+0x408>
   42918:	38004c26 	beq	r7,zero,42a4c <__subsf3+0x4a4>
   4291c:	3807883a 	mov	r3,r7
   42920:	1023883a 	mov	r17,r2
   42924:	003f3906 	br	4260c <__alt_data_end+0xfffdb50c>
   42928:	01c00044 	movi	r7,1
   4292c:	003f9006 	br	42770 <__alt_data_end+0xfffdb670>
   42930:	3807883a 	mov	r3,r7
   42934:	3021883a 	mov	r16,r6
   42938:	1023883a 	mov	r17,r2
   4293c:	003f3306 	br	4260c <__alt_data_end+0xfffdb50c>
   42940:	8000161e 	bne	r16,zero,4299c <__subsf3+0x3f4>
   42944:	18002d26 	beq	r3,zero,429fc <__subsf3+0x454>
   42948:	0108303a 	nor	r4,zero,r4
   4294c:	20000a26 	beq	r4,zero,42978 <__subsf3+0x3d0>
   42950:	01403fc4 	movi	r5,255
   42954:	31402926 	beq	r6,r5,429fc <__subsf3+0x454>
   42958:	014006c4 	movi	r5,27
   4295c:	29004716 	blt	r5,r4,42a7c <__subsf3+0x4d4>
   42960:	01400804 	movi	r5,32
   42964:	290bc83a 	sub	r5,r5,r4
   42968:	194a983a 	sll	r5,r3,r5
   4296c:	1908d83a 	srl	r4,r3,r4
   42970:	2806c03a 	cmpne	r3,r5,zero
   42974:	20c6b03a 	or	r3,r4,r3
   42978:	19c7883a 	add	r3,r3,r7
   4297c:	3021883a 	mov	r16,r6
   42980:	003f7c06 	br	42774 <__alt_data_end+0xfffdb674>
   42984:	1800111e 	bne	r3,zero,429cc <__subsf3+0x424>
   42988:	38003326 	beq	r7,zero,42a58 <__subsf3+0x4b0>
   4298c:	3807883a 	mov	r3,r7
   42990:	1023883a 	mov	r17,r2
   42994:	04003fc4 	movi	r16,255
   42998:	003f1c06 	br	4260c <__alt_data_end+0xfffdb50c>
   4299c:	01403fc4 	movi	r5,255
   429a0:	31401626 	beq	r6,r5,429fc <__subsf3+0x454>
   429a4:	0109c83a 	sub	r4,zero,r4
   429a8:	18c10034 	orhi	r3,r3,1024
   429ac:	003fea06 	br	42958 <__alt_data_end+0xfffdb858>
   429b0:	383f1626 	beq	r7,zero,4260c <__alt_data_end+0xfffdb50c>
   429b4:	19c9c83a 	sub	r4,r3,r7
   429b8:	2141002c 	andhi	r5,r4,1024
   429bc:	283f5026 	beq	r5,zero,42700 <__alt_data_end+0xfffdb600>
   429c0:	38c7c83a 	sub	r3,r7,r3
   429c4:	1023883a 	mov	r17,r2
   429c8:	003f1006 	br	4260c <__alt_data_end+0xfffdb50c>
   429cc:	38001b26 	beq	r7,zero,42a3c <__subsf3+0x494>
   429d0:	1806d0fa 	srli	r3,r3,3
   429d4:	1900102c 	andhi	r4,r3,64
   429d8:	20000526 	beq	r4,zero,429f0 <__subsf3+0x448>
   429dc:	380ed0fa 	srli	r7,r7,3
   429e0:	3900102c 	andhi	r4,r7,64
   429e4:	2000021e 	bne	r4,zero,429f0 <__subsf3+0x448>
   429e8:	3807883a 	mov	r3,r7
   429ec:	1023883a 	mov	r17,r2
   429f0:	180690fa 	slli	r3,r3,3
   429f4:	04003fc4 	movi	r16,255
   429f8:	003f0406 	br	4260c <__alt_data_end+0xfffdb50c>
   429fc:	3807883a 	mov	r3,r7
   42a00:	3021883a 	mov	r16,r6
   42a04:	003f0106 	br	4260c <__alt_data_end+0xfffdb50c>
   42a08:	18001726 	beq	r3,zero,42a68 <__subsf3+0x4c0>
   42a0c:	38000b26 	beq	r7,zero,42a3c <__subsf3+0x494>
   42a10:	1806d0fa 	srli	r3,r3,3
   42a14:	1900102c 	andhi	r4,r3,64
   42a18:	20000426 	beq	r4,zero,42a2c <__subsf3+0x484>
   42a1c:	380ed0fa 	srli	r7,r7,3
   42a20:	3900102c 	andhi	r4,r7,64
   42a24:	2000011e 	bne	r4,zero,42a2c <__subsf3+0x484>
   42a28:	3807883a 	mov	r3,r7
   42a2c:	180690fa 	slli	r3,r3,3
   42a30:	1023883a 	mov	r17,r2
   42a34:	04003fc4 	movi	r16,255
   42a38:	003ef406 	br	4260c <__alt_data_end+0xfffdb50c>
   42a3c:	04003fc4 	movi	r16,255
   42a40:	003ef206 	br	4260c <__alt_data_end+0xfffdb50c>
   42a44:	00c00044 	movi	r3,1
   42a48:	003f9606 	br	428a4 <__alt_data_end+0xfffdb7a4>
   42a4c:	000b883a 	mov	r5,zero
   42a50:	0005883a 	mov	r2,zero
   42a54:	003f3506 	br	4272c <__alt_data_end+0xfffdb62c>
   42a58:	01402034 	movhi	r5,128
   42a5c:	297fffc4 	addi	r5,r5,-1
   42a60:	0005883a 	mov	r2,zero
   42a64:	003f2f06 	br	42724 <__alt_data_end+0xfffdb624>
   42a68:	3807883a 	mov	r3,r7
   42a6c:	04003fc4 	movi	r16,255
   42a70:	003ee606 	br	4260c <__alt_data_end+0xfffdb50c>
   42a74:	3807883a 	mov	r3,r7
   42a78:	003ee406 	br	4260c <__alt_data_end+0xfffdb50c>
   42a7c:	00c00044 	movi	r3,1
   42a80:	003fbd06 	br	42978 <__alt_data_end+0xfffdb878>
   42a84:	0005883a 	mov	r2,zero
   42a88:	003f2806 	br	4272c <__alt_data_end+0xfffdb62c>

00042a8c <__fixsfsi>:
   42a8c:	200ad5fa 	srli	r5,r4,23
   42a90:	00c02034 	movhi	r3,128
   42a94:	18ffffc4 	addi	r3,r3,-1
   42a98:	29403fcc 	andi	r5,r5,255
   42a9c:	00801f84 	movi	r2,126
   42aa0:	1906703a 	and	r3,r3,r4
   42aa4:	2008d7fa 	srli	r4,r4,31
   42aa8:	11400e0e 	bge	r2,r5,42ae4 <__fixsfsi+0x58>
   42aac:	00802744 	movi	r2,157
   42ab0:	11400816 	blt	r2,r5,42ad4 <__fixsfsi+0x48>
   42ab4:	00802544 	movi	r2,149
   42ab8:	18c02034 	orhi	r3,r3,128
   42abc:	11400b0e 	bge	r2,r5,42aec <__fixsfsi+0x60>
   42ac0:	28bfda84 	addi	r2,r5,-150
   42ac4:	1884983a 	sll	r2,r3,r2
   42ac8:	20000726 	beq	r4,zero,42ae8 <__fixsfsi+0x5c>
   42acc:	0085c83a 	sub	r2,zero,r2
   42ad0:	f800283a 	ret
   42ad4:	00a00034 	movhi	r2,32768
   42ad8:	10bfffc4 	addi	r2,r2,-1
   42adc:	2085883a 	add	r2,r4,r2
   42ae0:	f800283a 	ret
   42ae4:	0005883a 	mov	r2,zero
   42ae8:	f800283a 	ret
   42aec:	00802584 	movi	r2,150
   42af0:	1145c83a 	sub	r2,r2,r5
   42af4:	1884d83a 	srl	r2,r3,r2
   42af8:	003ff306 	br	42ac8 <__alt_data_end+0xfffdb9c8>

00042afc <__floatsisf>:
   42afc:	defffd04 	addi	sp,sp,-12
   42b00:	dfc00215 	stw	ra,8(sp)
   42b04:	dc400115 	stw	r17,4(sp)
   42b08:	dc000015 	stw	r16,0(sp)
   42b0c:	20003526 	beq	r4,zero,42be4 <__floatsisf+0xe8>
   42b10:	2021883a 	mov	r16,r4
   42b14:	2022d7fa 	srli	r17,r4,31
   42b18:	20003616 	blt	r4,zero,42bf4 <__floatsisf+0xf8>
   42b1c:	8009883a 	mov	r4,r16
   42b20:	004480c0 	call	4480c <__clzsi2>
   42b24:	00c02784 	movi	r3,158
   42b28:	1887c83a 	sub	r3,r3,r2
   42b2c:	01002584 	movi	r4,150
   42b30:	20c01416 	blt	r4,r3,42b84 <__floatsisf+0x88>
   42b34:	20c9c83a 	sub	r4,r4,r3
   42b38:	8120983a 	sll	r16,r16,r4
   42b3c:	00802034 	movhi	r2,128
   42b40:	10bfffc4 	addi	r2,r2,-1
   42b44:	8809883a 	mov	r4,r17
   42b48:	80a0703a 	and	r16,r16,r2
   42b4c:	18803fcc 	andi	r2,r3,255
   42b50:	100695fa 	slli	r3,r2,23
   42b54:	20803fcc 	andi	r2,r4,255
   42b58:	100897fa 	slli	r4,r2,31
   42b5c:	00802034 	movhi	r2,128
   42b60:	10bfffc4 	addi	r2,r2,-1
   42b64:	8084703a 	and	r2,r16,r2
   42b68:	10c4b03a 	or	r2,r2,r3
   42b6c:	1104b03a 	or	r2,r2,r4
   42b70:	dfc00217 	ldw	ra,8(sp)
   42b74:	dc400117 	ldw	r17,4(sp)
   42b78:	dc000017 	ldw	r16,0(sp)
   42b7c:	dec00304 	addi	sp,sp,12
   42b80:	f800283a 	ret
   42b84:	01002644 	movi	r4,153
   42b88:	20c01c16 	blt	r4,r3,42bfc <__floatsisf+0x100>
   42b8c:	20c9c83a 	sub	r4,r4,r3
   42b90:	8120983a 	sll	r16,r16,r4
   42b94:	013f0034 	movhi	r4,64512
   42b98:	213fffc4 	addi	r4,r4,-1
   42b9c:	814001cc 	andi	r5,r16,7
   42ba0:	8108703a 	and	r4,r16,r4
   42ba4:	28000426 	beq	r5,zero,42bb8 <__floatsisf+0xbc>
   42ba8:	840003cc 	andi	r16,r16,15
   42bac:	01400104 	movi	r5,4
   42bb0:	81400126 	beq	r16,r5,42bb8 <__floatsisf+0xbc>
   42bb4:	2149883a 	add	r4,r4,r5
   42bb8:	2141002c 	andhi	r5,r4,1024
   42bbc:	28000526 	beq	r5,zero,42bd4 <__floatsisf+0xd8>
   42bc0:	00c027c4 	movi	r3,159
   42bc4:	1887c83a 	sub	r3,r3,r2
   42bc8:	00bf0034 	movhi	r2,64512
   42bcc:	10bfffc4 	addi	r2,r2,-1
   42bd0:	2088703a 	and	r4,r4,r2
   42bd4:	202091ba 	slli	r16,r4,6
   42bd8:	8809883a 	mov	r4,r17
   42bdc:	8020d27a 	srli	r16,r16,9
   42be0:	003fda06 	br	42b4c <__alt_data_end+0xfffdba4c>
   42be4:	0009883a 	mov	r4,zero
   42be8:	0007883a 	mov	r3,zero
   42bec:	0021883a 	mov	r16,zero
   42bf0:	003fd606 	br	42b4c <__alt_data_end+0xfffdba4c>
   42bf4:	0121c83a 	sub	r16,zero,r4
   42bf8:	003fc806 	br	42b1c <__alt_data_end+0xfffdba1c>
   42bfc:	01002e44 	movi	r4,185
   42c00:	20c9c83a 	sub	r4,r4,r3
   42c04:	01400144 	movi	r5,5
   42c08:	8108983a 	sll	r4,r16,r4
   42c0c:	288bc83a 	sub	r5,r5,r2
   42c10:	8160d83a 	srl	r16,r16,r5
   42c14:	2008c03a 	cmpne	r4,r4,zero
   42c18:	8120b03a 	or	r16,r16,r4
   42c1c:	003fdd06 	br	42b94 <__alt_data_end+0xfffdba94>

00042c20 <__adddf3>:
   42c20:	02c00434 	movhi	r11,16
   42c24:	5affffc4 	addi	r11,r11,-1
   42c28:	2806d7fa 	srli	r3,r5,31
   42c2c:	2ad4703a 	and	r10,r5,r11
   42c30:	3ad2703a 	and	r9,r7,r11
   42c34:	3804d53a 	srli	r2,r7,20
   42c38:	3018d77a 	srli	r12,r6,29
   42c3c:	280ad53a 	srli	r5,r5,20
   42c40:	501490fa 	slli	r10,r10,3
   42c44:	2010d77a 	srli	r8,r4,29
   42c48:	481290fa 	slli	r9,r9,3
   42c4c:	380ed7fa 	srli	r7,r7,31
   42c50:	defffb04 	addi	sp,sp,-20
   42c54:	dc800215 	stw	r18,8(sp)
   42c58:	dc400115 	stw	r17,4(sp)
   42c5c:	dc000015 	stw	r16,0(sp)
   42c60:	dfc00415 	stw	ra,16(sp)
   42c64:	dcc00315 	stw	r19,12(sp)
   42c68:	1c803fcc 	andi	r18,r3,255
   42c6c:	2c01ffcc 	andi	r16,r5,2047
   42c70:	5210b03a 	or	r8,r10,r8
   42c74:	202290fa 	slli	r17,r4,3
   42c78:	1081ffcc 	andi	r2,r2,2047
   42c7c:	4b12b03a 	or	r9,r9,r12
   42c80:	300c90fa 	slli	r6,r6,3
   42c84:	91c07526 	beq	r18,r7,42e5c <__adddf3+0x23c>
   42c88:	8087c83a 	sub	r3,r16,r2
   42c8c:	00c0ab0e 	bge	zero,r3,42f3c <__adddf3+0x31c>
   42c90:	10002a1e 	bne	r2,zero,42d3c <__adddf3+0x11c>
   42c94:	4984b03a 	or	r2,r9,r6
   42c98:	1000961e 	bne	r2,zero,42ef4 <__adddf3+0x2d4>
   42c9c:	888001cc 	andi	r2,r17,7
   42ca0:	10000726 	beq	r2,zero,42cc0 <__adddf3+0xa0>
   42ca4:	888003cc 	andi	r2,r17,15
   42ca8:	00c00104 	movi	r3,4
   42cac:	10c00426 	beq	r2,r3,42cc0 <__adddf3+0xa0>
   42cb0:	88c7883a 	add	r3,r17,r3
   42cb4:	1c63803a 	cmpltu	r17,r3,r17
   42cb8:	4451883a 	add	r8,r8,r17
   42cbc:	1823883a 	mov	r17,r3
   42cc0:	4080202c 	andhi	r2,r8,128
   42cc4:	10005926 	beq	r2,zero,42e2c <__adddf3+0x20c>
   42cc8:	84000044 	addi	r16,r16,1
   42ccc:	0081ffc4 	movi	r2,2047
   42cd0:	8080ba26 	beq	r16,r2,42fbc <__adddf3+0x39c>
   42cd4:	00bfe034 	movhi	r2,65408
   42cd8:	10bfffc4 	addi	r2,r2,-1
   42cdc:	4090703a 	and	r8,r8,r2
   42ce0:	4004977a 	slli	r2,r8,29
   42ce4:	4010927a 	slli	r8,r8,9
   42ce8:	8822d0fa 	srli	r17,r17,3
   42cec:	8401ffcc 	andi	r16,r16,2047
   42cf0:	4010d33a 	srli	r8,r8,12
   42cf4:	9007883a 	mov	r3,r18
   42cf8:	1444b03a 	or	r2,r2,r17
   42cfc:	8401ffcc 	andi	r16,r16,2047
   42d00:	8020953a 	slli	r16,r16,20
   42d04:	18c03fcc 	andi	r3,r3,255
   42d08:	01000434 	movhi	r4,16
   42d0c:	213fffc4 	addi	r4,r4,-1
   42d10:	180697fa 	slli	r3,r3,31
   42d14:	4110703a 	and	r8,r8,r4
   42d18:	4410b03a 	or	r8,r8,r16
   42d1c:	40c6b03a 	or	r3,r8,r3
   42d20:	dfc00417 	ldw	ra,16(sp)
   42d24:	dcc00317 	ldw	r19,12(sp)
   42d28:	dc800217 	ldw	r18,8(sp)
   42d2c:	dc400117 	ldw	r17,4(sp)
   42d30:	dc000017 	ldw	r16,0(sp)
   42d34:	dec00504 	addi	sp,sp,20
   42d38:	f800283a 	ret
   42d3c:	0081ffc4 	movi	r2,2047
   42d40:	80bfd626 	beq	r16,r2,42c9c <__alt_data_end+0xfffdbb9c>
   42d44:	4a402034 	orhi	r9,r9,128
   42d48:	00800e04 	movi	r2,56
   42d4c:	10c09f16 	blt	r2,r3,42fcc <__adddf3+0x3ac>
   42d50:	008007c4 	movi	r2,31
   42d54:	10c0c216 	blt	r2,r3,43060 <__adddf3+0x440>
   42d58:	00800804 	movi	r2,32
   42d5c:	10c5c83a 	sub	r2,r2,r3
   42d60:	488a983a 	sll	r5,r9,r2
   42d64:	30c8d83a 	srl	r4,r6,r3
   42d68:	3084983a 	sll	r2,r6,r2
   42d6c:	48c6d83a 	srl	r3,r9,r3
   42d70:	290cb03a 	or	r6,r5,r4
   42d74:	1004c03a 	cmpne	r2,r2,zero
   42d78:	308cb03a 	or	r6,r6,r2
   42d7c:	898dc83a 	sub	r6,r17,r6
   42d80:	89a3803a 	cmpltu	r17,r17,r6
   42d84:	40d1c83a 	sub	r8,r8,r3
   42d88:	4451c83a 	sub	r8,r8,r17
   42d8c:	3023883a 	mov	r17,r6
   42d90:	4080202c 	andhi	r2,r8,128
   42d94:	10002326 	beq	r2,zero,42e24 <__adddf3+0x204>
   42d98:	04c02034 	movhi	r19,128
   42d9c:	9cffffc4 	addi	r19,r19,-1
   42da0:	44e6703a 	and	r19,r8,r19
   42da4:	98007626 	beq	r19,zero,42f80 <__adddf3+0x360>
   42da8:	9809883a 	mov	r4,r19
   42dac:	004480c0 	call	4480c <__clzsi2>
   42db0:	10fffe04 	addi	r3,r2,-8
   42db4:	010007c4 	movi	r4,31
   42db8:	20c07716 	blt	r4,r3,42f98 <__adddf3+0x378>
   42dbc:	00800804 	movi	r2,32
   42dc0:	10c5c83a 	sub	r2,r2,r3
   42dc4:	8884d83a 	srl	r2,r17,r2
   42dc8:	98d0983a 	sll	r8,r19,r3
   42dcc:	88e2983a 	sll	r17,r17,r3
   42dd0:	1204b03a 	or	r2,r2,r8
   42dd4:	1c007416 	blt	r3,r16,42fa8 <__adddf3+0x388>
   42dd8:	1c21c83a 	sub	r16,r3,r16
   42ddc:	82000044 	addi	r8,r16,1
   42de0:	00c007c4 	movi	r3,31
   42de4:	1a009116 	blt	r3,r8,4302c <__adddf3+0x40c>
   42de8:	00c00804 	movi	r3,32
   42dec:	1a07c83a 	sub	r3,r3,r8
   42df0:	8a08d83a 	srl	r4,r17,r8
   42df4:	88e2983a 	sll	r17,r17,r3
   42df8:	10c6983a 	sll	r3,r2,r3
   42dfc:	1210d83a 	srl	r8,r2,r8
   42e00:	8804c03a 	cmpne	r2,r17,zero
   42e04:	1906b03a 	or	r3,r3,r4
   42e08:	18a2b03a 	or	r17,r3,r2
   42e0c:	0021883a 	mov	r16,zero
   42e10:	003fa206 	br	42c9c <__alt_data_end+0xfffdbb9c>
   42e14:	1890b03a 	or	r8,r3,r2
   42e18:	40017d26 	beq	r8,zero,43410 <__adddf3+0x7f0>
   42e1c:	1011883a 	mov	r8,r2
   42e20:	1823883a 	mov	r17,r3
   42e24:	888001cc 	andi	r2,r17,7
   42e28:	103f9e1e 	bne	r2,zero,42ca4 <__alt_data_end+0xfffdbba4>
   42e2c:	4004977a 	slli	r2,r8,29
   42e30:	8822d0fa 	srli	r17,r17,3
   42e34:	4010d0fa 	srli	r8,r8,3
   42e38:	9007883a 	mov	r3,r18
   42e3c:	1444b03a 	or	r2,r2,r17
   42e40:	0101ffc4 	movi	r4,2047
   42e44:	81002426 	beq	r16,r4,42ed8 <__adddf3+0x2b8>
   42e48:	8120703a 	and	r16,r16,r4
   42e4c:	01000434 	movhi	r4,16
   42e50:	213fffc4 	addi	r4,r4,-1
   42e54:	4110703a 	and	r8,r8,r4
   42e58:	003fa806 	br	42cfc <__alt_data_end+0xfffdbbfc>
   42e5c:	8089c83a 	sub	r4,r16,r2
   42e60:	01005e0e 	bge	zero,r4,42fdc <__adddf3+0x3bc>
   42e64:	10002b26 	beq	r2,zero,42f14 <__adddf3+0x2f4>
   42e68:	0081ffc4 	movi	r2,2047
   42e6c:	80bf8b26 	beq	r16,r2,42c9c <__alt_data_end+0xfffdbb9c>
   42e70:	4a402034 	orhi	r9,r9,128
   42e74:	00800e04 	movi	r2,56
   42e78:	1100a40e 	bge	r2,r4,4310c <__adddf3+0x4ec>
   42e7c:	498cb03a 	or	r6,r9,r6
   42e80:	300ac03a 	cmpne	r5,r6,zero
   42e84:	0013883a 	mov	r9,zero
   42e88:	2c4b883a 	add	r5,r5,r17
   42e8c:	2c63803a 	cmpltu	r17,r5,r17
   42e90:	4a11883a 	add	r8,r9,r8
   42e94:	8a11883a 	add	r8,r17,r8
   42e98:	2823883a 	mov	r17,r5
   42e9c:	4080202c 	andhi	r2,r8,128
   42ea0:	103fe026 	beq	r2,zero,42e24 <__alt_data_end+0xfffdbd24>
   42ea4:	84000044 	addi	r16,r16,1
   42ea8:	0081ffc4 	movi	r2,2047
   42eac:	8080d226 	beq	r16,r2,431f8 <__adddf3+0x5d8>
   42eb0:	00bfe034 	movhi	r2,65408
   42eb4:	10bfffc4 	addi	r2,r2,-1
   42eb8:	4090703a 	and	r8,r8,r2
   42ebc:	880ad07a 	srli	r5,r17,1
   42ec0:	400897fa 	slli	r4,r8,31
   42ec4:	88c0004c 	andi	r3,r17,1
   42ec8:	28e2b03a 	or	r17,r5,r3
   42ecc:	4010d07a 	srli	r8,r8,1
   42ed0:	2462b03a 	or	r17,r4,r17
   42ed4:	003f7106 	br	42c9c <__alt_data_end+0xfffdbb9c>
   42ed8:	4088b03a 	or	r4,r8,r2
   42edc:	20014526 	beq	r4,zero,433f4 <__adddf3+0x7d4>
   42ee0:	01000434 	movhi	r4,16
   42ee4:	42000234 	orhi	r8,r8,8
   42ee8:	213fffc4 	addi	r4,r4,-1
   42eec:	4110703a 	and	r8,r8,r4
   42ef0:	003f8206 	br	42cfc <__alt_data_end+0xfffdbbfc>
   42ef4:	18ffffc4 	addi	r3,r3,-1
   42ef8:	1800491e 	bne	r3,zero,43020 <__adddf3+0x400>
   42efc:	898bc83a 	sub	r5,r17,r6
   42f00:	8963803a 	cmpltu	r17,r17,r5
   42f04:	4251c83a 	sub	r8,r8,r9
   42f08:	4451c83a 	sub	r8,r8,r17
   42f0c:	2823883a 	mov	r17,r5
   42f10:	003f9f06 	br	42d90 <__alt_data_end+0xfffdbc90>
   42f14:	4984b03a 	or	r2,r9,r6
   42f18:	103f6026 	beq	r2,zero,42c9c <__alt_data_end+0xfffdbb9c>
   42f1c:	213fffc4 	addi	r4,r4,-1
   42f20:	2000931e 	bne	r4,zero,43170 <__adddf3+0x550>
   42f24:	898d883a 	add	r6,r17,r6
   42f28:	3463803a 	cmpltu	r17,r6,r17
   42f2c:	4251883a 	add	r8,r8,r9
   42f30:	8a11883a 	add	r8,r17,r8
   42f34:	3023883a 	mov	r17,r6
   42f38:	003fd806 	br	42e9c <__alt_data_end+0xfffdbd9c>
   42f3c:	1800541e 	bne	r3,zero,43090 <__adddf3+0x470>
   42f40:	80800044 	addi	r2,r16,1
   42f44:	1081ffcc 	andi	r2,r2,2047
   42f48:	00c00044 	movi	r3,1
   42f4c:	1880a00e 	bge	r3,r2,431d0 <__adddf3+0x5b0>
   42f50:	8989c83a 	sub	r4,r17,r6
   42f54:	8905803a 	cmpltu	r2,r17,r4
   42f58:	4267c83a 	sub	r19,r8,r9
   42f5c:	98a7c83a 	sub	r19,r19,r2
   42f60:	9880202c 	andhi	r2,r19,128
   42f64:	10006326 	beq	r2,zero,430f4 <__adddf3+0x4d4>
   42f68:	3463c83a 	sub	r17,r6,r17
   42f6c:	4a07c83a 	sub	r3,r9,r8
   42f70:	344d803a 	cmpltu	r6,r6,r17
   42f74:	19a7c83a 	sub	r19,r3,r6
   42f78:	3825883a 	mov	r18,r7
   42f7c:	983f8a1e 	bne	r19,zero,42da8 <__alt_data_end+0xfffdbca8>
   42f80:	8809883a 	mov	r4,r17
   42f84:	004480c0 	call	4480c <__clzsi2>
   42f88:	10800804 	addi	r2,r2,32
   42f8c:	10fffe04 	addi	r3,r2,-8
   42f90:	010007c4 	movi	r4,31
   42f94:	20ff890e 	bge	r4,r3,42dbc <__alt_data_end+0xfffdbcbc>
   42f98:	10bff604 	addi	r2,r2,-40
   42f9c:	8884983a 	sll	r2,r17,r2
   42fa0:	0023883a 	mov	r17,zero
   42fa4:	1c3f8c0e 	bge	r3,r16,42dd8 <__alt_data_end+0xfffdbcd8>
   42fa8:	023fe034 	movhi	r8,65408
   42fac:	423fffc4 	addi	r8,r8,-1
   42fb0:	80e1c83a 	sub	r16,r16,r3
   42fb4:	1210703a 	and	r8,r2,r8
   42fb8:	003f3806 	br	42c9c <__alt_data_end+0xfffdbb9c>
   42fbc:	9007883a 	mov	r3,r18
   42fc0:	0011883a 	mov	r8,zero
   42fc4:	0005883a 	mov	r2,zero
   42fc8:	003f4c06 	br	42cfc <__alt_data_end+0xfffdbbfc>
   42fcc:	498cb03a 	or	r6,r9,r6
   42fd0:	300cc03a 	cmpne	r6,r6,zero
   42fd4:	0007883a 	mov	r3,zero
   42fd8:	003f6806 	br	42d7c <__alt_data_end+0xfffdbc7c>
   42fdc:	20009c1e 	bne	r4,zero,43250 <__adddf3+0x630>
   42fe0:	80800044 	addi	r2,r16,1
   42fe4:	1141ffcc 	andi	r5,r2,2047
   42fe8:	01000044 	movi	r4,1
   42fec:	2140670e 	bge	r4,r5,4318c <__adddf3+0x56c>
   42ff0:	0101ffc4 	movi	r4,2047
   42ff4:	11007f26 	beq	r2,r4,431f4 <__adddf3+0x5d4>
   42ff8:	898d883a 	add	r6,r17,r6
   42ffc:	4247883a 	add	r3,r8,r9
   43000:	3451803a 	cmpltu	r8,r6,r17
   43004:	40d1883a 	add	r8,r8,r3
   43008:	402297fa 	slli	r17,r8,31
   4300c:	300cd07a 	srli	r6,r6,1
   43010:	4010d07a 	srli	r8,r8,1
   43014:	1021883a 	mov	r16,r2
   43018:	89a2b03a 	or	r17,r17,r6
   4301c:	003f1f06 	br	42c9c <__alt_data_end+0xfffdbb9c>
   43020:	0081ffc4 	movi	r2,2047
   43024:	80bf481e 	bne	r16,r2,42d48 <__alt_data_end+0xfffdbc48>
   43028:	003f1c06 	br	42c9c <__alt_data_end+0xfffdbb9c>
   4302c:	843ff844 	addi	r16,r16,-31
   43030:	01000804 	movi	r4,32
   43034:	1406d83a 	srl	r3,r2,r16
   43038:	41005026 	beq	r8,r4,4317c <__adddf3+0x55c>
   4303c:	01001004 	movi	r4,64
   43040:	2211c83a 	sub	r8,r4,r8
   43044:	1204983a 	sll	r2,r2,r8
   43048:	88a2b03a 	or	r17,r17,r2
   4304c:	8822c03a 	cmpne	r17,r17,zero
   43050:	1c62b03a 	or	r17,r3,r17
   43054:	0011883a 	mov	r8,zero
   43058:	0021883a 	mov	r16,zero
   4305c:	003f7106 	br	42e24 <__alt_data_end+0xfffdbd24>
   43060:	193ff804 	addi	r4,r3,-32
   43064:	00800804 	movi	r2,32
   43068:	4908d83a 	srl	r4,r9,r4
   4306c:	18804526 	beq	r3,r2,43184 <__adddf3+0x564>
   43070:	00801004 	movi	r2,64
   43074:	10c5c83a 	sub	r2,r2,r3
   43078:	4886983a 	sll	r3,r9,r2
   4307c:	198cb03a 	or	r6,r3,r6
   43080:	300cc03a 	cmpne	r6,r6,zero
   43084:	218cb03a 	or	r6,r4,r6
   43088:	0007883a 	mov	r3,zero
   4308c:	003f3b06 	br	42d7c <__alt_data_end+0xfffdbc7c>
   43090:	80002a26 	beq	r16,zero,4313c <__adddf3+0x51c>
   43094:	0101ffc4 	movi	r4,2047
   43098:	11006826 	beq	r2,r4,4323c <__adddf3+0x61c>
   4309c:	00c7c83a 	sub	r3,zero,r3
   430a0:	42002034 	orhi	r8,r8,128
   430a4:	01000e04 	movi	r4,56
   430a8:	20c07c16 	blt	r4,r3,4329c <__adddf3+0x67c>
   430ac:	010007c4 	movi	r4,31
   430b0:	20c0da16 	blt	r4,r3,4341c <__adddf3+0x7fc>
   430b4:	01000804 	movi	r4,32
   430b8:	20c9c83a 	sub	r4,r4,r3
   430bc:	4114983a 	sll	r10,r8,r4
   430c0:	88cad83a 	srl	r5,r17,r3
   430c4:	8908983a 	sll	r4,r17,r4
   430c8:	40c6d83a 	srl	r3,r8,r3
   430cc:	5162b03a 	or	r17,r10,r5
   430d0:	2008c03a 	cmpne	r4,r4,zero
   430d4:	8922b03a 	or	r17,r17,r4
   430d8:	3463c83a 	sub	r17,r6,r17
   430dc:	48c7c83a 	sub	r3,r9,r3
   430e0:	344d803a 	cmpltu	r6,r6,r17
   430e4:	1991c83a 	sub	r8,r3,r6
   430e8:	1021883a 	mov	r16,r2
   430ec:	3825883a 	mov	r18,r7
   430f0:	003f2706 	br	42d90 <__alt_data_end+0xfffdbc90>
   430f4:	24d0b03a 	or	r8,r4,r19
   430f8:	40001b1e 	bne	r8,zero,43168 <__adddf3+0x548>
   430fc:	0005883a 	mov	r2,zero
   43100:	0007883a 	mov	r3,zero
   43104:	0021883a 	mov	r16,zero
   43108:	003f4d06 	br	42e40 <__alt_data_end+0xfffdbd40>
   4310c:	008007c4 	movi	r2,31
   43110:	11003c16 	blt	r2,r4,43204 <__adddf3+0x5e4>
   43114:	00800804 	movi	r2,32
   43118:	1105c83a 	sub	r2,r2,r4
   4311c:	488e983a 	sll	r7,r9,r2
   43120:	310ad83a 	srl	r5,r6,r4
   43124:	3084983a 	sll	r2,r6,r2
   43128:	4912d83a 	srl	r9,r9,r4
   4312c:	394ab03a 	or	r5,r7,r5
   43130:	1004c03a 	cmpne	r2,r2,zero
   43134:	288ab03a 	or	r5,r5,r2
   43138:	003f5306 	br	42e88 <__alt_data_end+0xfffdbd88>
   4313c:	4448b03a 	or	r4,r8,r17
   43140:	20003e26 	beq	r4,zero,4323c <__adddf3+0x61c>
   43144:	00c6303a 	nor	r3,zero,r3
   43148:	18003a1e 	bne	r3,zero,43234 <__adddf3+0x614>
   4314c:	3463c83a 	sub	r17,r6,r17
   43150:	4a07c83a 	sub	r3,r9,r8
   43154:	344d803a 	cmpltu	r6,r6,r17
   43158:	1991c83a 	sub	r8,r3,r6
   4315c:	1021883a 	mov	r16,r2
   43160:	3825883a 	mov	r18,r7
   43164:	003f0a06 	br	42d90 <__alt_data_end+0xfffdbc90>
   43168:	2023883a 	mov	r17,r4
   4316c:	003f0d06 	br	42da4 <__alt_data_end+0xfffdbca4>
   43170:	0081ffc4 	movi	r2,2047
   43174:	80bf3f1e 	bne	r16,r2,42e74 <__alt_data_end+0xfffdbd74>
   43178:	003ec806 	br	42c9c <__alt_data_end+0xfffdbb9c>
   4317c:	0005883a 	mov	r2,zero
   43180:	003fb106 	br	43048 <__alt_data_end+0xfffdbf48>
   43184:	0007883a 	mov	r3,zero
   43188:	003fbc06 	br	4307c <__alt_data_end+0xfffdbf7c>
   4318c:	4444b03a 	or	r2,r8,r17
   43190:	8000871e 	bne	r16,zero,433b0 <__adddf3+0x790>
   43194:	1000ba26 	beq	r2,zero,43480 <__adddf3+0x860>
   43198:	4984b03a 	or	r2,r9,r6
   4319c:	103ebf26 	beq	r2,zero,42c9c <__alt_data_end+0xfffdbb9c>
   431a0:	8985883a 	add	r2,r17,r6
   431a4:	4247883a 	add	r3,r8,r9
   431a8:	1451803a 	cmpltu	r8,r2,r17
   431ac:	40d1883a 	add	r8,r8,r3
   431b0:	40c0202c 	andhi	r3,r8,128
   431b4:	1023883a 	mov	r17,r2
   431b8:	183f1a26 	beq	r3,zero,42e24 <__alt_data_end+0xfffdbd24>
   431bc:	00bfe034 	movhi	r2,65408
   431c0:	10bfffc4 	addi	r2,r2,-1
   431c4:	2021883a 	mov	r16,r4
   431c8:	4090703a 	and	r8,r8,r2
   431cc:	003eb306 	br	42c9c <__alt_data_end+0xfffdbb9c>
   431d0:	4444b03a 	or	r2,r8,r17
   431d4:	8000291e 	bne	r16,zero,4327c <__adddf3+0x65c>
   431d8:	10004b1e 	bne	r2,zero,43308 <__adddf3+0x6e8>
   431dc:	4990b03a 	or	r8,r9,r6
   431e0:	40008b26 	beq	r8,zero,43410 <__adddf3+0x7f0>
   431e4:	4811883a 	mov	r8,r9
   431e8:	3023883a 	mov	r17,r6
   431ec:	3825883a 	mov	r18,r7
   431f0:	003eaa06 	br	42c9c <__alt_data_end+0xfffdbb9c>
   431f4:	1021883a 	mov	r16,r2
   431f8:	0011883a 	mov	r8,zero
   431fc:	0005883a 	mov	r2,zero
   43200:	003f0f06 	br	42e40 <__alt_data_end+0xfffdbd40>
   43204:	217ff804 	addi	r5,r4,-32
   43208:	00800804 	movi	r2,32
   4320c:	494ad83a 	srl	r5,r9,r5
   43210:	20807d26 	beq	r4,r2,43408 <__adddf3+0x7e8>
   43214:	00801004 	movi	r2,64
   43218:	1109c83a 	sub	r4,r2,r4
   4321c:	4912983a 	sll	r9,r9,r4
   43220:	498cb03a 	or	r6,r9,r6
   43224:	300cc03a 	cmpne	r6,r6,zero
   43228:	298ab03a 	or	r5,r5,r6
   4322c:	0013883a 	mov	r9,zero
   43230:	003f1506 	br	42e88 <__alt_data_end+0xfffdbd88>
   43234:	0101ffc4 	movi	r4,2047
   43238:	113f9a1e 	bne	r2,r4,430a4 <__alt_data_end+0xfffdbfa4>
   4323c:	4811883a 	mov	r8,r9
   43240:	3023883a 	mov	r17,r6
   43244:	1021883a 	mov	r16,r2
   43248:	3825883a 	mov	r18,r7
   4324c:	003e9306 	br	42c9c <__alt_data_end+0xfffdbb9c>
   43250:	8000161e 	bne	r16,zero,432ac <__adddf3+0x68c>
   43254:	444ab03a 	or	r5,r8,r17
   43258:	28005126 	beq	r5,zero,433a0 <__adddf3+0x780>
   4325c:	0108303a 	nor	r4,zero,r4
   43260:	20004d1e 	bne	r4,zero,43398 <__adddf3+0x778>
   43264:	89a3883a 	add	r17,r17,r6
   43268:	4253883a 	add	r9,r8,r9
   4326c:	898d803a 	cmpltu	r6,r17,r6
   43270:	3251883a 	add	r8,r6,r9
   43274:	1021883a 	mov	r16,r2
   43278:	003f0806 	br	42e9c <__alt_data_end+0xfffdbd9c>
   4327c:	1000301e 	bne	r2,zero,43340 <__adddf3+0x720>
   43280:	4984b03a 	or	r2,r9,r6
   43284:	10007126 	beq	r2,zero,4344c <__adddf3+0x82c>
   43288:	4811883a 	mov	r8,r9
   4328c:	3023883a 	mov	r17,r6
   43290:	3825883a 	mov	r18,r7
   43294:	0401ffc4 	movi	r16,2047
   43298:	003e8006 	br	42c9c <__alt_data_end+0xfffdbb9c>
   4329c:	4462b03a 	or	r17,r8,r17
   432a0:	8822c03a 	cmpne	r17,r17,zero
   432a4:	0007883a 	mov	r3,zero
   432a8:	003f8b06 	br	430d8 <__alt_data_end+0xfffdbfd8>
   432ac:	0141ffc4 	movi	r5,2047
   432b0:	11403b26 	beq	r2,r5,433a0 <__adddf3+0x780>
   432b4:	0109c83a 	sub	r4,zero,r4
   432b8:	42002034 	orhi	r8,r8,128
   432bc:	01400e04 	movi	r5,56
   432c0:	29006716 	blt	r5,r4,43460 <__adddf3+0x840>
   432c4:	014007c4 	movi	r5,31
   432c8:	29007016 	blt	r5,r4,4348c <__adddf3+0x86c>
   432cc:	01400804 	movi	r5,32
   432d0:	290bc83a 	sub	r5,r5,r4
   432d4:	4154983a 	sll	r10,r8,r5
   432d8:	890ed83a 	srl	r7,r17,r4
   432dc:	894a983a 	sll	r5,r17,r5
   432e0:	4108d83a 	srl	r4,r8,r4
   432e4:	51e2b03a 	or	r17,r10,r7
   432e8:	280ac03a 	cmpne	r5,r5,zero
   432ec:	8962b03a 	or	r17,r17,r5
   432f0:	89a3883a 	add	r17,r17,r6
   432f4:	2253883a 	add	r9,r4,r9
   432f8:	898d803a 	cmpltu	r6,r17,r6
   432fc:	3251883a 	add	r8,r6,r9
   43300:	1021883a 	mov	r16,r2
   43304:	003ee506 	br	42e9c <__alt_data_end+0xfffdbd9c>
   43308:	4984b03a 	or	r2,r9,r6
   4330c:	103e6326 	beq	r2,zero,42c9c <__alt_data_end+0xfffdbb9c>
   43310:	8987c83a 	sub	r3,r17,r6
   43314:	88c9803a 	cmpltu	r4,r17,r3
   43318:	4245c83a 	sub	r2,r8,r9
   4331c:	1105c83a 	sub	r2,r2,r4
   43320:	1100202c 	andhi	r4,r2,128
   43324:	203ebb26 	beq	r4,zero,42e14 <__alt_data_end+0xfffdbd14>
   43328:	3463c83a 	sub	r17,r6,r17
   4332c:	4a07c83a 	sub	r3,r9,r8
   43330:	344d803a 	cmpltu	r6,r6,r17
   43334:	1991c83a 	sub	r8,r3,r6
   43338:	3825883a 	mov	r18,r7
   4333c:	003e5706 	br	42c9c <__alt_data_end+0xfffdbb9c>
   43340:	4984b03a 	or	r2,r9,r6
   43344:	10002e26 	beq	r2,zero,43400 <__adddf3+0x7e0>
   43348:	4004d0fa 	srli	r2,r8,3
   4334c:	8822d0fa 	srli	r17,r17,3
   43350:	4010977a 	slli	r8,r8,29
   43354:	10c0022c 	andhi	r3,r2,8
   43358:	4462b03a 	or	r17,r8,r17
   4335c:	18000826 	beq	r3,zero,43380 <__adddf3+0x760>
   43360:	4808d0fa 	srli	r4,r9,3
   43364:	20c0022c 	andhi	r3,r4,8
   43368:	1800051e 	bne	r3,zero,43380 <__adddf3+0x760>
   4336c:	300cd0fa 	srli	r6,r6,3
   43370:	4806977a 	slli	r3,r9,29
   43374:	2005883a 	mov	r2,r4
   43378:	3825883a 	mov	r18,r7
   4337c:	19a2b03a 	or	r17,r3,r6
   43380:	8810d77a 	srli	r8,r17,29
   43384:	100490fa 	slli	r2,r2,3
   43388:	882290fa 	slli	r17,r17,3
   4338c:	0401ffc4 	movi	r16,2047
   43390:	4090b03a 	or	r8,r8,r2
   43394:	003e4106 	br	42c9c <__alt_data_end+0xfffdbb9c>
   43398:	0141ffc4 	movi	r5,2047
   4339c:	117fc71e 	bne	r2,r5,432bc <__alt_data_end+0xfffdc1bc>
   433a0:	4811883a 	mov	r8,r9
   433a4:	3023883a 	mov	r17,r6
   433a8:	1021883a 	mov	r16,r2
   433ac:	003e3b06 	br	42c9c <__alt_data_end+0xfffdbb9c>
   433b0:	10002f26 	beq	r2,zero,43470 <__adddf3+0x850>
   433b4:	4984b03a 	or	r2,r9,r6
   433b8:	10001126 	beq	r2,zero,43400 <__adddf3+0x7e0>
   433bc:	4004d0fa 	srli	r2,r8,3
   433c0:	8822d0fa 	srli	r17,r17,3
   433c4:	4010977a 	slli	r8,r8,29
   433c8:	10c0022c 	andhi	r3,r2,8
   433cc:	4462b03a 	or	r17,r8,r17
   433d0:	183feb26 	beq	r3,zero,43380 <__alt_data_end+0xfffdc280>
   433d4:	4808d0fa 	srli	r4,r9,3
   433d8:	20c0022c 	andhi	r3,r4,8
   433dc:	183fe81e 	bne	r3,zero,43380 <__alt_data_end+0xfffdc280>
   433e0:	300cd0fa 	srli	r6,r6,3
   433e4:	4806977a 	slli	r3,r9,29
   433e8:	2005883a 	mov	r2,r4
   433ec:	19a2b03a 	or	r17,r3,r6
   433f0:	003fe306 	br	43380 <__alt_data_end+0xfffdc280>
   433f4:	0011883a 	mov	r8,zero
   433f8:	0005883a 	mov	r2,zero
   433fc:	003e3f06 	br	42cfc <__alt_data_end+0xfffdbbfc>
   43400:	0401ffc4 	movi	r16,2047
   43404:	003e2506 	br	42c9c <__alt_data_end+0xfffdbb9c>
   43408:	0013883a 	mov	r9,zero
   4340c:	003f8406 	br	43220 <__alt_data_end+0xfffdc120>
   43410:	0005883a 	mov	r2,zero
   43414:	0007883a 	mov	r3,zero
   43418:	003e8906 	br	42e40 <__alt_data_end+0xfffdbd40>
   4341c:	197ff804 	addi	r5,r3,-32
   43420:	01000804 	movi	r4,32
   43424:	414ad83a 	srl	r5,r8,r5
   43428:	19002426 	beq	r3,r4,434bc <__adddf3+0x89c>
   4342c:	01001004 	movi	r4,64
   43430:	20c7c83a 	sub	r3,r4,r3
   43434:	40c6983a 	sll	r3,r8,r3
   43438:	1c46b03a 	or	r3,r3,r17
   4343c:	1806c03a 	cmpne	r3,r3,zero
   43440:	28e2b03a 	or	r17,r5,r3
   43444:	0007883a 	mov	r3,zero
   43448:	003f2306 	br	430d8 <__alt_data_end+0xfffdbfd8>
   4344c:	0007883a 	mov	r3,zero
   43450:	5811883a 	mov	r8,r11
   43454:	00bfffc4 	movi	r2,-1
   43458:	0401ffc4 	movi	r16,2047
   4345c:	003e7806 	br	42e40 <__alt_data_end+0xfffdbd40>
   43460:	4462b03a 	or	r17,r8,r17
   43464:	8822c03a 	cmpne	r17,r17,zero
   43468:	0009883a 	mov	r4,zero
   4346c:	003fa006 	br	432f0 <__alt_data_end+0xfffdc1f0>
   43470:	4811883a 	mov	r8,r9
   43474:	3023883a 	mov	r17,r6
   43478:	0401ffc4 	movi	r16,2047
   4347c:	003e0706 	br	42c9c <__alt_data_end+0xfffdbb9c>
   43480:	4811883a 	mov	r8,r9
   43484:	3023883a 	mov	r17,r6
   43488:	003e0406 	br	42c9c <__alt_data_end+0xfffdbb9c>
   4348c:	21fff804 	addi	r7,r4,-32
   43490:	01400804 	movi	r5,32
   43494:	41ced83a 	srl	r7,r8,r7
   43498:	21400a26 	beq	r4,r5,434c4 <__adddf3+0x8a4>
   4349c:	01401004 	movi	r5,64
   434a0:	2909c83a 	sub	r4,r5,r4
   434a4:	4108983a 	sll	r4,r8,r4
   434a8:	2448b03a 	or	r4,r4,r17
   434ac:	2008c03a 	cmpne	r4,r4,zero
   434b0:	3922b03a 	or	r17,r7,r4
   434b4:	0009883a 	mov	r4,zero
   434b8:	003f8d06 	br	432f0 <__alt_data_end+0xfffdc1f0>
   434bc:	0007883a 	mov	r3,zero
   434c0:	003fdd06 	br	43438 <__alt_data_end+0xfffdc338>
   434c4:	0009883a 	mov	r4,zero
   434c8:	003ff706 	br	434a8 <__alt_data_end+0xfffdc3a8>

000434cc <__divdf3>:
   434cc:	defff204 	addi	sp,sp,-56
   434d0:	dd400915 	stw	r21,36(sp)
   434d4:	282ad53a 	srli	r21,r5,20
   434d8:	dd000815 	stw	r20,32(sp)
   434dc:	2828d7fa 	srli	r20,r5,31
   434e0:	dc000415 	stw	r16,16(sp)
   434e4:	04000434 	movhi	r16,16
   434e8:	df000c15 	stw	fp,48(sp)
   434ec:	843fffc4 	addi	r16,r16,-1
   434f0:	dfc00d15 	stw	ra,52(sp)
   434f4:	ddc00b15 	stw	r23,44(sp)
   434f8:	dd800a15 	stw	r22,40(sp)
   434fc:	dcc00715 	stw	r19,28(sp)
   43500:	dc800615 	stw	r18,24(sp)
   43504:	dc400515 	stw	r17,20(sp)
   43508:	ad41ffcc 	andi	r21,r21,2047
   4350c:	2c20703a 	and	r16,r5,r16
   43510:	a7003fcc 	andi	fp,r20,255
   43514:	a8006126 	beq	r21,zero,4369c <__divdf3+0x1d0>
   43518:	0081ffc4 	movi	r2,2047
   4351c:	2025883a 	mov	r18,r4
   43520:	a8803726 	beq	r21,r2,43600 <__divdf3+0x134>
   43524:	80800434 	orhi	r2,r16,16
   43528:	100490fa 	slli	r2,r2,3
   4352c:	2020d77a 	srli	r16,r4,29
   43530:	202490fa 	slli	r18,r4,3
   43534:	ad7f0044 	addi	r21,r21,-1023
   43538:	80a0b03a 	or	r16,r16,r2
   4353c:	0027883a 	mov	r19,zero
   43540:	0013883a 	mov	r9,zero
   43544:	3804d53a 	srli	r2,r7,20
   43548:	382cd7fa 	srli	r22,r7,31
   4354c:	04400434 	movhi	r17,16
   43550:	8c7fffc4 	addi	r17,r17,-1
   43554:	1081ffcc 	andi	r2,r2,2047
   43558:	3011883a 	mov	r8,r6
   4355c:	3c62703a 	and	r17,r7,r17
   43560:	b5c03fcc 	andi	r23,r22,255
   43564:	10006c26 	beq	r2,zero,43718 <__divdf3+0x24c>
   43568:	00c1ffc4 	movi	r3,2047
   4356c:	10c06426 	beq	r2,r3,43700 <__divdf3+0x234>
   43570:	88c00434 	orhi	r3,r17,16
   43574:	180690fa 	slli	r3,r3,3
   43578:	3022d77a 	srli	r17,r6,29
   4357c:	301090fa 	slli	r8,r6,3
   43580:	10bf0044 	addi	r2,r2,-1023
   43584:	88e2b03a 	or	r17,r17,r3
   43588:	000f883a 	mov	r7,zero
   4358c:	a58cf03a 	xor	r6,r20,r22
   43590:	3cc8b03a 	or	r4,r7,r19
   43594:	a8abc83a 	sub	r21,r21,r2
   43598:	008003c4 	movi	r2,15
   4359c:	3007883a 	mov	r3,r6
   435a0:	34c03fcc 	andi	r19,r6,255
   435a4:	11009036 	bltu	r2,r4,437e8 <__divdf3+0x31c>
   435a8:	200890ba 	slli	r4,r4,2
   435ac:	00800134 	movhi	r2,4
   435b0:	108d7004 	addi	r2,r2,13760
   435b4:	2089883a 	add	r4,r4,r2
   435b8:	20800017 	ldw	r2,0(r4)
   435bc:	1000683a 	jmp	r2
   435c0:	000437e8 	cmpgeui	zero,zero,4319
   435c4:	00043638 	rdprs	zero,zero,4312
   435c8:	000437d8 	cmpnei	zero,zero,4319
   435cc:	0004362c 	andhi	zero,zero,4312
   435d0:	000437d8 	cmpnei	zero,zero,4319
   435d4:	000437ac 	andhi	zero,zero,4318
   435d8:	000437d8 	cmpnei	zero,zero,4319
   435dc:	0004362c 	andhi	zero,zero,4312
   435e0:	00043638 	rdprs	zero,zero,4312
   435e4:	00043638 	rdprs	zero,zero,4312
   435e8:	000437ac 	andhi	zero,zero,4318
   435ec:	0004362c 	andhi	zero,zero,4312
   435f0:	0004361c 	xori	zero,zero,4312
   435f4:	0004361c 	xori	zero,zero,4312
   435f8:	0004361c 	xori	zero,zero,4312
   435fc:	00043acc 	andi	zero,zero,4331
   43600:	2404b03a 	or	r2,r4,r16
   43604:	1000661e 	bne	r2,zero,437a0 <__divdf3+0x2d4>
   43608:	04c00204 	movi	r19,8
   4360c:	0021883a 	mov	r16,zero
   43610:	0025883a 	mov	r18,zero
   43614:	02400084 	movi	r9,2
   43618:	003fca06 	br	43544 <__alt_data_end+0xfffdc444>
   4361c:	8023883a 	mov	r17,r16
   43620:	9011883a 	mov	r8,r18
   43624:	e02f883a 	mov	r23,fp
   43628:	480f883a 	mov	r7,r9
   4362c:	00800084 	movi	r2,2
   43630:	3881311e 	bne	r7,r2,43af8 <__divdf3+0x62c>
   43634:	b827883a 	mov	r19,r23
   43638:	98c0004c 	andi	r3,r19,1
   4363c:	0081ffc4 	movi	r2,2047
   43640:	000b883a 	mov	r5,zero
   43644:	0025883a 	mov	r18,zero
   43648:	1004953a 	slli	r2,r2,20
   4364c:	18c03fcc 	andi	r3,r3,255
   43650:	04400434 	movhi	r17,16
   43654:	8c7fffc4 	addi	r17,r17,-1
   43658:	180697fa 	slli	r3,r3,31
   4365c:	2c4a703a 	and	r5,r5,r17
   43660:	288ab03a 	or	r5,r5,r2
   43664:	28c6b03a 	or	r3,r5,r3
   43668:	9005883a 	mov	r2,r18
   4366c:	dfc00d17 	ldw	ra,52(sp)
   43670:	df000c17 	ldw	fp,48(sp)
   43674:	ddc00b17 	ldw	r23,44(sp)
   43678:	dd800a17 	ldw	r22,40(sp)
   4367c:	dd400917 	ldw	r21,36(sp)
   43680:	dd000817 	ldw	r20,32(sp)
   43684:	dcc00717 	ldw	r19,28(sp)
   43688:	dc800617 	ldw	r18,24(sp)
   4368c:	dc400517 	ldw	r17,20(sp)
   43690:	dc000417 	ldw	r16,16(sp)
   43694:	dec00e04 	addi	sp,sp,56
   43698:	f800283a 	ret
   4369c:	2404b03a 	or	r2,r4,r16
   436a0:	2027883a 	mov	r19,r4
   436a4:	10003926 	beq	r2,zero,4378c <__divdf3+0x2c0>
   436a8:	80012e26 	beq	r16,zero,43b64 <__divdf3+0x698>
   436ac:	8009883a 	mov	r4,r16
   436b0:	d9800315 	stw	r6,12(sp)
   436b4:	d9c00215 	stw	r7,8(sp)
   436b8:	004480c0 	call	4480c <__clzsi2>
   436bc:	d9800317 	ldw	r6,12(sp)
   436c0:	d9c00217 	ldw	r7,8(sp)
   436c4:	113ffd44 	addi	r4,r2,-11
   436c8:	00c00704 	movi	r3,28
   436cc:	19012116 	blt	r3,r4,43b54 <__divdf3+0x688>
   436d0:	00c00744 	movi	r3,29
   436d4:	147ffe04 	addi	r17,r2,-8
   436d8:	1907c83a 	sub	r3,r3,r4
   436dc:	8460983a 	sll	r16,r16,r17
   436e0:	98c6d83a 	srl	r3,r19,r3
   436e4:	9c64983a 	sll	r18,r19,r17
   436e8:	1c20b03a 	or	r16,r3,r16
   436ec:	1080fcc4 	addi	r2,r2,1011
   436f0:	00abc83a 	sub	r21,zero,r2
   436f4:	0027883a 	mov	r19,zero
   436f8:	0013883a 	mov	r9,zero
   436fc:	003f9106 	br	43544 <__alt_data_end+0xfffdc444>
   43700:	3446b03a 	or	r3,r6,r17
   43704:	18001f1e 	bne	r3,zero,43784 <__divdf3+0x2b8>
   43708:	0023883a 	mov	r17,zero
   4370c:	0011883a 	mov	r8,zero
   43710:	01c00084 	movi	r7,2
   43714:	003f9d06 	br	4358c <__alt_data_end+0xfffdc48c>
   43718:	3446b03a 	or	r3,r6,r17
   4371c:	18001526 	beq	r3,zero,43774 <__divdf3+0x2a8>
   43720:	88011b26 	beq	r17,zero,43b90 <__divdf3+0x6c4>
   43724:	8809883a 	mov	r4,r17
   43728:	d9800315 	stw	r6,12(sp)
   4372c:	da400115 	stw	r9,4(sp)
   43730:	004480c0 	call	4480c <__clzsi2>
   43734:	d9800317 	ldw	r6,12(sp)
   43738:	da400117 	ldw	r9,4(sp)
   4373c:	113ffd44 	addi	r4,r2,-11
   43740:	00c00704 	movi	r3,28
   43744:	19010e16 	blt	r3,r4,43b80 <__divdf3+0x6b4>
   43748:	00c00744 	movi	r3,29
   4374c:	123ffe04 	addi	r8,r2,-8
   43750:	1907c83a 	sub	r3,r3,r4
   43754:	8a22983a 	sll	r17,r17,r8
   43758:	30c6d83a 	srl	r3,r6,r3
   4375c:	3210983a 	sll	r8,r6,r8
   43760:	1c62b03a 	or	r17,r3,r17
   43764:	1080fcc4 	addi	r2,r2,1011
   43768:	0085c83a 	sub	r2,zero,r2
   4376c:	000f883a 	mov	r7,zero
   43770:	003f8606 	br	4358c <__alt_data_end+0xfffdc48c>
   43774:	0023883a 	mov	r17,zero
   43778:	0011883a 	mov	r8,zero
   4377c:	01c00044 	movi	r7,1
   43780:	003f8206 	br	4358c <__alt_data_end+0xfffdc48c>
   43784:	01c000c4 	movi	r7,3
   43788:	003f8006 	br	4358c <__alt_data_end+0xfffdc48c>
   4378c:	04c00104 	movi	r19,4
   43790:	0021883a 	mov	r16,zero
   43794:	0025883a 	mov	r18,zero
   43798:	02400044 	movi	r9,1
   4379c:	003f6906 	br	43544 <__alt_data_end+0xfffdc444>
   437a0:	04c00304 	movi	r19,12
   437a4:	024000c4 	movi	r9,3
   437a8:	003f6606 	br	43544 <__alt_data_end+0xfffdc444>
   437ac:	01400434 	movhi	r5,16
   437b0:	0007883a 	mov	r3,zero
   437b4:	297fffc4 	addi	r5,r5,-1
   437b8:	04bfffc4 	movi	r18,-1
   437bc:	0081ffc4 	movi	r2,2047
   437c0:	003fa106 	br	43648 <__alt_data_end+0xfffdc548>
   437c4:	00c00044 	movi	r3,1
   437c8:	1887c83a 	sub	r3,r3,r2
   437cc:	01000e04 	movi	r4,56
   437d0:	20c1210e 	bge	r4,r3,43c58 <__divdf3+0x78c>
   437d4:	98c0004c 	andi	r3,r19,1
   437d8:	0005883a 	mov	r2,zero
   437dc:	000b883a 	mov	r5,zero
   437e0:	0025883a 	mov	r18,zero
   437e4:	003f9806 	br	43648 <__alt_data_end+0xfffdc548>
   437e8:	8c00fd36 	bltu	r17,r16,43be0 <__divdf3+0x714>
   437ec:	8440fb26 	beq	r16,r17,43bdc <__divdf3+0x710>
   437f0:	8007883a 	mov	r3,r16
   437f4:	ad7fffc4 	addi	r21,r21,-1
   437f8:	0021883a 	mov	r16,zero
   437fc:	4004d63a 	srli	r2,r8,24
   43800:	8822923a 	slli	r17,r17,8
   43804:	1809883a 	mov	r4,r3
   43808:	402c923a 	slli	r22,r8,8
   4380c:	88b8b03a 	or	fp,r17,r2
   43810:	e028d43a 	srli	r20,fp,16
   43814:	d8c00015 	stw	r3,0(sp)
   43818:	e5ffffcc 	andi	r23,fp,65535
   4381c:	a00b883a 	mov	r5,r20
   43820:	00416640 	call	41664 <__udivsi3>
   43824:	d8c00017 	ldw	r3,0(sp)
   43828:	a00b883a 	mov	r5,r20
   4382c:	d8800315 	stw	r2,12(sp)
   43830:	1809883a 	mov	r4,r3
   43834:	00416c80 	call	416c8 <__umodsi3>
   43838:	d9800317 	ldw	r6,12(sp)
   4383c:	1006943a 	slli	r3,r2,16
   43840:	9004d43a 	srli	r2,r18,16
   43844:	b9a3383a 	mul	r17,r23,r6
   43848:	10c4b03a 	or	r2,r2,r3
   4384c:	1440062e 	bgeu	r2,r17,43868 <__divdf3+0x39c>
   43850:	1705883a 	add	r2,r2,fp
   43854:	30ffffc4 	addi	r3,r6,-1
   43858:	1700ee36 	bltu	r2,fp,43c14 <__divdf3+0x748>
   4385c:	1440ed2e 	bgeu	r2,r17,43c14 <__divdf3+0x748>
   43860:	31bfff84 	addi	r6,r6,-2
   43864:	1705883a 	add	r2,r2,fp
   43868:	1463c83a 	sub	r17,r2,r17
   4386c:	a00b883a 	mov	r5,r20
   43870:	8809883a 	mov	r4,r17
   43874:	d9800315 	stw	r6,12(sp)
   43878:	00416640 	call	41664 <__udivsi3>
   4387c:	a00b883a 	mov	r5,r20
   43880:	8809883a 	mov	r4,r17
   43884:	d8800215 	stw	r2,8(sp)
   43888:	00416c80 	call	416c8 <__umodsi3>
   4388c:	d9c00217 	ldw	r7,8(sp)
   43890:	1004943a 	slli	r2,r2,16
   43894:	94bfffcc 	andi	r18,r18,65535
   43898:	b9d1383a 	mul	r8,r23,r7
   4389c:	90a4b03a 	or	r18,r18,r2
   438a0:	d9800317 	ldw	r6,12(sp)
   438a4:	9200062e 	bgeu	r18,r8,438c0 <__divdf3+0x3f4>
   438a8:	9725883a 	add	r18,r18,fp
   438ac:	38bfffc4 	addi	r2,r7,-1
   438b0:	9700d636 	bltu	r18,fp,43c0c <__divdf3+0x740>
   438b4:	9200d52e 	bgeu	r18,r8,43c0c <__divdf3+0x740>
   438b8:	39ffff84 	addi	r7,r7,-2
   438bc:	9725883a 	add	r18,r18,fp
   438c0:	3004943a 	slli	r2,r6,16
   438c4:	b012d43a 	srli	r9,r22,16
   438c8:	b1bfffcc 	andi	r6,r22,65535
   438cc:	11e2b03a 	or	r17,r2,r7
   438d0:	8806d43a 	srli	r3,r17,16
   438d4:	893fffcc 	andi	r4,r17,65535
   438d8:	218b383a 	mul	r5,r4,r6
   438dc:	30c5383a 	mul	r2,r6,r3
   438e0:	2249383a 	mul	r4,r4,r9
   438e4:	280ed43a 	srli	r7,r5,16
   438e8:	9225c83a 	sub	r18,r18,r8
   438ec:	2089883a 	add	r4,r4,r2
   438f0:	3909883a 	add	r4,r7,r4
   438f4:	1a47383a 	mul	r3,r3,r9
   438f8:	2080022e 	bgeu	r4,r2,43904 <__divdf3+0x438>
   438fc:	00800074 	movhi	r2,1
   43900:	1887883a 	add	r3,r3,r2
   43904:	2004d43a 	srli	r2,r4,16
   43908:	2008943a 	slli	r4,r4,16
   4390c:	297fffcc 	andi	r5,r5,65535
   43910:	10c7883a 	add	r3,r2,r3
   43914:	2149883a 	add	r4,r4,r5
   43918:	90c0a536 	bltu	r18,r3,43bb0 <__divdf3+0x6e4>
   4391c:	90c0bf26 	beq	r18,r3,43c1c <__divdf3+0x750>
   43920:	90c7c83a 	sub	r3,r18,r3
   43924:	810fc83a 	sub	r7,r16,r4
   43928:	81e5803a 	cmpltu	r18,r16,r7
   4392c:	1ca5c83a 	sub	r18,r3,r18
   43930:	e480c126 	beq	fp,r18,43c38 <__divdf3+0x76c>
   43934:	a00b883a 	mov	r5,r20
   43938:	9009883a 	mov	r4,r18
   4393c:	d9800315 	stw	r6,12(sp)
   43940:	d9c00215 	stw	r7,8(sp)
   43944:	da400115 	stw	r9,4(sp)
   43948:	00416640 	call	41664 <__udivsi3>
   4394c:	a00b883a 	mov	r5,r20
   43950:	9009883a 	mov	r4,r18
   43954:	d8800015 	stw	r2,0(sp)
   43958:	00416c80 	call	416c8 <__umodsi3>
   4395c:	d9c00217 	ldw	r7,8(sp)
   43960:	da000017 	ldw	r8,0(sp)
   43964:	1006943a 	slli	r3,r2,16
   43968:	3804d43a 	srli	r2,r7,16
   4396c:	ba21383a 	mul	r16,r23,r8
   43970:	d9800317 	ldw	r6,12(sp)
   43974:	10c4b03a 	or	r2,r2,r3
   43978:	da400117 	ldw	r9,4(sp)
   4397c:	1400062e 	bgeu	r2,r16,43998 <__divdf3+0x4cc>
   43980:	1705883a 	add	r2,r2,fp
   43984:	40ffffc4 	addi	r3,r8,-1
   43988:	1700ad36 	bltu	r2,fp,43c40 <__divdf3+0x774>
   4398c:	1400ac2e 	bgeu	r2,r16,43c40 <__divdf3+0x774>
   43990:	423fff84 	addi	r8,r8,-2
   43994:	1705883a 	add	r2,r2,fp
   43998:	1421c83a 	sub	r16,r2,r16
   4399c:	a00b883a 	mov	r5,r20
   439a0:	8009883a 	mov	r4,r16
   439a4:	d9800315 	stw	r6,12(sp)
   439a8:	d9c00215 	stw	r7,8(sp)
   439ac:	da000015 	stw	r8,0(sp)
   439b0:	da400115 	stw	r9,4(sp)
   439b4:	00416640 	call	41664 <__udivsi3>
   439b8:	8009883a 	mov	r4,r16
   439bc:	a00b883a 	mov	r5,r20
   439c0:	1025883a 	mov	r18,r2
   439c4:	00416c80 	call	416c8 <__umodsi3>
   439c8:	d9c00217 	ldw	r7,8(sp)
   439cc:	1004943a 	slli	r2,r2,16
   439d0:	bcaf383a 	mul	r23,r23,r18
   439d4:	393fffcc 	andi	r4,r7,65535
   439d8:	2088b03a 	or	r4,r4,r2
   439dc:	d9800317 	ldw	r6,12(sp)
   439e0:	da000017 	ldw	r8,0(sp)
   439e4:	da400117 	ldw	r9,4(sp)
   439e8:	25c0062e 	bgeu	r4,r23,43a04 <__divdf3+0x538>
   439ec:	2709883a 	add	r4,r4,fp
   439f0:	90bfffc4 	addi	r2,r18,-1
   439f4:	27009436 	bltu	r4,fp,43c48 <__divdf3+0x77c>
   439f8:	25c0932e 	bgeu	r4,r23,43c48 <__divdf3+0x77c>
   439fc:	94bfff84 	addi	r18,r18,-2
   43a00:	2709883a 	add	r4,r4,fp
   43a04:	4004943a 	slli	r2,r8,16
   43a08:	25efc83a 	sub	r23,r4,r23
   43a0c:	1490b03a 	or	r8,r2,r18
   43a10:	4008d43a 	srli	r4,r8,16
   43a14:	40ffffcc 	andi	r3,r8,65535
   43a18:	30c5383a 	mul	r2,r6,r3
   43a1c:	1a47383a 	mul	r3,r3,r9
   43a20:	310d383a 	mul	r6,r6,r4
   43a24:	100ad43a 	srli	r5,r2,16
   43a28:	4913383a 	mul	r9,r9,r4
   43a2c:	1987883a 	add	r3,r3,r6
   43a30:	28c7883a 	add	r3,r5,r3
   43a34:	1980022e 	bgeu	r3,r6,43a40 <__divdf3+0x574>
   43a38:	01000074 	movhi	r4,1
   43a3c:	4913883a 	add	r9,r9,r4
   43a40:	1808d43a 	srli	r4,r3,16
   43a44:	1806943a 	slli	r3,r3,16
   43a48:	10bfffcc 	andi	r2,r2,65535
   43a4c:	2253883a 	add	r9,r4,r9
   43a50:	1887883a 	add	r3,r3,r2
   43a54:	ba403836 	bltu	r23,r9,43b38 <__divdf3+0x66c>
   43a58:	ba403626 	beq	r23,r9,43b34 <__divdf3+0x668>
   43a5c:	42000054 	ori	r8,r8,1
   43a60:	a880ffc4 	addi	r2,r21,1023
   43a64:	00bf570e 	bge	zero,r2,437c4 <__alt_data_end+0xfffdc6c4>
   43a68:	40c001cc 	andi	r3,r8,7
   43a6c:	18000726 	beq	r3,zero,43a8c <__divdf3+0x5c0>
   43a70:	40c003cc 	andi	r3,r8,15
   43a74:	01000104 	movi	r4,4
   43a78:	19000426 	beq	r3,r4,43a8c <__divdf3+0x5c0>
   43a7c:	4107883a 	add	r3,r8,r4
   43a80:	1a11803a 	cmpltu	r8,r3,r8
   43a84:	8a23883a 	add	r17,r17,r8
   43a88:	1811883a 	mov	r8,r3
   43a8c:	88c0402c 	andhi	r3,r17,256
   43a90:	18000426 	beq	r3,zero,43aa4 <__divdf3+0x5d8>
   43a94:	00ffc034 	movhi	r3,65280
   43a98:	18ffffc4 	addi	r3,r3,-1
   43a9c:	a8810004 	addi	r2,r21,1024
   43aa0:	88e2703a 	and	r17,r17,r3
   43aa4:	00c1ff84 	movi	r3,2046
   43aa8:	18bee316 	blt	r3,r2,43638 <__alt_data_end+0xfffdc538>
   43aac:	8824977a 	slli	r18,r17,29
   43ab0:	4010d0fa 	srli	r8,r8,3
   43ab4:	8822927a 	slli	r17,r17,9
   43ab8:	1081ffcc 	andi	r2,r2,2047
   43abc:	9224b03a 	or	r18,r18,r8
   43ac0:	880ad33a 	srli	r5,r17,12
   43ac4:	98c0004c 	andi	r3,r19,1
   43ac8:	003edf06 	br	43648 <__alt_data_end+0xfffdc548>
   43acc:	8080022c 	andhi	r2,r16,8
   43ad0:	10001226 	beq	r2,zero,43b1c <__divdf3+0x650>
   43ad4:	8880022c 	andhi	r2,r17,8
   43ad8:	1000101e 	bne	r2,zero,43b1c <__divdf3+0x650>
   43adc:	00800434 	movhi	r2,16
   43ae0:	89400234 	orhi	r5,r17,8
   43ae4:	10bfffc4 	addi	r2,r2,-1
   43ae8:	b007883a 	mov	r3,r22
   43aec:	288a703a 	and	r5,r5,r2
   43af0:	4025883a 	mov	r18,r8
   43af4:	003f3106 	br	437bc <__alt_data_end+0xfffdc6bc>
   43af8:	008000c4 	movi	r2,3
   43afc:	3880a626 	beq	r7,r2,43d98 <__divdf3+0x8cc>
   43b00:	00800044 	movi	r2,1
   43b04:	3880521e 	bne	r7,r2,43c50 <__divdf3+0x784>
   43b08:	b807883a 	mov	r3,r23
   43b0c:	0005883a 	mov	r2,zero
   43b10:	000b883a 	mov	r5,zero
   43b14:	0025883a 	mov	r18,zero
   43b18:	003ecb06 	br	43648 <__alt_data_end+0xfffdc548>
   43b1c:	00800434 	movhi	r2,16
   43b20:	81400234 	orhi	r5,r16,8
   43b24:	10bfffc4 	addi	r2,r2,-1
   43b28:	a007883a 	mov	r3,r20
   43b2c:	288a703a 	and	r5,r5,r2
   43b30:	003f2206 	br	437bc <__alt_data_end+0xfffdc6bc>
   43b34:	183fca26 	beq	r3,zero,43a60 <__alt_data_end+0xfffdc960>
   43b38:	e5ef883a 	add	r23,fp,r23
   43b3c:	40bfffc4 	addi	r2,r8,-1
   43b40:	bf00392e 	bgeu	r23,fp,43c28 <__divdf3+0x75c>
   43b44:	1011883a 	mov	r8,r2
   43b48:	ba7fc41e 	bne	r23,r9,43a5c <__alt_data_end+0xfffdc95c>
   43b4c:	b0ffc31e 	bne	r22,r3,43a5c <__alt_data_end+0xfffdc95c>
   43b50:	003fc306 	br	43a60 <__alt_data_end+0xfffdc960>
   43b54:	143ff604 	addi	r16,r2,-40
   43b58:	9c20983a 	sll	r16,r19,r16
   43b5c:	0025883a 	mov	r18,zero
   43b60:	003ee206 	br	436ec <__alt_data_end+0xfffdc5ec>
   43b64:	d9800315 	stw	r6,12(sp)
   43b68:	d9c00215 	stw	r7,8(sp)
   43b6c:	004480c0 	call	4480c <__clzsi2>
   43b70:	10800804 	addi	r2,r2,32
   43b74:	d9c00217 	ldw	r7,8(sp)
   43b78:	d9800317 	ldw	r6,12(sp)
   43b7c:	003ed106 	br	436c4 <__alt_data_end+0xfffdc5c4>
   43b80:	147ff604 	addi	r17,r2,-40
   43b84:	3462983a 	sll	r17,r6,r17
   43b88:	0011883a 	mov	r8,zero
   43b8c:	003ef506 	br	43764 <__alt_data_end+0xfffdc664>
   43b90:	3009883a 	mov	r4,r6
   43b94:	d9800315 	stw	r6,12(sp)
   43b98:	da400115 	stw	r9,4(sp)
   43b9c:	004480c0 	call	4480c <__clzsi2>
   43ba0:	10800804 	addi	r2,r2,32
   43ba4:	da400117 	ldw	r9,4(sp)
   43ba8:	d9800317 	ldw	r6,12(sp)
   43bac:	003ee306 	br	4373c <__alt_data_end+0xfffdc63c>
   43bb0:	85a1883a 	add	r16,r16,r22
   43bb4:	8585803a 	cmpltu	r2,r16,r22
   43bb8:	1705883a 	add	r2,r2,fp
   43bbc:	14a5883a 	add	r18,r2,r18
   43bc0:	88bfffc4 	addi	r2,r17,-1
   43bc4:	e4800c2e 	bgeu	fp,r18,43bf8 <__divdf3+0x72c>
   43bc8:	90c03e36 	bltu	r18,r3,43cc4 <__divdf3+0x7f8>
   43bcc:	1c806926 	beq	r3,r18,43d74 <__divdf3+0x8a8>
   43bd0:	90c7c83a 	sub	r3,r18,r3
   43bd4:	1023883a 	mov	r17,r2
   43bd8:	003f5206 	br	43924 <__alt_data_end+0xfffdc824>
   43bdc:	923f0436 	bltu	r18,r8,437f0 <__alt_data_end+0xfffdc6f0>
   43be0:	800897fa 	slli	r4,r16,31
   43be4:	9004d07a 	srli	r2,r18,1
   43be8:	8006d07a 	srli	r3,r16,1
   43bec:	902097fa 	slli	r16,r18,31
   43bf0:	20a4b03a 	or	r18,r4,r2
   43bf4:	003f0106 	br	437fc <__alt_data_end+0xfffdc6fc>
   43bf8:	e4bff51e 	bne	fp,r18,43bd0 <__alt_data_end+0xfffdcad0>
   43bfc:	85bff22e 	bgeu	r16,r22,43bc8 <__alt_data_end+0xfffdcac8>
   43c00:	e0c7c83a 	sub	r3,fp,r3
   43c04:	1023883a 	mov	r17,r2
   43c08:	003f4606 	br	43924 <__alt_data_end+0xfffdc824>
   43c0c:	100f883a 	mov	r7,r2
   43c10:	003f2b06 	br	438c0 <__alt_data_end+0xfffdc7c0>
   43c14:	180d883a 	mov	r6,r3
   43c18:	003f1306 	br	43868 <__alt_data_end+0xfffdc768>
   43c1c:	813fe436 	bltu	r16,r4,43bb0 <__alt_data_end+0xfffdcab0>
   43c20:	0007883a 	mov	r3,zero
   43c24:	003f3f06 	br	43924 <__alt_data_end+0xfffdc824>
   43c28:	ba402c36 	bltu	r23,r9,43cdc <__divdf3+0x810>
   43c2c:	4dc05426 	beq	r9,r23,43d80 <__divdf3+0x8b4>
   43c30:	1011883a 	mov	r8,r2
   43c34:	003f8906 	br	43a5c <__alt_data_end+0xfffdc95c>
   43c38:	023fffc4 	movi	r8,-1
   43c3c:	003f8806 	br	43a60 <__alt_data_end+0xfffdc960>
   43c40:	1811883a 	mov	r8,r3
   43c44:	003f5406 	br	43998 <__alt_data_end+0xfffdc898>
   43c48:	1025883a 	mov	r18,r2
   43c4c:	003f6d06 	br	43a04 <__alt_data_end+0xfffdc904>
   43c50:	b827883a 	mov	r19,r23
   43c54:	003f8206 	br	43a60 <__alt_data_end+0xfffdc960>
   43c58:	010007c4 	movi	r4,31
   43c5c:	20c02616 	blt	r4,r3,43cf8 <__divdf3+0x82c>
   43c60:	00800804 	movi	r2,32
   43c64:	10c5c83a 	sub	r2,r2,r3
   43c68:	888a983a 	sll	r5,r17,r2
   43c6c:	40c8d83a 	srl	r4,r8,r3
   43c70:	4084983a 	sll	r2,r8,r2
   43c74:	88e2d83a 	srl	r17,r17,r3
   43c78:	2906b03a 	or	r3,r5,r4
   43c7c:	1004c03a 	cmpne	r2,r2,zero
   43c80:	1886b03a 	or	r3,r3,r2
   43c84:	188001cc 	andi	r2,r3,7
   43c88:	10000726 	beq	r2,zero,43ca8 <__divdf3+0x7dc>
   43c8c:	188003cc 	andi	r2,r3,15
   43c90:	01000104 	movi	r4,4
   43c94:	11000426 	beq	r2,r4,43ca8 <__divdf3+0x7dc>
   43c98:	1805883a 	mov	r2,r3
   43c9c:	10c00104 	addi	r3,r2,4
   43ca0:	1885803a 	cmpltu	r2,r3,r2
   43ca4:	88a3883a 	add	r17,r17,r2
   43ca8:	8880202c 	andhi	r2,r17,128
   43cac:	10002726 	beq	r2,zero,43d4c <__divdf3+0x880>
   43cb0:	98c0004c 	andi	r3,r19,1
   43cb4:	00800044 	movi	r2,1
   43cb8:	000b883a 	mov	r5,zero
   43cbc:	0025883a 	mov	r18,zero
   43cc0:	003e6106 	br	43648 <__alt_data_end+0xfffdc548>
   43cc4:	85a1883a 	add	r16,r16,r22
   43cc8:	8585803a 	cmpltu	r2,r16,r22
   43ccc:	1705883a 	add	r2,r2,fp
   43cd0:	14a5883a 	add	r18,r2,r18
   43cd4:	8c7fff84 	addi	r17,r17,-2
   43cd8:	003f1106 	br	43920 <__alt_data_end+0xfffdc820>
   43cdc:	b589883a 	add	r4,r22,r22
   43ce0:	25ad803a 	cmpltu	r22,r4,r22
   43ce4:	b739883a 	add	fp,r22,fp
   43ce8:	40bfff84 	addi	r2,r8,-2
   43cec:	bf2f883a 	add	r23,r23,fp
   43cf0:	202d883a 	mov	r22,r4
   43cf4:	003f9306 	br	43b44 <__alt_data_end+0xfffdca44>
   43cf8:	013ff844 	movi	r4,-31
   43cfc:	2085c83a 	sub	r2,r4,r2
   43d00:	8888d83a 	srl	r4,r17,r2
   43d04:	00800804 	movi	r2,32
   43d08:	18802126 	beq	r3,r2,43d90 <__divdf3+0x8c4>
   43d0c:	00801004 	movi	r2,64
   43d10:	10c5c83a 	sub	r2,r2,r3
   43d14:	8884983a 	sll	r2,r17,r2
   43d18:	1204b03a 	or	r2,r2,r8
   43d1c:	1004c03a 	cmpne	r2,r2,zero
   43d20:	2084b03a 	or	r2,r4,r2
   43d24:	144001cc 	andi	r17,r2,7
   43d28:	88000d1e 	bne	r17,zero,43d60 <__divdf3+0x894>
   43d2c:	000b883a 	mov	r5,zero
   43d30:	1024d0fa 	srli	r18,r2,3
   43d34:	98c0004c 	andi	r3,r19,1
   43d38:	0005883a 	mov	r2,zero
   43d3c:	9464b03a 	or	r18,r18,r17
   43d40:	003e4106 	br	43648 <__alt_data_end+0xfffdc548>
   43d44:	1007883a 	mov	r3,r2
   43d48:	0023883a 	mov	r17,zero
   43d4c:	880a927a 	slli	r5,r17,9
   43d50:	1805883a 	mov	r2,r3
   43d54:	8822977a 	slli	r17,r17,29
   43d58:	280ad33a 	srli	r5,r5,12
   43d5c:	003ff406 	br	43d30 <__alt_data_end+0xfffdcc30>
   43d60:	10c003cc 	andi	r3,r2,15
   43d64:	01000104 	movi	r4,4
   43d68:	193ff626 	beq	r3,r4,43d44 <__alt_data_end+0xfffdcc44>
   43d6c:	0023883a 	mov	r17,zero
   43d70:	003fca06 	br	43c9c <__alt_data_end+0xfffdcb9c>
   43d74:	813fd336 	bltu	r16,r4,43cc4 <__alt_data_end+0xfffdcbc4>
   43d78:	1023883a 	mov	r17,r2
   43d7c:	003fa806 	br	43c20 <__alt_data_end+0xfffdcb20>
   43d80:	b0ffd636 	bltu	r22,r3,43cdc <__alt_data_end+0xfffdcbdc>
   43d84:	1011883a 	mov	r8,r2
   43d88:	b0ff341e 	bne	r22,r3,43a5c <__alt_data_end+0xfffdc95c>
   43d8c:	003f3406 	br	43a60 <__alt_data_end+0xfffdc960>
   43d90:	0005883a 	mov	r2,zero
   43d94:	003fe006 	br	43d18 <__alt_data_end+0xfffdcc18>
   43d98:	00800434 	movhi	r2,16
   43d9c:	89400234 	orhi	r5,r17,8
   43da0:	10bfffc4 	addi	r2,r2,-1
   43da4:	b807883a 	mov	r3,r23
   43da8:	288a703a 	and	r5,r5,r2
   43dac:	4025883a 	mov	r18,r8
   43db0:	003e8206 	br	437bc <__alt_data_end+0xfffdc6bc>

00043db4 <__eqdf2>:
   43db4:	2804d53a 	srli	r2,r5,20
   43db8:	3806d53a 	srli	r3,r7,20
   43dbc:	02000434 	movhi	r8,16
   43dc0:	423fffc4 	addi	r8,r8,-1
   43dc4:	1081ffcc 	andi	r2,r2,2047
   43dc8:	0281ffc4 	movi	r10,2047
   43dcc:	2a12703a 	and	r9,r5,r8
   43dd0:	18c1ffcc 	andi	r3,r3,2047
   43dd4:	3a10703a 	and	r8,r7,r8
   43dd8:	280ad7fa 	srli	r5,r5,31
   43ddc:	380ed7fa 	srli	r7,r7,31
   43de0:	12801026 	beq	r2,r10,43e24 <__eqdf2+0x70>
   43de4:	0281ffc4 	movi	r10,2047
   43de8:	1a800a26 	beq	r3,r10,43e14 <__eqdf2+0x60>
   43dec:	10c00226 	beq	r2,r3,43df8 <__eqdf2+0x44>
   43df0:	00800044 	movi	r2,1
   43df4:	f800283a 	ret
   43df8:	4a3ffd1e 	bne	r9,r8,43df0 <__alt_data_end+0xfffdccf0>
   43dfc:	21bffc1e 	bne	r4,r6,43df0 <__alt_data_end+0xfffdccf0>
   43e00:	29c00c26 	beq	r5,r7,43e34 <__eqdf2+0x80>
   43e04:	103ffa1e 	bne	r2,zero,43df0 <__alt_data_end+0xfffdccf0>
   43e08:	2244b03a 	or	r2,r4,r9
   43e0c:	1004c03a 	cmpne	r2,r2,zero
   43e10:	f800283a 	ret
   43e14:	3214b03a 	or	r10,r6,r8
   43e18:	503ff426 	beq	r10,zero,43dec <__alt_data_end+0xfffdccec>
   43e1c:	00800044 	movi	r2,1
   43e20:	f800283a 	ret
   43e24:	2254b03a 	or	r10,r4,r9
   43e28:	503fee26 	beq	r10,zero,43de4 <__alt_data_end+0xfffdcce4>
   43e2c:	00800044 	movi	r2,1
   43e30:	f800283a 	ret
   43e34:	0005883a 	mov	r2,zero
   43e38:	f800283a 	ret

00043e3c <__muldf3>:
   43e3c:	defff304 	addi	sp,sp,-52
   43e40:	2804d53a 	srli	r2,r5,20
   43e44:	dd800915 	stw	r22,36(sp)
   43e48:	282cd7fa 	srli	r22,r5,31
   43e4c:	dc000315 	stw	r16,12(sp)
   43e50:	04000434 	movhi	r16,16
   43e54:	dd400815 	stw	r21,32(sp)
   43e58:	dc800515 	stw	r18,20(sp)
   43e5c:	843fffc4 	addi	r16,r16,-1
   43e60:	dfc00c15 	stw	ra,48(sp)
   43e64:	df000b15 	stw	fp,44(sp)
   43e68:	ddc00a15 	stw	r23,40(sp)
   43e6c:	dd000715 	stw	r20,28(sp)
   43e70:	dcc00615 	stw	r19,24(sp)
   43e74:	dc400415 	stw	r17,16(sp)
   43e78:	1481ffcc 	andi	r18,r2,2047
   43e7c:	2c20703a 	and	r16,r5,r16
   43e80:	b02b883a 	mov	r21,r22
   43e84:	b2403fcc 	andi	r9,r22,255
   43e88:	90006026 	beq	r18,zero,4400c <__muldf3+0x1d0>
   43e8c:	0081ffc4 	movi	r2,2047
   43e90:	2029883a 	mov	r20,r4
   43e94:	90803626 	beq	r18,r2,43f70 <__muldf3+0x134>
   43e98:	80800434 	orhi	r2,r16,16
   43e9c:	100490fa 	slli	r2,r2,3
   43ea0:	2020d77a 	srli	r16,r4,29
   43ea4:	202890fa 	slli	r20,r4,3
   43ea8:	94bf0044 	addi	r18,r18,-1023
   43eac:	80a0b03a 	or	r16,r16,r2
   43eb0:	0027883a 	mov	r19,zero
   43eb4:	0039883a 	mov	fp,zero
   43eb8:	3804d53a 	srli	r2,r7,20
   43ebc:	382ed7fa 	srli	r23,r7,31
   43ec0:	04400434 	movhi	r17,16
   43ec4:	8c7fffc4 	addi	r17,r17,-1
   43ec8:	1081ffcc 	andi	r2,r2,2047
   43ecc:	3011883a 	mov	r8,r6
   43ed0:	3c62703a 	and	r17,r7,r17
   43ed4:	ba803fcc 	andi	r10,r23,255
   43ed8:	10006d26 	beq	r2,zero,44090 <__muldf3+0x254>
   43edc:	00c1ffc4 	movi	r3,2047
   43ee0:	10c06526 	beq	r2,r3,44078 <__muldf3+0x23c>
   43ee4:	88c00434 	orhi	r3,r17,16
   43ee8:	180690fa 	slli	r3,r3,3
   43eec:	3022d77a 	srli	r17,r6,29
   43ef0:	301090fa 	slli	r8,r6,3
   43ef4:	10bf0044 	addi	r2,r2,-1023
   43ef8:	88e2b03a 	or	r17,r17,r3
   43efc:	000b883a 	mov	r5,zero
   43f00:	9085883a 	add	r2,r18,r2
   43f04:	2cc8b03a 	or	r4,r5,r19
   43f08:	00c003c4 	movi	r3,15
   43f0c:	bdacf03a 	xor	r22,r23,r22
   43f10:	12c00044 	addi	r11,r2,1
   43f14:	19009936 	bltu	r3,r4,4417c <__muldf3+0x340>
   43f18:	200890ba 	slli	r4,r4,2
   43f1c:	00c00134 	movhi	r3,4
   43f20:	18cfcc04 	addi	r3,r3,16176
   43f24:	20c9883a 	add	r4,r4,r3
   43f28:	20c00017 	ldw	r3,0(r4)
   43f2c:	1800683a 	jmp	r3
   43f30:	0004417c 	xorhi	zero,zero,4357
   43f34:	00043f90 	cmplti	zero,zero,4350
   43f38:	00043f90 	cmplti	zero,zero,4350
   43f3c:	00043f8c 	andi	zero,zero,4350
   43f40:	00044158 	cmpnei	zero,zero,4357
   43f44:	00044158 	cmpnei	zero,zero,4357
   43f48:	00044140 	call	4414 <__reset-0x3bbec>
   43f4c:	00043f8c 	andi	zero,zero,4350
   43f50:	00044158 	cmpnei	zero,zero,4357
   43f54:	00044140 	call	4414 <__reset-0x3bbec>
   43f58:	00044158 	cmpnei	zero,zero,4357
   43f5c:	00043f8c 	andi	zero,zero,4350
   43f60:	00044168 	cmpgeui	zero,zero,4357
   43f64:	00044168 	cmpgeui	zero,zero,4357
   43f68:	00044168 	cmpgeui	zero,zero,4357
   43f6c:	00044384 	movi	zero,4366
   43f70:	2404b03a 	or	r2,r4,r16
   43f74:	10006f1e 	bne	r2,zero,44134 <__muldf3+0x2f8>
   43f78:	04c00204 	movi	r19,8
   43f7c:	0021883a 	mov	r16,zero
   43f80:	0029883a 	mov	r20,zero
   43f84:	07000084 	movi	fp,2
   43f88:	003fcb06 	br	43eb8 <__alt_data_end+0xfffdcdb8>
   43f8c:	502d883a 	mov	r22,r10
   43f90:	00800084 	movi	r2,2
   43f94:	28805726 	beq	r5,r2,440f4 <__muldf3+0x2b8>
   43f98:	008000c4 	movi	r2,3
   43f9c:	28816626 	beq	r5,r2,44538 <__muldf3+0x6fc>
   43fa0:	00800044 	movi	r2,1
   43fa4:	2881411e 	bne	r5,r2,444ac <__muldf3+0x670>
   43fa8:	b02b883a 	mov	r21,r22
   43fac:	0005883a 	mov	r2,zero
   43fb0:	000b883a 	mov	r5,zero
   43fb4:	0029883a 	mov	r20,zero
   43fb8:	1004953a 	slli	r2,r2,20
   43fbc:	a8c03fcc 	andi	r3,r21,255
   43fc0:	04400434 	movhi	r17,16
   43fc4:	8c7fffc4 	addi	r17,r17,-1
   43fc8:	180697fa 	slli	r3,r3,31
   43fcc:	2c4a703a 	and	r5,r5,r17
   43fd0:	288ab03a 	or	r5,r5,r2
   43fd4:	28c6b03a 	or	r3,r5,r3
   43fd8:	a005883a 	mov	r2,r20
   43fdc:	dfc00c17 	ldw	ra,48(sp)
   43fe0:	df000b17 	ldw	fp,44(sp)
   43fe4:	ddc00a17 	ldw	r23,40(sp)
   43fe8:	dd800917 	ldw	r22,36(sp)
   43fec:	dd400817 	ldw	r21,32(sp)
   43ff0:	dd000717 	ldw	r20,28(sp)
   43ff4:	dcc00617 	ldw	r19,24(sp)
   43ff8:	dc800517 	ldw	r18,20(sp)
   43ffc:	dc400417 	ldw	r17,16(sp)
   44000:	dc000317 	ldw	r16,12(sp)
   44004:	dec00d04 	addi	sp,sp,52
   44008:	f800283a 	ret
   4400c:	2404b03a 	or	r2,r4,r16
   44010:	2027883a 	mov	r19,r4
   44014:	10004226 	beq	r2,zero,44120 <__muldf3+0x2e4>
   44018:	8000fc26 	beq	r16,zero,4440c <__muldf3+0x5d0>
   4401c:	8009883a 	mov	r4,r16
   44020:	d9800215 	stw	r6,8(sp)
   44024:	d9c00015 	stw	r7,0(sp)
   44028:	da400115 	stw	r9,4(sp)
   4402c:	004480c0 	call	4480c <__clzsi2>
   44030:	d9800217 	ldw	r6,8(sp)
   44034:	d9c00017 	ldw	r7,0(sp)
   44038:	da400117 	ldw	r9,4(sp)
   4403c:	113ffd44 	addi	r4,r2,-11
   44040:	00c00704 	movi	r3,28
   44044:	1900ed16 	blt	r3,r4,443fc <__muldf3+0x5c0>
   44048:	00c00744 	movi	r3,29
   4404c:	147ffe04 	addi	r17,r2,-8
   44050:	1907c83a 	sub	r3,r3,r4
   44054:	8460983a 	sll	r16,r16,r17
   44058:	98c6d83a 	srl	r3,r19,r3
   4405c:	9c68983a 	sll	r20,r19,r17
   44060:	1c20b03a 	or	r16,r3,r16
   44064:	1080fcc4 	addi	r2,r2,1011
   44068:	00a5c83a 	sub	r18,zero,r2
   4406c:	0027883a 	mov	r19,zero
   44070:	0039883a 	mov	fp,zero
   44074:	003f9006 	br	43eb8 <__alt_data_end+0xfffdcdb8>
   44078:	3446b03a 	or	r3,r6,r17
   4407c:	1800261e 	bne	r3,zero,44118 <__muldf3+0x2dc>
   44080:	0023883a 	mov	r17,zero
   44084:	0011883a 	mov	r8,zero
   44088:	01400084 	movi	r5,2
   4408c:	003f9c06 	br	43f00 <__alt_data_end+0xfffdce00>
   44090:	3446b03a 	or	r3,r6,r17
   44094:	18001c26 	beq	r3,zero,44108 <__muldf3+0x2cc>
   44098:	8800ce26 	beq	r17,zero,443d4 <__muldf3+0x598>
   4409c:	8809883a 	mov	r4,r17
   440a0:	d9800215 	stw	r6,8(sp)
   440a4:	da400115 	stw	r9,4(sp)
   440a8:	da800015 	stw	r10,0(sp)
   440ac:	004480c0 	call	4480c <__clzsi2>
   440b0:	d9800217 	ldw	r6,8(sp)
   440b4:	da400117 	ldw	r9,4(sp)
   440b8:	da800017 	ldw	r10,0(sp)
   440bc:	113ffd44 	addi	r4,r2,-11
   440c0:	00c00704 	movi	r3,28
   440c4:	1900bf16 	blt	r3,r4,443c4 <__muldf3+0x588>
   440c8:	00c00744 	movi	r3,29
   440cc:	123ffe04 	addi	r8,r2,-8
   440d0:	1907c83a 	sub	r3,r3,r4
   440d4:	8a22983a 	sll	r17,r17,r8
   440d8:	30c6d83a 	srl	r3,r6,r3
   440dc:	3210983a 	sll	r8,r6,r8
   440e0:	1c62b03a 	or	r17,r3,r17
   440e4:	1080fcc4 	addi	r2,r2,1011
   440e8:	0085c83a 	sub	r2,zero,r2
   440ec:	000b883a 	mov	r5,zero
   440f0:	003f8306 	br	43f00 <__alt_data_end+0xfffdce00>
   440f4:	b02b883a 	mov	r21,r22
   440f8:	0081ffc4 	movi	r2,2047
   440fc:	000b883a 	mov	r5,zero
   44100:	0029883a 	mov	r20,zero
   44104:	003fac06 	br	43fb8 <__alt_data_end+0xfffdceb8>
   44108:	0023883a 	mov	r17,zero
   4410c:	0011883a 	mov	r8,zero
   44110:	01400044 	movi	r5,1
   44114:	003f7a06 	br	43f00 <__alt_data_end+0xfffdce00>
   44118:	014000c4 	movi	r5,3
   4411c:	003f7806 	br	43f00 <__alt_data_end+0xfffdce00>
   44120:	04c00104 	movi	r19,4
   44124:	0021883a 	mov	r16,zero
   44128:	0029883a 	mov	r20,zero
   4412c:	07000044 	movi	fp,1
   44130:	003f6106 	br	43eb8 <__alt_data_end+0xfffdcdb8>
   44134:	04c00304 	movi	r19,12
   44138:	070000c4 	movi	fp,3
   4413c:	003f5e06 	br	43eb8 <__alt_data_end+0xfffdcdb8>
   44140:	01400434 	movhi	r5,16
   44144:	002b883a 	mov	r21,zero
   44148:	297fffc4 	addi	r5,r5,-1
   4414c:	053fffc4 	movi	r20,-1
   44150:	0081ffc4 	movi	r2,2047
   44154:	003f9806 	br	43fb8 <__alt_data_end+0xfffdceb8>
   44158:	8023883a 	mov	r17,r16
   4415c:	a011883a 	mov	r8,r20
   44160:	e00b883a 	mov	r5,fp
   44164:	003f8a06 	br	43f90 <__alt_data_end+0xfffdce90>
   44168:	8023883a 	mov	r17,r16
   4416c:	a011883a 	mov	r8,r20
   44170:	482d883a 	mov	r22,r9
   44174:	e00b883a 	mov	r5,fp
   44178:	003f8506 	br	43f90 <__alt_data_end+0xfffdce90>
   4417c:	a00ad43a 	srli	r5,r20,16
   44180:	401ad43a 	srli	r13,r8,16
   44184:	a53fffcc 	andi	r20,r20,65535
   44188:	423fffcc 	andi	r8,r8,65535
   4418c:	4519383a 	mul	r12,r8,r20
   44190:	4147383a 	mul	r3,r8,r5
   44194:	6d09383a 	mul	r4,r13,r20
   44198:	600cd43a 	srli	r6,r12,16
   4419c:	2b5d383a 	mul	r14,r5,r13
   441a0:	20c9883a 	add	r4,r4,r3
   441a4:	310d883a 	add	r6,r6,r4
   441a8:	30c0022e 	bgeu	r6,r3,441b4 <__muldf3+0x378>
   441ac:	00c00074 	movhi	r3,1
   441b0:	70dd883a 	add	r14,r14,r3
   441b4:	8826d43a 	srli	r19,r17,16
   441b8:	8bffffcc 	andi	r15,r17,65535
   441bc:	7d23383a 	mul	r17,r15,r20
   441c0:	7949383a 	mul	r4,r15,r5
   441c4:	9d29383a 	mul	r20,r19,r20
   441c8:	8814d43a 	srli	r10,r17,16
   441cc:	3012943a 	slli	r9,r6,16
   441d0:	a129883a 	add	r20,r20,r4
   441d4:	633fffcc 	andi	r12,r12,65535
   441d8:	5515883a 	add	r10,r10,r20
   441dc:	3006d43a 	srli	r3,r6,16
   441e0:	4b13883a 	add	r9,r9,r12
   441e4:	2ccb383a 	mul	r5,r5,r19
   441e8:	5100022e 	bgeu	r10,r4,441f4 <__muldf3+0x3b8>
   441ec:	01000074 	movhi	r4,1
   441f0:	290b883a 	add	r5,r5,r4
   441f4:	802ad43a 	srli	r21,r16,16
   441f8:	843fffcc 	andi	r16,r16,65535
   441fc:	440d383a 	mul	r6,r8,r16
   44200:	4565383a 	mul	r18,r8,r21
   44204:	8349383a 	mul	r4,r16,r13
   44208:	500e943a 	slli	r7,r10,16
   4420c:	3010d43a 	srli	r8,r6,16
   44210:	5028d43a 	srli	r20,r10,16
   44214:	2489883a 	add	r4,r4,r18
   44218:	8abfffcc 	andi	r10,r17,65535
   4421c:	3a95883a 	add	r10,r7,r10
   44220:	4119883a 	add	r12,r8,r4
   44224:	a169883a 	add	r20,r20,r5
   44228:	1a87883a 	add	r3,r3,r10
   4422c:	6d5b383a 	mul	r13,r13,r21
   44230:	6480022e 	bgeu	r12,r18,4423c <__muldf3+0x400>
   44234:	01000074 	movhi	r4,1
   44238:	691b883a 	add	r13,r13,r4
   4423c:	7c25383a 	mul	r18,r15,r16
   44240:	7d4b383a 	mul	r5,r15,r21
   44244:	84cf383a 	mul	r7,r16,r19
   44248:	901ed43a 	srli	r15,r18,16
   4424c:	6008d43a 	srli	r4,r12,16
   44250:	6010943a 	slli	r8,r12,16
   44254:	394f883a 	add	r7,r7,r5
   44258:	333fffcc 	andi	r12,r6,65535
   4425c:	79df883a 	add	r15,r15,r7
   44260:	235b883a 	add	r13,r4,r13
   44264:	9d63383a 	mul	r17,r19,r21
   44268:	4309883a 	add	r4,r8,r12
   4426c:	7940022e 	bgeu	r15,r5,44278 <__muldf3+0x43c>
   44270:	01400074 	movhi	r5,1
   44274:	8963883a 	add	r17,r17,r5
   44278:	780a943a 	slli	r5,r15,16
   4427c:	91bfffcc 	andi	r6,r18,65535
   44280:	70c7883a 	add	r3,r14,r3
   44284:	298d883a 	add	r6,r5,r6
   44288:	1a8f803a 	cmpltu	r7,r3,r10
   4428c:	350b883a 	add	r5,r6,r20
   44290:	20c7883a 	add	r3,r4,r3
   44294:	3955883a 	add	r10,r7,r5
   44298:	1909803a 	cmpltu	r4,r3,r4
   4429c:	6a91883a 	add	r8,r13,r10
   442a0:	780cd43a 	srli	r6,r15,16
   442a4:	2219883a 	add	r12,r4,r8
   442a8:	2d0b803a 	cmpltu	r5,r5,r20
   442ac:	51cf803a 	cmpltu	r7,r10,r7
   442b0:	29ceb03a 	or	r7,r5,r7
   442b4:	4351803a 	cmpltu	r8,r8,r13
   442b8:	610b803a 	cmpltu	r5,r12,r4
   442bc:	4148b03a 	or	r4,r8,r5
   442c0:	398f883a 	add	r7,r7,r6
   442c4:	3909883a 	add	r4,r7,r4
   442c8:	1810927a 	slli	r8,r3,9
   442cc:	2449883a 	add	r4,r4,r17
   442d0:	2008927a 	slli	r4,r4,9
   442d4:	6022d5fa 	srli	r17,r12,23
   442d8:	1806d5fa 	srli	r3,r3,23
   442dc:	4252b03a 	or	r9,r8,r9
   442e0:	600a927a 	slli	r5,r12,9
   442e4:	4810c03a 	cmpne	r8,r9,zero
   442e8:	2462b03a 	or	r17,r4,r17
   442ec:	40c6b03a 	or	r3,r8,r3
   442f0:	8900402c 	andhi	r4,r17,256
   442f4:	1950b03a 	or	r8,r3,r5
   442f8:	20000726 	beq	r4,zero,44318 <__muldf3+0x4dc>
   442fc:	4006d07a 	srli	r3,r8,1
   44300:	880497fa 	slli	r2,r17,31
   44304:	4200004c 	andi	r8,r8,1
   44308:	8822d07a 	srli	r17,r17,1
   4430c:	1a10b03a 	or	r8,r3,r8
   44310:	1210b03a 	or	r8,r2,r8
   44314:	5805883a 	mov	r2,r11
   44318:	1140ffc4 	addi	r5,r2,1023
   4431c:	0140440e 	bge	zero,r5,44430 <__muldf3+0x5f4>
   44320:	40c001cc 	andi	r3,r8,7
   44324:	18000726 	beq	r3,zero,44344 <__muldf3+0x508>
   44328:	40c003cc 	andi	r3,r8,15
   4432c:	01000104 	movi	r4,4
   44330:	19000426 	beq	r3,r4,44344 <__muldf3+0x508>
   44334:	4107883a 	add	r3,r8,r4
   44338:	1a11803a 	cmpltu	r8,r3,r8
   4433c:	8a23883a 	add	r17,r17,r8
   44340:	1811883a 	mov	r8,r3
   44344:	88c0402c 	andhi	r3,r17,256
   44348:	18000426 	beq	r3,zero,4435c <__muldf3+0x520>
   4434c:	11410004 	addi	r5,r2,1024
   44350:	00bfc034 	movhi	r2,65280
   44354:	10bfffc4 	addi	r2,r2,-1
   44358:	88a2703a 	and	r17,r17,r2
   4435c:	0081ff84 	movi	r2,2046
   44360:	117f6416 	blt	r2,r5,440f4 <__alt_data_end+0xfffdcff4>
   44364:	8828977a 	slli	r20,r17,29
   44368:	4010d0fa 	srli	r8,r8,3
   4436c:	8822927a 	slli	r17,r17,9
   44370:	2881ffcc 	andi	r2,r5,2047
   44374:	a228b03a 	or	r20,r20,r8
   44378:	880ad33a 	srli	r5,r17,12
   4437c:	b02b883a 	mov	r21,r22
   44380:	003f0d06 	br	43fb8 <__alt_data_end+0xfffdceb8>
   44384:	8080022c 	andhi	r2,r16,8
   44388:	10000926 	beq	r2,zero,443b0 <__muldf3+0x574>
   4438c:	8880022c 	andhi	r2,r17,8
   44390:	1000071e 	bne	r2,zero,443b0 <__muldf3+0x574>
   44394:	00800434 	movhi	r2,16
   44398:	89400234 	orhi	r5,r17,8
   4439c:	10bfffc4 	addi	r2,r2,-1
   443a0:	b82b883a 	mov	r21,r23
   443a4:	288a703a 	and	r5,r5,r2
   443a8:	4029883a 	mov	r20,r8
   443ac:	003f6806 	br	44150 <__alt_data_end+0xfffdd050>
   443b0:	00800434 	movhi	r2,16
   443b4:	81400234 	orhi	r5,r16,8
   443b8:	10bfffc4 	addi	r2,r2,-1
   443bc:	288a703a 	and	r5,r5,r2
   443c0:	003f6306 	br	44150 <__alt_data_end+0xfffdd050>
   443c4:	147ff604 	addi	r17,r2,-40
   443c8:	3462983a 	sll	r17,r6,r17
   443cc:	0011883a 	mov	r8,zero
   443d0:	003f4406 	br	440e4 <__alt_data_end+0xfffdcfe4>
   443d4:	3009883a 	mov	r4,r6
   443d8:	d9800215 	stw	r6,8(sp)
   443dc:	da400115 	stw	r9,4(sp)
   443e0:	da800015 	stw	r10,0(sp)
   443e4:	004480c0 	call	4480c <__clzsi2>
   443e8:	10800804 	addi	r2,r2,32
   443ec:	da800017 	ldw	r10,0(sp)
   443f0:	da400117 	ldw	r9,4(sp)
   443f4:	d9800217 	ldw	r6,8(sp)
   443f8:	003f3006 	br	440bc <__alt_data_end+0xfffdcfbc>
   443fc:	143ff604 	addi	r16,r2,-40
   44400:	9c20983a 	sll	r16,r19,r16
   44404:	0029883a 	mov	r20,zero
   44408:	003f1606 	br	44064 <__alt_data_end+0xfffdcf64>
   4440c:	d9800215 	stw	r6,8(sp)
   44410:	d9c00015 	stw	r7,0(sp)
   44414:	da400115 	stw	r9,4(sp)
   44418:	004480c0 	call	4480c <__clzsi2>
   4441c:	10800804 	addi	r2,r2,32
   44420:	da400117 	ldw	r9,4(sp)
   44424:	d9c00017 	ldw	r7,0(sp)
   44428:	d9800217 	ldw	r6,8(sp)
   4442c:	003f0306 	br	4403c <__alt_data_end+0xfffdcf3c>
   44430:	00c00044 	movi	r3,1
   44434:	1947c83a 	sub	r3,r3,r5
   44438:	00800e04 	movi	r2,56
   4443c:	10feda16 	blt	r2,r3,43fa8 <__alt_data_end+0xfffdcea8>
   44440:	008007c4 	movi	r2,31
   44444:	10c01b16 	blt	r2,r3,444b4 <__muldf3+0x678>
   44448:	00800804 	movi	r2,32
   4444c:	10c5c83a 	sub	r2,r2,r3
   44450:	888a983a 	sll	r5,r17,r2
   44454:	40c8d83a 	srl	r4,r8,r3
   44458:	4084983a 	sll	r2,r8,r2
   4445c:	88e2d83a 	srl	r17,r17,r3
   44460:	2906b03a 	or	r3,r5,r4
   44464:	1004c03a 	cmpne	r2,r2,zero
   44468:	1886b03a 	or	r3,r3,r2
   4446c:	188001cc 	andi	r2,r3,7
   44470:	10000726 	beq	r2,zero,44490 <__muldf3+0x654>
   44474:	188003cc 	andi	r2,r3,15
   44478:	01000104 	movi	r4,4
   4447c:	11000426 	beq	r2,r4,44490 <__muldf3+0x654>
   44480:	1805883a 	mov	r2,r3
   44484:	10c00104 	addi	r3,r2,4
   44488:	1885803a 	cmpltu	r2,r3,r2
   4448c:	88a3883a 	add	r17,r17,r2
   44490:	8880202c 	andhi	r2,r17,128
   44494:	10001c26 	beq	r2,zero,44508 <__muldf3+0x6cc>
   44498:	b02b883a 	mov	r21,r22
   4449c:	00800044 	movi	r2,1
   444a0:	000b883a 	mov	r5,zero
   444a4:	0029883a 	mov	r20,zero
   444a8:	003ec306 	br	43fb8 <__alt_data_end+0xfffdceb8>
   444ac:	5805883a 	mov	r2,r11
   444b0:	003f9906 	br	44318 <__alt_data_end+0xfffdd218>
   444b4:	00bff844 	movi	r2,-31
   444b8:	1145c83a 	sub	r2,r2,r5
   444bc:	8888d83a 	srl	r4,r17,r2
   444c0:	00800804 	movi	r2,32
   444c4:	18801a26 	beq	r3,r2,44530 <__muldf3+0x6f4>
   444c8:	00801004 	movi	r2,64
   444cc:	10c5c83a 	sub	r2,r2,r3
   444d0:	8884983a 	sll	r2,r17,r2
   444d4:	1204b03a 	or	r2,r2,r8
   444d8:	1004c03a 	cmpne	r2,r2,zero
   444dc:	2084b03a 	or	r2,r4,r2
   444e0:	144001cc 	andi	r17,r2,7
   444e4:	88000d1e 	bne	r17,zero,4451c <__muldf3+0x6e0>
   444e8:	000b883a 	mov	r5,zero
   444ec:	1028d0fa 	srli	r20,r2,3
   444f0:	b02b883a 	mov	r21,r22
   444f4:	0005883a 	mov	r2,zero
   444f8:	a468b03a 	or	r20,r20,r17
   444fc:	003eae06 	br	43fb8 <__alt_data_end+0xfffdceb8>
   44500:	1007883a 	mov	r3,r2
   44504:	0023883a 	mov	r17,zero
   44508:	880a927a 	slli	r5,r17,9
   4450c:	1805883a 	mov	r2,r3
   44510:	8822977a 	slli	r17,r17,29
   44514:	280ad33a 	srli	r5,r5,12
   44518:	003ff406 	br	444ec <__alt_data_end+0xfffdd3ec>
   4451c:	10c003cc 	andi	r3,r2,15
   44520:	01000104 	movi	r4,4
   44524:	193ff626 	beq	r3,r4,44500 <__alt_data_end+0xfffdd400>
   44528:	0023883a 	mov	r17,zero
   4452c:	003fd506 	br	44484 <__alt_data_end+0xfffdd384>
   44530:	0005883a 	mov	r2,zero
   44534:	003fe706 	br	444d4 <__alt_data_end+0xfffdd3d4>
   44538:	00800434 	movhi	r2,16
   4453c:	89400234 	orhi	r5,r17,8
   44540:	10bfffc4 	addi	r2,r2,-1
   44544:	b02b883a 	mov	r21,r22
   44548:	288a703a 	and	r5,r5,r2
   4454c:	4029883a 	mov	r20,r8
   44550:	003eff06 	br	44150 <__alt_data_end+0xfffdd050>

00044554 <__extendsfdf2>:
   44554:	200ad5fa 	srli	r5,r4,23
   44558:	defffd04 	addi	sp,sp,-12
   4455c:	dc400115 	stw	r17,4(sp)
   44560:	29403fcc 	andi	r5,r5,255
   44564:	29800044 	addi	r6,r5,1
   44568:	04402034 	movhi	r17,128
   4456c:	dc000015 	stw	r16,0(sp)
   44570:	8c7fffc4 	addi	r17,r17,-1
   44574:	dfc00215 	stw	ra,8(sp)
   44578:	31803fcc 	andi	r6,r6,255
   4457c:	00800044 	movi	r2,1
   44580:	8922703a 	and	r17,r17,r4
   44584:	2020d7fa 	srli	r16,r4,31
   44588:	1180110e 	bge	r2,r6,445d0 <__extendsfdf2+0x7c>
   4458c:	880cd0fa 	srli	r6,r17,3
   44590:	8822977a 	slli	r17,r17,29
   44594:	2940e004 	addi	r5,r5,896
   44598:	2941ffcc 	andi	r5,r5,2047
   4459c:	2804953a 	slli	r2,r5,20
   445a0:	01400434 	movhi	r5,16
   445a4:	800697fa 	slli	r3,r16,31
   445a8:	297fffc4 	addi	r5,r5,-1
   445ac:	314a703a 	and	r5,r6,r5
   445b0:	288ab03a 	or	r5,r5,r2
   445b4:	28c6b03a 	or	r3,r5,r3
   445b8:	8805883a 	mov	r2,r17
   445bc:	dfc00217 	ldw	ra,8(sp)
   445c0:	dc400117 	ldw	r17,4(sp)
   445c4:	dc000017 	ldw	r16,0(sp)
   445c8:	dec00304 	addi	sp,sp,12
   445cc:	f800283a 	ret
   445d0:	2800111e 	bne	r5,zero,44618 <__extendsfdf2+0xc4>
   445d4:	88001c26 	beq	r17,zero,44648 <__extendsfdf2+0xf4>
   445d8:	8809883a 	mov	r4,r17
   445dc:	004480c0 	call	4480c <__clzsi2>
   445e0:	00c00284 	movi	r3,10
   445e4:	18801b16 	blt	r3,r2,44654 <__extendsfdf2+0x100>
   445e8:	018002c4 	movi	r6,11
   445ec:	308dc83a 	sub	r6,r6,r2
   445f0:	11000544 	addi	r4,r2,21
   445f4:	8986d83a 	srl	r3,r17,r6
   445f8:	8922983a 	sll	r17,r17,r4
   445fc:	0180e244 	movi	r6,905
   44600:	01400434 	movhi	r5,16
   44604:	3085c83a 	sub	r2,r6,r2
   44608:	297fffc4 	addi	r5,r5,-1
   4460c:	194c703a 	and	r6,r3,r5
   44610:	1141ffcc 	andi	r5,r2,2047
   44614:	003fe006 	br	44598 <__alt_data_end+0xfffdd498>
   44618:	88000826 	beq	r17,zero,4463c <__extendsfdf2+0xe8>
   4461c:	880cd0fa 	srli	r6,r17,3
   44620:	00800434 	movhi	r2,16
   44624:	10bfffc4 	addi	r2,r2,-1
   44628:	31800234 	orhi	r6,r6,8
   4462c:	8822977a 	slli	r17,r17,29
   44630:	308c703a 	and	r6,r6,r2
   44634:	0141ffc4 	movi	r5,2047
   44638:	003fd706 	br	44598 <__alt_data_end+0xfffdd498>
   4463c:	0141ffc4 	movi	r5,2047
   44640:	000d883a 	mov	r6,zero
   44644:	003fd406 	br	44598 <__alt_data_end+0xfffdd498>
   44648:	000b883a 	mov	r5,zero
   4464c:	000d883a 	mov	r6,zero
   44650:	003fd106 	br	44598 <__alt_data_end+0xfffdd498>
   44654:	11bffd44 	addi	r6,r2,-11
   44658:	8986983a 	sll	r3,r17,r6
   4465c:	0023883a 	mov	r17,zero
   44660:	003fe606 	br	445fc <__alt_data_end+0xfffdd4fc>

00044664 <__truncdfsf2>:
   44664:	2810d53a 	srli	r8,r5,20
   44668:	01c00434 	movhi	r7,16
   4466c:	39ffffc4 	addi	r7,r7,-1
   44670:	29ce703a 	and	r7,r5,r7
   44674:	4201ffcc 	andi	r8,r8,2047
   44678:	380e90fa 	slli	r7,r7,3
   4467c:	200cd77a 	srli	r6,r4,29
   44680:	42400044 	addi	r9,r8,1
   44684:	4a41ffcc 	andi	r9,r9,2047
   44688:	00c00044 	movi	r3,1
   4468c:	280ad7fa 	srli	r5,r5,31
   44690:	31ceb03a 	or	r7,r6,r7
   44694:	200490fa 	slli	r2,r4,3
   44698:	1a40230e 	bge	r3,r9,44728 <__truncdfsf2+0xc4>
   4469c:	40ff2004 	addi	r3,r8,-896
   446a0:	01803f84 	movi	r6,254
   446a4:	30c01516 	blt	r6,r3,446fc <__truncdfsf2+0x98>
   446a8:	00c0380e 	bge	zero,r3,4478c <__truncdfsf2+0x128>
   446ac:	200c91ba 	slli	r6,r4,6
   446b0:	380e90fa 	slli	r7,r7,3
   446b4:	1004d77a 	srli	r2,r2,29
   446b8:	300cc03a 	cmpne	r6,r6,zero
   446bc:	31ccb03a 	or	r6,r6,r7
   446c0:	308cb03a 	or	r6,r6,r2
   446c4:	308001cc 	andi	r2,r6,7
   446c8:	10000426 	beq	r2,zero,446dc <__truncdfsf2+0x78>
   446cc:	308003cc 	andi	r2,r6,15
   446d0:	01000104 	movi	r4,4
   446d4:	11000126 	beq	r2,r4,446dc <__truncdfsf2+0x78>
   446d8:	31800104 	addi	r6,r6,4
   446dc:	3081002c 	andhi	r2,r6,1024
   446e0:	10001626 	beq	r2,zero,4473c <__truncdfsf2+0xd8>
   446e4:	18c00044 	addi	r3,r3,1
   446e8:	00803fc4 	movi	r2,255
   446ec:	18800326 	beq	r3,r2,446fc <__truncdfsf2+0x98>
   446f0:	300c91ba 	slli	r6,r6,6
   446f4:	300cd27a 	srli	r6,r6,9
   446f8:	00000206 	br	44704 <__truncdfsf2+0xa0>
   446fc:	00ffffc4 	movi	r3,-1
   44700:	000d883a 	mov	r6,zero
   44704:	18c03fcc 	andi	r3,r3,255
   44708:	180895fa 	slli	r4,r3,23
   4470c:	00c02034 	movhi	r3,128
   44710:	280a97fa 	slli	r5,r5,31
   44714:	18ffffc4 	addi	r3,r3,-1
   44718:	30c6703a 	and	r3,r6,r3
   4471c:	1906b03a 	or	r3,r3,r4
   44720:	1944b03a 	or	r2,r3,r5
   44724:	f800283a 	ret
   44728:	40000b1e 	bne	r8,zero,44758 <__truncdfsf2+0xf4>
   4472c:	388cb03a 	or	r6,r7,r2
   44730:	0007883a 	mov	r3,zero
   44734:	30000426 	beq	r6,zero,44748 <__truncdfsf2+0xe4>
   44738:	01800144 	movi	r6,5
   4473c:	00803fc4 	movi	r2,255
   44740:	300cd0fa 	srli	r6,r6,3
   44744:	18800a26 	beq	r3,r2,44770 <__truncdfsf2+0x10c>
   44748:	00802034 	movhi	r2,128
   4474c:	10bfffc4 	addi	r2,r2,-1
   44750:	308c703a 	and	r6,r6,r2
   44754:	003feb06 	br	44704 <__alt_data_end+0xfffdd604>
   44758:	3888b03a 	or	r4,r7,r2
   4475c:	203fe726 	beq	r4,zero,446fc <__alt_data_end+0xfffdd5fc>
   44760:	380c90fa 	slli	r6,r7,3
   44764:	00c03fc4 	movi	r3,255
   44768:	31808034 	orhi	r6,r6,512
   4476c:	003fd506 	br	446c4 <__alt_data_end+0xfffdd5c4>
   44770:	303fe226 	beq	r6,zero,446fc <__alt_data_end+0xfffdd5fc>
   44774:	00802034 	movhi	r2,128
   44778:	31801034 	orhi	r6,r6,64
   4477c:	10bfffc4 	addi	r2,r2,-1
   44780:	00ffffc4 	movi	r3,-1
   44784:	308c703a 	and	r6,r6,r2
   44788:	003fde06 	br	44704 <__alt_data_end+0xfffdd604>
   4478c:	013ffa44 	movi	r4,-23
   44790:	19000e16 	blt	r3,r4,447cc <__truncdfsf2+0x168>
   44794:	01000784 	movi	r4,30
   44798:	20c9c83a 	sub	r4,r4,r3
   4479c:	018007c4 	movi	r6,31
   447a0:	39c02034 	orhi	r7,r7,128
   447a4:	31000b16 	blt	r6,r4,447d4 <__truncdfsf2+0x170>
   447a8:	423f2084 	addi	r8,r8,-894
   447ac:	120c983a 	sll	r6,r2,r8
   447b0:	3a0e983a 	sll	r7,r7,r8
   447b4:	1104d83a 	srl	r2,r2,r4
   447b8:	300cc03a 	cmpne	r6,r6,zero
   447bc:	31ceb03a 	or	r7,r6,r7
   447c0:	388cb03a 	or	r6,r7,r2
   447c4:	0007883a 	mov	r3,zero
   447c8:	003fbe06 	br	446c4 <__alt_data_end+0xfffdd5c4>
   447cc:	0007883a 	mov	r3,zero
   447d0:	003fd906 	br	44738 <__alt_data_end+0xfffdd638>
   447d4:	01bfff84 	movi	r6,-2
   447d8:	30cdc83a 	sub	r6,r6,r3
   447dc:	00c00804 	movi	r3,32
   447e0:	398cd83a 	srl	r6,r7,r6
   447e4:	20c00726 	beq	r4,r3,44804 <__truncdfsf2+0x1a0>
   447e8:	423f2884 	addi	r8,r8,-862
   447ec:	3a0e983a 	sll	r7,r7,r8
   447f0:	3884b03a 	or	r2,r7,r2
   447f4:	1004c03a 	cmpne	r2,r2,zero
   447f8:	118cb03a 	or	r6,r2,r6
   447fc:	0007883a 	mov	r3,zero
   44800:	003fb006 	br	446c4 <__alt_data_end+0xfffdd5c4>
   44804:	000f883a 	mov	r7,zero
   44808:	003ff906 	br	447f0 <__alt_data_end+0xfffdd6f0>

0004480c <__clzsi2>:
   4480c:	00bfffd4 	movui	r2,65535
   44810:	11000536 	bltu	r2,r4,44828 <__clzsi2+0x1c>
   44814:	00803fc4 	movi	r2,255
   44818:	11000f36 	bltu	r2,r4,44858 <__clzsi2+0x4c>
   4481c:	00800804 	movi	r2,32
   44820:	0007883a 	mov	r3,zero
   44824:	00000506 	br	4483c <__clzsi2+0x30>
   44828:	00804034 	movhi	r2,256
   4482c:	10bfffc4 	addi	r2,r2,-1
   44830:	11000c2e 	bgeu	r2,r4,44864 <__clzsi2+0x58>
   44834:	00800204 	movi	r2,8
   44838:	00c00604 	movi	r3,24
   4483c:	20c8d83a 	srl	r4,r4,r3
   44840:	00c00174 	movhi	r3,5
   44844:	18e42504 	addi	r3,r3,-28524
   44848:	1909883a 	add	r4,r3,r4
   4484c:	20c00003 	ldbu	r3,0(r4)
   44850:	10c5c83a 	sub	r2,r2,r3
   44854:	f800283a 	ret
   44858:	00800604 	movi	r2,24
   4485c:	00c00204 	movi	r3,8
   44860:	003ff606 	br	4483c <__alt_data_end+0xfffdd73c>
   44864:	00800404 	movi	r2,16
   44868:	1007883a 	mov	r3,r2
   4486c:	003ff306 	br	4483c <__alt_data_end+0xfffdd73c>

00044870 <__errno>:
   44870:	00800174 	movhi	r2,5
   44874:	10a54704 	addi	r2,r2,-27364
   44878:	10800017 	ldw	r2,0(r2)
   4487c:	f800283a 	ret

00044880 <_printf_r>:
   44880:	defffd04 	addi	sp,sp,-12
   44884:	dfc00015 	stw	ra,0(sp)
   44888:	d9800115 	stw	r6,4(sp)
   4488c:	d9c00215 	stw	r7,8(sp)
   44890:	20c00217 	ldw	r3,8(r4)
   44894:	01800134 	movhi	r6,4
   44898:	3193d904 	addi	r6,r6,20324
   4489c:	19800115 	stw	r6,4(r3)
   448a0:	280d883a 	mov	r6,r5
   448a4:	21400217 	ldw	r5,8(r4)
   448a8:	d9c00104 	addi	r7,sp,4
   448ac:	0044a240 	call	44a24 <___vfprintf_internal_r>
   448b0:	dfc00017 	ldw	ra,0(sp)
   448b4:	dec00304 	addi	sp,sp,12
   448b8:	f800283a 	ret

000448bc <printf>:
   448bc:	defffc04 	addi	sp,sp,-16
   448c0:	dfc00015 	stw	ra,0(sp)
   448c4:	d9400115 	stw	r5,4(sp)
   448c8:	d9800215 	stw	r6,8(sp)
   448cc:	d9c00315 	stw	r7,12(sp)
   448d0:	00800174 	movhi	r2,5
   448d4:	10a54704 	addi	r2,r2,-27364
   448d8:	10800017 	ldw	r2,0(r2)
   448dc:	01400134 	movhi	r5,4
   448e0:	2953d904 	addi	r5,r5,20324
   448e4:	10c00217 	ldw	r3,8(r2)
   448e8:	d9800104 	addi	r6,sp,4
   448ec:	19400115 	stw	r5,4(r3)
   448f0:	200b883a 	mov	r5,r4
   448f4:	11000217 	ldw	r4,8(r2)
   448f8:	0044f480 	call	44f48 <__vfprintf_internal>
   448fc:	dfc00017 	ldw	ra,0(sp)
   44900:	dec00404 	addi	sp,sp,16
   44904:	f800283a 	ret

00044908 <_puts_r>:
   44908:	defffd04 	addi	sp,sp,-12
   4490c:	dc000015 	stw	r16,0(sp)
   44910:	2021883a 	mov	r16,r4
   44914:	2809883a 	mov	r4,r5
   44918:	dfc00215 	stw	ra,8(sp)
   4491c:	dc400115 	stw	r17,4(sp)
   44920:	2823883a 	mov	r17,r5
   44924:	004499c0 	call	4499c <strlen>
   44928:	81400217 	ldw	r5,8(r16)
   4492c:	01000134 	movhi	r4,4
   44930:	2113d904 	addi	r4,r4,20324
   44934:	29000115 	stw	r4,4(r5)
   44938:	100f883a 	mov	r7,r2
   4493c:	880d883a 	mov	r6,r17
   44940:	8009883a 	mov	r4,r16
   44944:	0044f640 	call	44f64 <__sfvwrite_small_dev>
   44948:	00ffffc4 	movi	r3,-1
   4494c:	10c00926 	beq	r2,r3,44974 <_puts_r+0x6c>
   44950:	81400217 	ldw	r5,8(r16)
   44954:	01800174 	movhi	r6,5
   44958:	01c00044 	movi	r7,1
   4495c:	28800117 	ldw	r2,4(r5)
   44960:	31a46504 	addi	r6,r6,-28268
   44964:	8009883a 	mov	r4,r16
   44968:	103ee83a 	callr	r2
   4496c:	10bfffe0 	cmpeqi	r2,r2,-1
   44970:	0085c83a 	sub	r2,zero,r2
   44974:	dfc00217 	ldw	ra,8(sp)
   44978:	dc400117 	ldw	r17,4(sp)
   4497c:	dc000017 	ldw	r16,0(sp)
   44980:	dec00304 	addi	sp,sp,12
   44984:	f800283a 	ret

00044988 <puts>:
   44988:	00800174 	movhi	r2,5
   4498c:	10a54704 	addi	r2,r2,-27364
   44990:	200b883a 	mov	r5,r4
   44994:	11000017 	ldw	r4,0(r2)
   44998:	00449081 	jmpi	44908 <_puts_r>

0004499c <strlen>:
   4499c:	2005883a 	mov	r2,r4
   449a0:	10c00007 	ldb	r3,0(r2)
   449a4:	18000226 	beq	r3,zero,449b0 <strlen+0x14>
   449a8:	10800044 	addi	r2,r2,1
   449ac:	003ffc06 	br	449a0 <__alt_data_end+0xfffdd8a0>
   449b0:	1105c83a 	sub	r2,r2,r4
   449b4:	f800283a 	ret

000449b8 <print_repeat>:
   449b8:	defffb04 	addi	sp,sp,-20
   449bc:	dc800315 	stw	r18,12(sp)
   449c0:	dc400215 	stw	r17,8(sp)
   449c4:	dc000115 	stw	r16,4(sp)
   449c8:	dfc00415 	stw	ra,16(sp)
   449cc:	2025883a 	mov	r18,r4
   449d0:	2823883a 	mov	r17,r5
   449d4:	d9800005 	stb	r6,0(sp)
   449d8:	3821883a 	mov	r16,r7
   449dc:	04000a0e 	bge	zero,r16,44a08 <print_repeat+0x50>
   449e0:	88800117 	ldw	r2,4(r17)
   449e4:	01c00044 	movi	r7,1
   449e8:	d80d883a 	mov	r6,sp
   449ec:	880b883a 	mov	r5,r17
   449f0:	9009883a 	mov	r4,r18
   449f4:	103ee83a 	callr	r2
   449f8:	843fffc4 	addi	r16,r16,-1
   449fc:	103ff726 	beq	r2,zero,449dc <__alt_data_end+0xfffdd8dc>
   44a00:	00bfffc4 	movi	r2,-1
   44a04:	00000106 	br	44a0c <print_repeat+0x54>
   44a08:	0005883a 	mov	r2,zero
   44a0c:	dfc00417 	ldw	ra,16(sp)
   44a10:	dc800317 	ldw	r18,12(sp)
   44a14:	dc400217 	ldw	r17,8(sp)
   44a18:	dc000117 	ldw	r16,4(sp)
   44a1c:	dec00504 	addi	sp,sp,20
   44a20:	f800283a 	ret

00044a24 <___vfprintf_internal_r>:
   44a24:	deffe504 	addi	sp,sp,-108
   44a28:	d8c00804 	addi	r3,sp,32
   44a2c:	df001915 	stw	fp,100(sp)
   44a30:	ddc01815 	stw	r23,96(sp)
   44a34:	dd801715 	stw	r22,92(sp)
   44a38:	dd401615 	stw	r21,88(sp)
   44a3c:	dd001515 	stw	r20,84(sp)
   44a40:	dcc01415 	stw	r19,80(sp)
   44a44:	dc801315 	stw	r18,76(sp)
   44a48:	dc401215 	stw	r17,72(sp)
   44a4c:	dc001115 	stw	r16,68(sp)
   44a50:	dfc01a15 	stw	ra,104(sp)
   44a54:	2027883a 	mov	r19,r4
   44a58:	2839883a 	mov	fp,r5
   44a5c:	382d883a 	mov	r22,r7
   44a60:	d9800f15 	stw	r6,60(sp)
   44a64:	0021883a 	mov	r16,zero
   44a68:	d8000e15 	stw	zero,56(sp)
   44a6c:	002f883a 	mov	r23,zero
   44a70:	002b883a 	mov	r21,zero
   44a74:	0025883a 	mov	r18,zero
   44a78:	0023883a 	mov	r17,zero
   44a7c:	d8000c15 	stw	zero,48(sp)
   44a80:	d8000b15 	stw	zero,44(sp)
   44a84:	0029883a 	mov	r20,zero
   44a88:	d8c00915 	stw	r3,36(sp)
   44a8c:	d8c00f17 	ldw	r3,60(sp)
   44a90:	19000003 	ldbu	r4,0(r3)
   44a94:	20803fcc 	andi	r2,r4,255
   44a98:	1080201c 	xori	r2,r2,128
   44a9c:	10bfe004 	addi	r2,r2,-128
   44aa0:	10011c26 	beq	r2,zero,44f14 <___vfprintf_internal_r+0x4f0>
   44aa4:	00c00044 	movi	r3,1
   44aa8:	a0c01426 	beq	r20,r3,44afc <___vfprintf_internal_r+0xd8>
   44aac:	1d000216 	blt	r3,r20,44ab8 <___vfprintf_internal_r+0x94>
   44ab0:	a0000626 	beq	r20,zero,44acc <___vfprintf_internal_r+0xa8>
   44ab4:	00011306 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44ab8:	01400084 	movi	r5,2
   44abc:	a1401d26 	beq	r20,r5,44b34 <___vfprintf_internal_r+0x110>
   44ac0:	014000c4 	movi	r5,3
   44ac4:	a1402926 	beq	r20,r5,44b6c <___vfprintf_internal_r+0x148>
   44ac8:	00010e06 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44acc:	01400944 	movi	r5,37
   44ad0:	1140fb26 	beq	r2,r5,44ec0 <___vfprintf_internal_r+0x49c>
   44ad4:	e0800117 	ldw	r2,4(fp)
   44ad8:	d9000005 	stb	r4,0(sp)
   44adc:	01c00044 	movi	r7,1
   44ae0:	d80d883a 	mov	r6,sp
   44ae4:	e00b883a 	mov	r5,fp
   44ae8:	9809883a 	mov	r4,r19
   44aec:	103ee83a 	callr	r2
   44af0:	1000d61e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44af4:	84000044 	addi	r16,r16,1
   44af8:	00010206 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44afc:	01400c04 	movi	r5,48
   44b00:	1140f826 	beq	r2,r5,44ee4 <___vfprintf_internal_r+0x4c0>
   44b04:	01400944 	movi	r5,37
   44b08:	11400a1e 	bne	r2,r5,44b34 <___vfprintf_internal_r+0x110>
   44b0c:	d8800005 	stb	r2,0(sp)
   44b10:	e0800117 	ldw	r2,4(fp)
   44b14:	a00f883a 	mov	r7,r20
   44b18:	d80d883a 	mov	r6,sp
   44b1c:	e00b883a 	mov	r5,fp
   44b20:	9809883a 	mov	r4,r19
   44b24:	103ee83a 	callr	r2
   44b28:	1000c81e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44b2c:	84000044 	addi	r16,r16,1
   44b30:	0000f306 	br	44f00 <___vfprintf_internal_r+0x4dc>
   44b34:	217ff404 	addi	r5,r4,-48
   44b38:	29403fcc 	andi	r5,r5,255
   44b3c:	00c00244 	movi	r3,9
   44b40:	19400736 	bltu	r3,r5,44b60 <___vfprintf_internal_r+0x13c>
   44b44:	00bfffc4 	movi	r2,-1
   44b48:	88800226 	beq	r17,r2,44b54 <___vfprintf_internal_r+0x130>
   44b4c:	8c4002a4 	muli	r17,r17,10
   44b50:	00000106 	br	44b58 <___vfprintf_internal_r+0x134>
   44b54:	0023883a 	mov	r17,zero
   44b58:	2c63883a 	add	r17,r5,r17
   44b5c:	0000e206 	br	44ee8 <___vfprintf_internal_r+0x4c4>
   44b60:	01400b84 	movi	r5,46
   44b64:	1140e426 	beq	r2,r5,44ef8 <___vfprintf_internal_r+0x4d4>
   44b68:	05000084 	movi	r20,2
   44b6c:	213ff404 	addi	r4,r4,-48
   44b70:	21003fcc 	andi	r4,r4,255
   44b74:	00c00244 	movi	r3,9
   44b78:	19000736 	bltu	r3,r4,44b98 <___vfprintf_internal_r+0x174>
   44b7c:	00bfffc4 	movi	r2,-1
   44b80:	90800226 	beq	r18,r2,44b8c <___vfprintf_internal_r+0x168>
   44b84:	948002a4 	muli	r18,r18,10
   44b88:	00000106 	br	44b90 <___vfprintf_internal_r+0x16c>
   44b8c:	0025883a 	mov	r18,zero
   44b90:	24a5883a 	add	r18,r4,r18
   44b94:	0000db06 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44b98:	00c01b04 	movi	r3,108
   44b9c:	10c0d426 	beq	r2,r3,44ef0 <___vfprintf_internal_r+0x4cc>
   44ba0:	013fffc4 	movi	r4,-1
   44ba4:	91000226 	beq	r18,r4,44bb0 <___vfprintf_internal_r+0x18c>
   44ba8:	d8000b15 	stw	zero,44(sp)
   44bac:	00000106 	br	44bb4 <___vfprintf_internal_r+0x190>
   44bb0:	04800044 	movi	r18,1
   44bb4:	01001a44 	movi	r4,105
   44bb8:	11001626 	beq	r2,r4,44c14 <___vfprintf_internal_r+0x1f0>
   44bbc:	20800916 	blt	r4,r2,44be4 <___vfprintf_internal_r+0x1c0>
   44bc0:	010018c4 	movi	r4,99
   44bc4:	11008a26 	beq	r2,r4,44df0 <___vfprintf_internal_r+0x3cc>
   44bc8:	01001904 	movi	r4,100
   44bcc:	11001126 	beq	r2,r4,44c14 <___vfprintf_internal_r+0x1f0>
   44bd0:	01001604 	movi	r4,88
   44bd4:	1100ca1e 	bne	r2,r4,44f00 <___vfprintf_internal_r+0x4dc>
   44bd8:	00c00044 	movi	r3,1
   44bdc:	d8c00e15 	stw	r3,56(sp)
   44be0:	00001406 	br	44c34 <___vfprintf_internal_r+0x210>
   44be4:	01001cc4 	movi	r4,115
   44be8:	11009a26 	beq	r2,r4,44e54 <___vfprintf_internal_r+0x430>
   44bec:	20800416 	blt	r4,r2,44c00 <___vfprintf_internal_r+0x1dc>
   44bf0:	01001bc4 	movi	r4,111
   44bf4:	1100c21e 	bne	r2,r4,44f00 <___vfprintf_internal_r+0x4dc>
   44bf8:	05400204 	movi	r21,8
   44bfc:	00000e06 	br	44c38 <___vfprintf_internal_r+0x214>
   44c00:	01001d44 	movi	r4,117
   44c04:	11000c26 	beq	r2,r4,44c38 <___vfprintf_internal_r+0x214>
   44c08:	01001e04 	movi	r4,120
   44c0c:	11000926 	beq	r2,r4,44c34 <___vfprintf_internal_r+0x210>
   44c10:	0000bb06 	br	44f00 <___vfprintf_internal_r+0x4dc>
   44c14:	b5000104 	addi	r20,r22,4
   44c18:	b8000726 	beq	r23,zero,44c38 <___vfprintf_internal_r+0x214>
   44c1c:	dd000d15 	stw	r20,52(sp)
   44c20:	b5800017 	ldw	r22,0(r22)
   44c24:	b000080e 	bge	r22,zero,44c48 <___vfprintf_internal_r+0x224>
   44c28:	05adc83a 	sub	r22,zero,r22
   44c2c:	02800044 	movi	r10,1
   44c30:	00000606 	br	44c4c <___vfprintf_internal_r+0x228>
   44c34:	05400404 	movi	r21,16
   44c38:	b0c00104 	addi	r3,r22,4
   44c3c:	d8c00d15 	stw	r3,52(sp)
   44c40:	b5800017 	ldw	r22,0(r22)
   44c44:	002f883a 	mov	r23,zero
   44c48:	0015883a 	mov	r10,zero
   44c4c:	d829883a 	mov	r20,sp
   44c50:	b0001426 	beq	r22,zero,44ca4 <___vfprintf_internal_r+0x280>
   44c54:	b009883a 	mov	r4,r22
   44c58:	a80b883a 	mov	r5,r21
   44c5c:	da801015 	stw	r10,64(sp)
   44c60:	00416640 	call	41664 <__udivsi3>
   44c64:	1549383a 	mul	r4,r2,r21
   44c68:	00c00244 	movi	r3,9
   44c6c:	da801017 	ldw	r10,64(sp)
   44c70:	b12dc83a 	sub	r22,r22,r4
   44c74:	1d800216 	blt	r3,r22,44c80 <___vfprintf_internal_r+0x25c>
   44c78:	b5800c04 	addi	r22,r22,48
   44c7c:	00000506 	br	44c94 <___vfprintf_internal_r+0x270>
   44c80:	d8c00e17 	ldw	r3,56(sp)
   44c84:	18000226 	beq	r3,zero,44c90 <___vfprintf_internal_r+0x26c>
   44c88:	b5800dc4 	addi	r22,r22,55
   44c8c:	00000106 	br	44c94 <___vfprintf_internal_r+0x270>
   44c90:	b58015c4 	addi	r22,r22,87
   44c94:	a5800005 	stb	r22,0(r20)
   44c98:	a5000044 	addi	r20,r20,1
   44c9c:	102d883a 	mov	r22,r2
   44ca0:	003feb06 	br	44c50 <__alt_data_end+0xfffddb50>
   44ca4:	a6c7c83a 	sub	r3,r20,sp
   44ca8:	d8c00a15 	stw	r3,40(sp)
   44cac:	90c5c83a 	sub	r2,r18,r3
   44cb0:	00800a0e 	bge	zero,r2,44cdc <___vfprintf_internal_r+0x2b8>
   44cb4:	a085883a 	add	r2,r20,r2
   44cb8:	01400c04 	movi	r5,48
   44cbc:	d8c00917 	ldw	r3,36(sp)
   44cc0:	a009883a 	mov	r4,r20
   44cc4:	a0c0032e 	bgeu	r20,r3,44cd4 <___vfprintf_internal_r+0x2b0>
   44cc8:	a5000044 	addi	r20,r20,1
   44ccc:	21400005 	stb	r5,0(r4)
   44cd0:	a0bffa1e 	bne	r20,r2,44cbc <__alt_data_end+0xfffddbbc>
   44cd4:	a6c7c83a 	sub	r3,r20,sp
   44cd8:	d8c00a15 	stw	r3,40(sp)
   44cdc:	d8c00a17 	ldw	r3,40(sp)
   44ce0:	50d3883a 	add	r9,r10,r3
   44ce4:	d8c00b17 	ldw	r3,44(sp)
   44ce8:	8a6dc83a 	sub	r22,r17,r9
   44cec:	18001726 	beq	r3,zero,44d4c <___vfprintf_internal_r+0x328>
   44cf0:	50000a26 	beq	r10,zero,44d1c <___vfprintf_internal_r+0x2f8>
   44cf4:	00800b44 	movi	r2,45
   44cf8:	d8800805 	stb	r2,32(sp)
   44cfc:	e0800117 	ldw	r2,4(fp)
   44d00:	01c00044 	movi	r7,1
   44d04:	d9800804 	addi	r6,sp,32
   44d08:	e00b883a 	mov	r5,fp
   44d0c:	9809883a 	mov	r4,r19
   44d10:	103ee83a 	callr	r2
   44d14:	10004d1e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44d18:	84000044 	addi	r16,r16,1
   44d1c:	0580070e 	bge	zero,r22,44d3c <___vfprintf_internal_r+0x318>
   44d20:	b00f883a 	mov	r7,r22
   44d24:	01800c04 	movi	r6,48
   44d28:	e00b883a 	mov	r5,fp
   44d2c:	9809883a 	mov	r4,r19
   44d30:	00449b80 	call	449b8 <print_repeat>
   44d34:	1000451e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44d38:	85a1883a 	add	r16,r16,r22
   44d3c:	d8c00a17 	ldw	r3,40(sp)
   44d40:	a013883a 	mov	r9,r20
   44d44:	1d2dc83a 	sub	r22,r3,r20
   44d48:	00002206 	br	44dd4 <___vfprintf_internal_r+0x3b0>
   44d4c:	0580090e 	bge	zero,r22,44d74 <___vfprintf_internal_r+0x350>
   44d50:	b00f883a 	mov	r7,r22
   44d54:	01800804 	movi	r6,32
   44d58:	e00b883a 	mov	r5,fp
   44d5c:	9809883a 	mov	r4,r19
   44d60:	da801015 	stw	r10,64(sp)
   44d64:	00449b80 	call	449b8 <print_repeat>
   44d68:	da801017 	ldw	r10,64(sp)
   44d6c:	1000371e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44d70:	85a1883a 	add	r16,r16,r22
   44d74:	503ff126 	beq	r10,zero,44d3c <__alt_data_end+0xfffddc3c>
   44d78:	00800b44 	movi	r2,45
   44d7c:	d8800805 	stb	r2,32(sp)
   44d80:	e0800117 	ldw	r2,4(fp)
   44d84:	01c00044 	movi	r7,1
   44d88:	d9800804 	addi	r6,sp,32
   44d8c:	e00b883a 	mov	r5,fp
   44d90:	9809883a 	mov	r4,r19
   44d94:	103ee83a 	callr	r2
   44d98:	10002c1e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44d9c:	84000044 	addi	r16,r16,1
   44da0:	003fe606 	br	44d3c <__alt_data_end+0xfffddc3c>
   44da4:	4a7fffc4 	addi	r9,r9,-1
   44da8:	48800003 	ldbu	r2,0(r9)
   44dac:	01c00044 	movi	r7,1
   44db0:	d9800804 	addi	r6,sp,32
   44db4:	d8800805 	stb	r2,32(sp)
   44db8:	e0800117 	ldw	r2,4(fp)
   44dbc:	e00b883a 	mov	r5,fp
   44dc0:	da401015 	stw	r9,64(sp)
   44dc4:	9809883a 	mov	r4,r19
   44dc8:	103ee83a 	callr	r2
   44dcc:	da401017 	ldw	r9,64(sp)
   44dd0:	10001e1e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44dd4:	8245c83a 	sub	r2,r16,r9
   44dd8:	4d89883a 	add	r4,r9,r22
   44ddc:	a085883a 	add	r2,r20,r2
   44de0:	013ff016 	blt	zero,r4,44da4 <__alt_data_end+0xfffddca4>
   44de4:	1021883a 	mov	r16,r2
   44de8:	dd800d17 	ldw	r22,52(sp)
   44dec:	00004406 	br	44f00 <___vfprintf_internal_r+0x4dc>
   44df0:	00800044 	movi	r2,1
   44df4:	1440080e 	bge	r2,r17,44e18 <___vfprintf_internal_r+0x3f4>
   44df8:	8d3fffc4 	addi	r20,r17,-1
   44dfc:	a00f883a 	mov	r7,r20
   44e00:	01800804 	movi	r6,32
   44e04:	e00b883a 	mov	r5,fp
   44e08:	9809883a 	mov	r4,r19
   44e0c:	00449b80 	call	449b8 <print_repeat>
   44e10:	10000e1e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44e14:	8521883a 	add	r16,r16,r20
   44e18:	b0800017 	ldw	r2,0(r22)
   44e1c:	01c00044 	movi	r7,1
   44e20:	d80d883a 	mov	r6,sp
   44e24:	d8800005 	stb	r2,0(sp)
   44e28:	e0800117 	ldw	r2,4(fp)
   44e2c:	e00b883a 	mov	r5,fp
   44e30:	9809883a 	mov	r4,r19
   44e34:	b5000104 	addi	r20,r22,4
   44e38:	103ee83a 	callr	r2
   44e3c:	1000031e 	bne	r2,zero,44e4c <___vfprintf_internal_r+0x428>
   44e40:	84000044 	addi	r16,r16,1
   44e44:	a02d883a 	mov	r22,r20
   44e48:	00002d06 	br	44f00 <___vfprintf_internal_r+0x4dc>
   44e4c:	00bfffc4 	movi	r2,-1
   44e50:	00003106 	br	44f18 <___vfprintf_internal_r+0x4f4>
   44e54:	b5000017 	ldw	r20,0(r22)
   44e58:	b0c00104 	addi	r3,r22,4
   44e5c:	d8c00a15 	stw	r3,40(sp)
   44e60:	a009883a 	mov	r4,r20
   44e64:	004499c0 	call	4499c <strlen>
   44e68:	8893c83a 	sub	r9,r17,r2
   44e6c:	102d883a 	mov	r22,r2
   44e70:	0240090e 	bge	zero,r9,44e98 <___vfprintf_internal_r+0x474>
   44e74:	480f883a 	mov	r7,r9
   44e78:	01800804 	movi	r6,32
   44e7c:	e00b883a 	mov	r5,fp
   44e80:	9809883a 	mov	r4,r19
   44e84:	da401015 	stw	r9,64(sp)
   44e88:	00449b80 	call	449b8 <print_repeat>
   44e8c:	da401017 	ldw	r9,64(sp)
   44e90:	103fee1e 	bne	r2,zero,44e4c <__alt_data_end+0xfffddd4c>
   44e94:	8261883a 	add	r16,r16,r9
   44e98:	e0800117 	ldw	r2,4(fp)
   44e9c:	b00f883a 	mov	r7,r22
   44ea0:	a00d883a 	mov	r6,r20
   44ea4:	e00b883a 	mov	r5,fp
   44ea8:	9809883a 	mov	r4,r19
   44eac:	103ee83a 	callr	r2
   44eb0:	103fe61e 	bne	r2,zero,44e4c <__alt_data_end+0xfffddd4c>
   44eb4:	85a1883a 	add	r16,r16,r22
   44eb8:	dd800a17 	ldw	r22,40(sp)
   44ebc:	00001006 	br	44f00 <___vfprintf_internal_r+0x4dc>
   44ec0:	05c00044 	movi	r23,1
   44ec4:	04bfffc4 	movi	r18,-1
   44ec8:	d8000e15 	stw	zero,56(sp)
   44ecc:	05400284 	movi	r21,10
   44ed0:	9023883a 	mov	r17,r18
   44ed4:	d8000c15 	stw	zero,48(sp)
   44ed8:	d8000b15 	stw	zero,44(sp)
   44edc:	b829883a 	mov	r20,r23
   44ee0:	00000806 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44ee4:	dd000b15 	stw	r20,44(sp)
   44ee8:	05000084 	movi	r20,2
   44eec:	00000506 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44ef0:	00c00044 	movi	r3,1
   44ef4:	d8c00c15 	stw	r3,48(sp)
   44ef8:	050000c4 	movi	r20,3
   44efc:	00000106 	br	44f04 <___vfprintf_internal_r+0x4e0>
   44f00:	0029883a 	mov	r20,zero
   44f04:	d8c00f17 	ldw	r3,60(sp)
   44f08:	18c00044 	addi	r3,r3,1
   44f0c:	d8c00f15 	stw	r3,60(sp)
   44f10:	003ede06 	br	44a8c <__alt_data_end+0xfffdd98c>
   44f14:	8005883a 	mov	r2,r16
   44f18:	dfc01a17 	ldw	ra,104(sp)
   44f1c:	df001917 	ldw	fp,100(sp)
   44f20:	ddc01817 	ldw	r23,96(sp)
   44f24:	dd801717 	ldw	r22,92(sp)
   44f28:	dd401617 	ldw	r21,88(sp)
   44f2c:	dd001517 	ldw	r20,84(sp)
   44f30:	dcc01417 	ldw	r19,80(sp)
   44f34:	dc801317 	ldw	r18,76(sp)
   44f38:	dc401217 	ldw	r17,72(sp)
   44f3c:	dc001117 	ldw	r16,68(sp)
   44f40:	dec01b04 	addi	sp,sp,108
   44f44:	f800283a 	ret

00044f48 <__vfprintf_internal>:
   44f48:	00800174 	movhi	r2,5
   44f4c:	10a54704 	addi	r2,r2,-27364
   44f50:	300f883a 	mov	r7,r6
   44f54:	280d883a 	mov	r6,r5
   44f58:	200b883a 	mov	r5,r4
   44f5c:	11000017 	ldw	r4,0(r2)
   44f60:	0044a241 	jmpi	44a24 <___vfprintf_internal_r>

00044f64 <__sfvwrite_small_dev>:
   44f64:	2880000b 	ldhu	r2,0(r5)
   44f68:	1080020c 	andi	r2,r2,8
   44f6c:	10002126 	beq	r2,zero,44ff4 <__sfvwrite_small_dev+0x90>
   44f70:	2880008f 	ldh	r2,2(r5)
   44f74:	defffa04 	addi	sp,sp,-24
   44f78:	dc000015 	stw	r16,0(sp)
   44f7c:	dfc00515 	stw	ra,20(sp)
   44f80:	dd000415 	stw	r20,16(sp)
   44f84:	dcc00315 	stw	r19,12(sp)
   44f88:	dc800215 	stw	r18,8(sp)
   44f8c:	dc400115 	stw	r17,4(sp)
   44f90:	2821883a 	mov	r16,r5
   44f94:	10001216 	blt	r2,zero,44fe0 <__sfvwrite_small_dev+0x7c>
   44f98:	2027883a 	mov	r19,r4
   44f9c:	3025883a 	mov	r18,r6
   44fa0:	3823883a 	mov	r17,r7
   44fa4:	05010004 	movi	r20,1024
   44fa8:	04400b0e 	bge	zero,r17,44fd8 <__sfvwrite_small_dev+0x74>
   44fac:	880f883a 	mov	r7,r17
   44fb0:	a440010e 	bge	r20,r17,44fb8 <__sfvwrite_small_dev+0x54>
   44fb4:	01c10004 	movi	r7,1024
   44fb8:	8140008f 	ldh	r5,2(r16)
   44fbc:	900d883a 	mov	r6,r18
   44fc0:	9809883a 	mov	r4,r19
   44fc4:	004501c0 	call	4501c <_write_r>
   44fc8:	0080050e 	bge	zero,r2,44fe0 <__sfvwrite_small_dev+0x7c>
   44fcc:	88a3c83a 	sub	r17,r17,r2
   44fd0:	90a5883a 	add	r18,r18,r2
   44fd4:	003ff406 	br	44fa8 <__alt_data_end+0xfffddea8>
   44fd8:	0005883a 	mov	r2,zero
   44fdc:	00000706 	br	44ffc <__sfvwrite_small_dev+0x98>
   44fe0:	8080000b 	ldhu	r2,0(r16)
   44fe4:	10801014 	ori	r2,r2,64
   44fe8:	8080000d 	sth	r2,0(r16)
   44fec:	00bfffc4 	movi	r2,-1
   44ff0:	00000206 	br	44ffc <__sfvwrite_small_dev+0x98>
   44ff4:	00bfffc4 	movi	r2,-1
   44ff8:	f800283a 	ret
   44ffc:	dfc00517 	ldw	ra,20(sp)
   45000:	dd000417 	ldw	r20,16(sp)
   45004:	dcc00317 	ldw	r19,12(sp)
   45008:	dc800217 	ldw	r18,8(sp)
   4500c:	dc400117 	ldw	r17,4(sp)
   45010:	dc000017 	ldw	r16,0(sp)
   45014:	dec00604 	addi	sp,sp,24
   45018:	f800283a 	ret

0004501c <_write_r>:
   4501c:	defffd04 	addi	sp,sp,-12
   45020:	dc000015 	stw	r16,0(sp)
   45024:	04000174 	movhi	r16,5
   45028:	dc400115 	stw	r17,4(sp)
   4502c:	84264a04 	addi	r16,r16,-26328
   45030:	2023883a 	mov	r17,r4
   45034:	2809883a 	mov	r4,r5
   45038:	300b883a 	mov	r5,r6
   4503c:	380d883a 	mov	r6,r7
   45040:	dfc00215 	stw	ra,8(sp)
   45044:	80000015 	stw	zero,0(r16)
   45048:	00452cc0 	call	452cc <write>
   4504c:	00ffffc4 	movi	r3,-1
   45050:	10c0031e 	bne	r2,r3,45060 <_write_r+0x44>
   45054:	80c00017 	ldw	r3,0(r16)
   45058:	18000126 	beq	r3,zero,45060 <_write_r+0x44>
   4505c:	88c00015 	stw	r3,0(r17)
   45060:	dfc00217 	ldw	ra,8(sp)
   45064:	dc400117 	ldw	r17,4(sp)
   45068:	dc000017 	ldw	r16,0(sp)
   4506c:	dec00304 	addi	sp,sp,12
   45070:	f800283a 	ret

00045074 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   45074:	defffc04 	addi	sp,sp,-16
   45078:	df000315 	stw	fp,12(sp)
   4507c:	df000304 	addi	fp,sp,12
   45080:	e13ffd15 	stw	r4,-12(fp)
   45084:	e17ffe15 	stw	r5,-8(fp)
   45088:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   4508c:	e0fffe17 	ldw	r3,-8(fp)
   45090:	e0bffd17 	ldw	r2,-12(fp)
   45094:	18800c26 	beq	r3,r2,450c8 <alt_load_section+0x54>
  {
    while( to != end )
   45098:	00000806 	br	450bc <alt_load_section+0x48>
    {
      *to++ = *from++;
   4509c:	e0bffe17 	ldw	r2,-8(fp)
   450a0:	10c00104 	addi	r3,r2,4
   450a4:	e0fffe15 	stw	r3,-8(fp)
   450a8:	e0fffd17 	ldw	r3,-12(fp)
   450ac:	19000104 	addi	r4,r3,4
   450b0:	e13ffd15 	stw	r4,-12(fp)
   450b4:	18c00017 	ldw	r3,0(r3)
   450b8:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   450bc:	e0fffe17 	ldw	r3,-8(fp)
   450c0:	e0bfff17 	ldw	r2,-4(fp)
   450c4:	18bff51e 	bne	r3,r2,4509c <__alt_data_end+0xfffddf9c>
    {
      *to++ = *from++;
    }
  }
}
   450c8:	0001883a 	nop
   450cc:	e037883a 	mov	sp,fp
   450d0:	df000017 	ldw	fp,0(sp)
   450d4:	dec00104 	addi	sp,sp,4
   450d8:	f800283a 	ret

000450dc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   450dc:	defffe04 	addi	sp,sp,-8
   450e0:	dfc00115 	stw	ra,4(sp)
   450e4:	df000015 	stw	fp,0(sp)
   450e8:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   450ec:	01800174 	movhi	r6,5
   450f0:	31a56504 	addi	r6,r6,-27244
   450f4:	01400174 	movhi	r5,5
   450f8:	29648004 	addi	r5,r5,-28160
   450fc:	01000174 	movhi	r4,5
   45100:	21256504 	addi	r4,r4,-27244
   45104:	00450740 	call	45074 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   45108:	01800134 	movhi	r6,4
   4510c:	31809104 	addi	r6,r6,580
   45110:	01400134 	movhi	r5,4
   45114:	29400804 	addi	r5,r5,32
   45118:	01000134 	movhi	r4,4
   4511c:	21000804 	addi	r4,r4,32
   45120:	00450740 	call	45074 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   45124:	01800174 	movhi	r6,5
   45128:	31a48004 	addi	r6,r6,-28160
   4512c:	01400174 	movhi	r5,5
   45130:	2963f604 	addi	r5,r5,-28712
   45134:	01000174 	movhi	r4,5
   45138:	2123f604 	addi	r4,r4,-28712
   4513c:	00450740 	call	45074 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   45140:	0047ab40 	call	47ab4 <alt_dcache_flush_all>
  alt_icache_flush_all();
   45144:	0047dd80 	call	47dd8 <alt_icache_flush_all>
}
   45148:	0001883a 	nop
   4514c:	e037883a 	mov	sp,fp
   45150:	dfc00117 	ldw	ra,4(sp)
   45154:	df000017 	ldw	fp,0(sp)
   45158:	dec00204 	addi	sp,sp,8
   4515c:	f800283a 	ret

00045160 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   45160:	defffd04 	addi	sp,sp,-12
   45164:	dfc00215 	stw	ra,8(sp)
   45168:	df000115 	stw	fp,4(sp)
   4516c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   45170:	0009883a 	mov	r4,zero
   45174:	00453f80 	call	453f8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   45178:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   4517c:	00454300 	call	45430 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   45180:	01800174 	movhi	r6,5
   45184:	31a46604 	addi	r6,r6,-28264
   45188:	01400174 	movhi	r5,5
   4518c:	29646604 	addi	r5,r5,-28264
   45190:	01000174 	movhi	r4,5
   45194:	21246604 	addi	r4,r4,-28264
   45198:	00481700 	call	48170 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   4519c:	0047c080 	call	47c08 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   451a0:	01000134 	movhi	r4,4
   451a4:	211f1a04 	addi	r4,r4,31848
   451a8:	0048bac0 	call	48bac <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   451ac:	d0a10617 	ldw	r2,-31720(gp)
   451b0:	d0e10717 	ldw	r3,-31716(gp)
   451b4:	d1210817 	ldw	r4,-31712(gp)
   451b8:	200d883a 	mov	r6,r4
   451bc:	180b883a 	mov	r5,r3
   451c0:	1009883a 	mov	r4,r2
   451c4:	0040a740 	call	40a74 <main>
   451c8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   451cc:	01000044 	movi	r4,1
   451d0:	00479e40 	call	479e4 <close>
  exit (result);
   451d4:	e13fff17 	ldw	r4,-4(fp)
   451d8:	0048bc00 	call	48bc0 <exit>

000451dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   451dc:	defffe04 	addi	sp,sp,-8
   451e0:	dfc00115 	stw	ra,4(sp)
   451e4:	df000015 	stw	fp,0(sp)
   451e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   451ec:	d0a01c17 	ldw	r2,-32656(gp)
   451f0:	10000326 	beq	r2,zero,45200 <alt_get_errno+0x24>
   451f4:	d0a01c17 	ldw	r2,-32656(gp)
   451f8:	103ee83a 	callr	r2
   451fc:	00000106 	br	45204 <alt_get_errno+0x28>
   45200:	d0a10504 	addi	r2,gp,-31724
}
   45204:	e037883a 	mov	sp,fp
   45208:	dfc00117 	ldw	ra,4(sp)
   4520c:	df000017 	ldw	fp,0(sp)
   45210:	dec00204 	addi	sp,sp,8
   45214:	f800283a 	ret

00045218 <times>:
 *
 * ALT_TIMES is mapped onto the times() system call in alt_syscall.h
 */
 
clock_t ALT_TIMES (struct tms *buf)
{
   45218:	defffc04 	addi	sp,sp,-16
   4521c:	dfc00315 	stw	ra,12(sp)
   45220:	df000215 	stw	fp,8(sp)
   45224:	df000204 	addi	fp,sp,8
   45228:	e13fff15 	stw	r4,-4(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   4522c:	d0a10b17 	ldw	r2,-31700(gp)
  clock_t ticks = alt_nticks(); 
   45230:	e0bffe15 	stw	r2,-8(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   45234:	d0a10a17 	ldw	r2,-31704(gp)

  /* If there is no system clock present, generate an error */

  if (!alt_ticks_per_second())
   45238:	1000061e 	bne	r2,zero,45254 <times+0x3c>
  {
    ALT_ERRNO = ENOSYS;
   4523c:	00451dc0 	call	451dc <alt_get_errno>
   45240:	1007883a 	mov	r3,r2
   45244:	00801604 	movi	r2,88
   45248:	18800015 	stw	r2,0(r3)
    return 0;
   4524c:	0005883a 	mov	r2,zero
   45250:	00000a06 	br	4527c <times+0x64>
  }

  /* Otherwise return the elapsed time */

  buf->tms_utime  = 0;
   45254:	e0bfff17 	ldw	r2,-4(fp)
   45258:	10000015 	stw	zero,0(r2)
  buf->tms_stime  = ticks;
   4525c:	e0bfff17 	ldw	r2,-4(fp)
   45260:	e0fffe17 	ldw	r3,-8(fp)
   45264:	10c00115 	stw	r3,4(r2)
  buf->tms_cutime = 0;
   45268:	e0bfff17 	ldw	r2,-4(fp)
   4526c:	10000215 	stw	zero,8(r2)
  buf->tms_cstime = 0;
   45270:	e0bfff17 	ldw	r2,-4(fp)
   45274:	10000315 	stw	zero,12(r2)

  return ticks;
   45278:	e0bffe17 	ldw	r2,-8(fp)
}
   4527c:	e037883a 	mov	sp,fp
   45280:	dfc00117 	ldw	ra,4(sp)
   45284:	df000017 	ldw	fp,0(sp)
   45288:	dec00204 	addi	sp,sp,8
   4528c:	f800283a 	ret

00045290 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   45290:	defffe04 	addi	sp,sp,-8
   45294:	dfc00115 	stw	ra,4(sp)
   45298:	df000015 	stw	fp,0(sp)
   4529c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   452a0:	d0a01c17 	ldw	r2,-32656(gp)
   452a4:	10000326 	beq	r2,zero,452b4 <alt_get_errno+0x24>
   452a8:	d0a01c17 	ldw	r2,-32656(gp)
   452ac:	103ee83a 	callr	r2
   452b0:	00000106 	br	452b8 <alt_get_errno+0x28>
   452b4:	d0a10504 	addi	r2,gp,-31724
}
   452b8:	e037883a 	mov	sp,fp
   452bc:	dfc00117 	ldw	ra,4(sp)
   452c0:	df000017 	ldw	fp,0(sp)
   452c4:	dec00204 	addi	sp,sp,8
   452c8:	f800283a 	ret

000452cc <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   452cc:	defff904 	addi	sp,sp,-28
   452d0:	dfc00615 	stw	ra,24(sp)
   452d4:	df000515 	stw	fp,20(sp)
   452d8:	df000504 	addi	fp,sp,20
   452dc:	e13ffd15 	stw	r4,-12(fp)
   452e0:	e17ffe15 	stw	r5,-8(fp)
   452e4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   452e8:	e0bffd17 	ldw	r2,-12(fp)
   452ec:	10000616 	blt	r2,zero,45308 <write+0x3c>
   452f0:	e0bffd17 	ldw	r2,-12(fp)
   452f4:	10c00324 	muli	r3,r2,12
   452f8:	00800174 	movhi	r2,5
   452fc:	10a4e504 	addi	r2,r2,-27756
   45300:	1885883a 	add	r2,r3,r2
   45304:	00000106 	br	4530c <write+0x40>
   45308:	0005883a 	mov	r2,zero
   4530c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   45310:	e0bffb17 	ldw	r2,-20(fp)
   45314:	10002126 	beq	r2,zero,4539c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   45318:	e0bffb17 	ldw	r2,-20(fp)
   4531c:	10800217 	ldw	r2,8(r2)
   45320:	108000cc 	andi	r2,r2,3
   45324:	10001826 	beq	r2,zero,45388 <write+0xbc>
   45328:	e0bffb17 	ldw	r2,-20(fp)
   4532c:	10800017 	ldw	r2,0(r2)
   45330:	10800617 	ldw	r2,24(r2)
   45334:	10001426 	beq	r2,zero,45388 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   45338:	e0bffb17 	ldw	r2,-20(fp)
   4533c:	10800017 	ldw	r2,0(r2)
   45340:	10800617 	ldw	r2,24(r2)
   45344:	e0ffff17 	ldw	r3,-4(fp)
   45348:	180d883a 	mov	r6,r3
   4534c:	e17ffe17 	ldw	r5,-8(fp)
   45350:	e13ffb17 	ldw	r4,-20(fp)
   45354:	103ee83a 	callr	r2
   45358:	e0bffc15 	stw	r2,-16(fp)
   4535c:	e0bffc17 	ldw	r2,-16(fp)
   45360:	1000070e 	bge	r2,zero,45380 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   45364:	00452900 	call	45290 <alt_get_errno>
   45368:	1007883a 	mov	r3,r2
   4536c:	e0bffc17 	ldw	r2,-16(fp)
   45370:	0085c83a 	sub	r2,zero,r2
   45374:	18800015 	stw	r2,0(r3)
        return -1;
   45378:	00bfffc4 	movi	r2,-1
   4537c:	00000c06 	br	453b0 <write+0xe4>
      }
      return rval;
   45380:	e0bffc17 	ldw	r2,-16(fp)
   45384:	00000a06 	br	453b0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   45388:	00452900 	call	45290 <alt_get_errno>
   4538c:	1007883a 	mov	r3,r2
   45390:	00800344 	movi	r2,13
   45394:	18800015 	stw	r2,0(r3)
   45398:	00000406 	br	453ac <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   4539c:	00452900 	call	45290 <alt_get_errno>
   453a0:	1007883a 	mov	r3,r2
   453a4:	00801444 	movi	r2,81
   453a8:	18800015 	stw	r2,0(r3)
  }
  return -1;
   453ac:	00bfffc4 	movi	r2,-1
}
   453b0:	e037883a 	mov	sp,fp
   453b4:	dfc00117 	ldw	ra,4(sp)
   453b8:	df000017 	ldw	fp,0(sp)
   453bc:	dec00204 	addi	sp,sp,8
   453c0:	f800283a 	ret

000453c4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   453c4:	defffd04 	addi	sp,sp,-12
   453c8:	dfc00215 	stw	ra,8(sp)
   453cc:	df000115 	stw	fp,4(sp)
   453d0:	df000104 	addi	fp,sp,4
   453d4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   453d8:	d1601904 	addi	r5,gp,-32668
   453dc:	e13fff17 	ldw	r4,-4(fp)
   453e0:	0047b640 	call	47b64 <alt_dev_llist_insert>
}
   453e4:	e037883a 	mov	sp,fp
   453e8:	dfc00117 	ldw	ra,4(sp)
   453ec:	df000017 	ldw	fp,0(sp)
   453f0:	dec00204 	addi	sp,sp,8
   453f4:	f800283a 	ret

000453f8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   453f8:	defffd04 	addi	sp,sp,-12
   453fc:	dfc00215 	stw	ra,8(sp)
   45400:	df000115 	stw	fp,4(sp)
   45404:	df000104 	addi	fp,sp,4
   45408:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_QSYS, nios2_qsys);
   4540c:	00488b00 	call	488b0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   45410:	00800044 	movi	r2,1
   45414:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   45418:	0001883a 	nop
   4541c:	e037883a 	mov	sp,fp
   45420:	dfc00117 	ldw	ra,4(sp)
   45424:	df000017 	ldw	fp,0(sp)
   45428:	dec00204 	addi	sp,sp,8
   4542c:	f800283a 	ret

00045430 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   45430:	defffe04 	addi	sp,sp,-8
   45434:	dfc00115 	stw	ra,4(sp)
   45438:	df000015 	stw	fp,0(sp)
   4543c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
   45440:	01c0fa04 	movi	r7,1000
   45444:	018000c4 	movi	r6,3
   45448:	000b883a 	mov	r5,zero
   4544c:	01000234 	movhi	r4,8
   45450:	21041004 	addi	r4,r4,4160
   45454:	00473500 	call	47350 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_I2C_INIT ( I2C_DAC, i2c_dac);
   45458:	01000174 	movhi	r4,5
   4545c:	2124b804 	addi	r4,r4,-27936
   45460:	00456e80 	call	456e8 <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   45464:	01000174 	movhi	r4,5
   45468:	2124c604 	addi	r4,r4,-27880
   4546c:	00453c40 	call	453c4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
   45470:	0001883a 	nop
    ALTERA_HOSTFS_INIT ( ALTERA_HOSTFS, altera_hostfs);
   45474:	01000174 	movhi	r4,5
   45478:	2124d104 	addi	r4,r4,-27836
   4547c:	0047d580 	call	47d58 <alt_fs_reg>
}
   45480:	0001883a 	nop
   45484:	e037883a 	mov	sp,fp
   45488:	dfc00117 	ldw	ra,4(sp)
   4548c:	df000017 	ldw	fp,0(sp)
   45490:	dec00204 	addi	sp,sp,8
   45494:	f800283a 	ret

00045498 <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
   45498:	defff904 	addi	sp,sp,-28
   4549c:	dfc00615 	stw	ra,24(sp)
   454a0:	df000515 	stw	fp,20(sp)
   454a4:	df000504 	addi	fp,sp,20
   454a8:	e13fff15 	stw	r4,-4(fp)
   int timeout=100000;
   454ac:	008000b4 	movhi	r2,2
   454b0:	10a1a804 	addi	r2,r2,-31072
   454b4:	e0bffb15 	stw	r2,-20(fp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
   454b8:	e0bfff17 	ldw	r2,-4(fp)
   454bc:	e0bffc15 	stw	r2,-16(fp)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
   454c0:	e0bffc17 	ldw	r2,-16(fp)
   454c4:	10800717 	ldw	r2,28(r2)
   454c8:	e0bffd15 	stw	r2,-12(fp)

   if (irq->irq_busy==2)  /*receive request*/
   454cc:	e0bffd17 	ldw	r2,-12(fp)
   454d0:	10800217 	ldw	r2,8(r2)
   454d4:	10800098 	cmpnei	r2,r2,2
   454d8:	1000251e 	bne	r2,zero,45570 <optional_irq_callback+0xd8>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
   454dc:	e0bffd17 	ldw	r2,-12(fp)
   454e0:	10c00017 	ldw	r3,0(r2)
   454e4:	e0bffd17 	ldw	r2,-12(fp)
   454e8:	10800117 	ldw	r2,4(r2)
   454ec:	e13ffe04 	addi	r4,fp,-8
   454f0:	200f883a 	mov	r7,r4
   454f4:	100d883a 	mov	r6,r2
   454f8:	180b883a 	mov	r5,r3
   454fc:	e13ffc17 	ldw	r4,-16(fp)
   45500:	0045c480 	call	45c48 <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
   45504:	e0bffd17 	ldw	r2,-12(fp)
   45508:	10c00117 	ldw	r3,4(r2)
   4550c:	e0bffe17 	ldw	r2,-8(fp)
   45510:	1887c83a 	sub	r3,r3,r2
   45514:	e0bffd17 	ldw	r2,-12(fp)
   45518:	10c00115 	stw	r3,4(r2)
       irq->buffer+=bytes_read;
   4551c:	e0bffd17 	ldw	r2,-12(fp)
   45520:	10c00017 	ldw	r3,0(r2)
   45524:	e0bffe17 	ldw	r2,-8(fp)
   45528:	1887883a 	add	r3,r3,r2
   4552c:	e0bffd17 	ldw	r2,-12(fp)
   45530:	10c00015 	stw	r3,0(r2)
       if (irq->size > 0)
   45534:	e0bffd17 	ldw	r2,-12(fp)
   45538:	10800117 	ldw	r2,4(r2)
   4553c:	10000c26 	beq	r2,zero,45570 <optional_irq_callback+0xd8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   45540:	01400704 	movi	r5,28
   45544:	e13ffc17 	ldw	r4,-16(fp)
   45548:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
   4554c:	01400084 	movi	r5,2
   45550:	e13ffc17 	ldw	r4,-16(fp)
   45554:	0046e8c0 	call	46e8c <alt_avalon_i2c_int_enable>
   45558:	00000e06 	br	45594 <optional_irq_callback+0xfc>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
   4555c:	e0bffb17 	ldw	r2,-20(fp)
   45560:	10bfffc4 	addi	r2,r2,-1
   45564:	e0bffb15 	stw	r2,-20(fp)
   45568:	e0bffb17 	ldw	r2,-20(fp)
   4556c:	10000426 	beq	r2,zero,45580 <optional_irq_callback+0xe8>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
   45570:	e13ffc17 	ldw	r4,-16(fp)
   45574:	0045c040 	call	45c04 <alt_avalon_i2c_is_busy>
   45578:	103ff81e 	bne	r2,zero,4555c <__alt_data_end+0xfffde45c>
   4557c:	00000106 	br	45584 <optional_irq_callback+0xec>
    { 
      if (--timeout == 0)
      {
         break;
   45580:	0001883a 	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
   45584:	e13ffc17 	ldw	r4,-16(fp)
   45588:	00458ac0 	call	458ac <alt_avalon_i2c_disable>

    irq->irq_busy=0;
   4558c:	e0bffd17 	ldw	r2,-12(fp)
   45590:	10000215 	stw	zero,8(r2)
}
   45594:	e037883a 	mov	sp,fp
   45598:	dfc00117 	ldw	ra,4(sp)
   4559c:	df000017 	ldw	fp,0(sp)
   455a0:	dec00204 	addi	sp,sp,8
   455a4:	f800283a 	ret

000455a8 <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
   455a8:	defffc04 	addi	sp,sp,-16
   455ac:	dfc00315 	stw	ra,12(sp)
   455b0:	df000215 	stw	fp,8(sp)
   455b4:	df000204 	addi	fp,sp,8
   455b8:	e13ffe15 	stw	r4,-8(fp)
   455bc:	e17fff15 	stw	r5,-4(fp)
   irq_data->irq_busy=0;
   455c0:	e0bfff17 	ldw	r2,-4(fp)
   455c4:	10000215 	stw	zero,8(r2)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
   455c8:	e1ffff17 	ldw	r7,-4(fp)
   455cc:	000d883a 	mov	r6,zero
   455d0:	01400134 	movhi	r5,4
   455d4:	29552604 	addi	r5,r5,21656
   455d8:	e13ffe17 	ldw	r4,-8(fp)
   455dc:	00456940 	call	45694 <alt_avalon_i2c_register_callback>
}
   455e0:	0001883a 	nop
   455e4:	e037883a 	mov	sp,fp
   455e8:	dfc00117 	ldw	ra,4(sp)
   455ec:	df000017 	ldw	fp,0(sp)
   455f0:	dec00204 	addi	sp,sp,8
   455f4:	f800283a 	ret

000455f8 <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
   455f8:	defff904 	addi	sp,sp,-28
   455fc:	dfc00615 	stw	ra,24(sp)
   45600:	df000515 	stw	fp,20(sp)
   45604:	df000504 	addi	fp,sp,20
   45608:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
   4560c:	e0bfff17 	ldw	r2,-4(fp)
   45610:	e0bffb15 	stw	r2,-20(fp)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
   45614:	014007c4 	movi	r5,31
   45618:	e13ffb17 	ldw	r4,-20(fp)
   4561c:	0046e240 	call	46e24 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   45620:	01400704 	movi	r5,28
   45624:	e13ffb17 	ldw	r4,-20(fp)
   45628:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
   4562c:	e0bffb17 	ldw	r2,-20(fp)
   45630:	10800617 	ldw	r2,24(r2)
   45634:	10001126 	beq	r2,zero,4567c <alt_avalon_i2c_irq+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   45638:	0005303a 	rdctl	r2,status
   4563c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   45640:	e0fffd17 	ldw	r3,-12(fp)
   45644:	00bfff84 	movi	r2,-2
   45648:	1884703a 	and	r2,r3,r2
   4564c:	1001703a 	wrctl	status,r2
  
  return context;
   45650:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
   45654:	e0bffc15 	stw	r2,-16(fp)
        dev->callback(dev);
   45658:	e0bffb17 	ldw	r2,-20(fp)
   4565c:	10800617 	ldw	r2,24(r2)
   45660:	e13ffb17 	ldw	r4,-20(fp)
   45664:	103ee83a 	callr	r2
   45668:	e0bffc17 	ldw	r2,-16(fp)
   4566c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   45670:	e0bffe17 	ldw	r2,-8(fp)
   45674:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    return;
   45678:	0001883a 	nop
   4567c:	0001883a 	nop
}
   45680:	e037883a 	mov	sp,fp
   45684:	dfc00117 	ldw	ra,4(sp)
   45688:	df000017 	ldw	fp,0(sp)
   4568c:	dec00204 	addi	sp,sp,8
   45690:	f800283a 	ret

00045694 <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
   45694:	defffb04 	addi	sp,sp,-20
   45698:	df000415 	stw	fp,16(sp)
   4569c:	df000404 	addi	fp,sp,16
   456a0:	e13ffc15 	stw	r4,-16(fp)
   456a4:	e17ffd15 	stw	r5,-12(fp)
   456a8:	e1bffe15 	stw	r6,-8(fp)
   456ac:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
   456b0:	e0bffc17 	ldw	r2,-16(fp)
   456b4:	e0fffd17 	ldw	r3,-12(fp)
   456b8:	10c00615 	stw	r3,24(r2)
    dev->callback_context = context;
   456bc:	e0bffc17 	ldw	r2,-16(fp)
   456c0:	e0ffff17 	ldw	r3,-4(fp)
   456c4:	10c00715 	stw	r3,28(r2)
    dev->control          = control;
   456c8:	e0bffc17 	ldw	r2,-16(fp)
   456cc:	e0fffe17 	ldw	r3,-8(fp)
   456d0:	10c00815 	stw	r3,32(r2)

    return ;
   456d4:	0001883a 	nop
}
   456d8:	e037883a 	mov	sp,fp
   456dc:	df000017 	ldw	fp,0(sp)
   456e0:	dec00104 	addi	sp,sp,4
   456e4:	f800283a 	ret

000456e8 <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
   456e8:	defff704 	addi	sp,sp,-36
   456ec:	dfc00815 	stw	ra,32(sp)
   456f0:	df000715 	stw	fp,28(sp)
   456f4:	df000704 	addi	fp,sp,28
   456f8:	e13fff15 	stw	r4,-4(fp)
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
   456fc:	e13fff17 	ldw	r4,-4(fp)
   45700:	00458ac0 	call	458ac <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
   45704:	014007c4 	movi	r5,31
   45708:	e13fff17 	ldw	r4,-4(fp)
   4570c:	0046e240 	call	46e24 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   45710:	01400704 	movi	r5,28
   45714:	e13fff17 	ldw	r4,-4(fp)
   45718:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
   4571c:	014000c4 	movi	r5,3
   45720:	e13fff17 	ldw	r4,-4(fp)
   45724:	00470300 	call	47030 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
   45728:	014000c4 	movi	r5,3
   4572c:	e13fff17 	ldw	r4,-4(fp)
   45730:	0046f800 	call	46f80 <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
   45734:	e03ffc15 	stw	zero,-16(fp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
   45738:	e03ffb15 	stw	zero,-20(fp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
   4573c:	e0bffb04 	addi	r2,fp,-20
   45740:	018000b4 	movhi	r6,2
   45744:	31a1a804 	addi	r6,r6,-31072
   45748:	100b883a 	mov	r5,r2
   4574c:	e13fff17 	ldw	r4,-4(fp)
   45750:	0045b080 	call	45b08 <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
   45754:	e0bffb04 	addi	r2,fp,-20
   45758:	100b883a 	mov	r5,r2
   4575c:	e13fff17 	ldw	r4,-4(fp)
   45760:	00459a80 	call	459a8 <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
   45764:	d1600304 	addi	r5,gp,-32756
   45768:	e13fff17 	ldw	r4,-4(fp)
   4576c:	0047b640 	call	47b64 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   45770:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
   45774:	e0bffa15 	stw	r2,-24(fp)

    if (!error)
   45778:	e0bffa17 	ldw	r2,-24(fp)
   4577c:	10000c1e 	bne	r2,zero,457b0 <alt_avalon_i2c_init+0xc8>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
   45780:	e0bfff17 	ldw	r2,-4(fp)
   45784:	10c00417 	ldw	r3,16(r2)
   45788:	e0bfff17 	ldw	r2,-4(fp)
   4578c:	10800517 	ldw	r2,20(r2)
   45790:	d8000015 	stw	zero,0(sp)
   45794:	e1ffff17 	ldw	r7,-4(fp)
   45798:	01800134 	movhi	r6,4
   4579c:	31957e04 	addi	r6,r6,22008
   457a0:	100b883a 	mov	r5,r2
   457a4:	1809883a 	mov	r4,r3
   457a8:	0047e0c0 	call	47e0c <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
   457ac:	00000406 	br	457c0 <alt_avalon_i2c_init+0xd8>
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
   457b0:	01000174 	movhi	r4,5
   457b4:	21247504 	addi	r4,r4,-28204
   457b8:	00484400 	call	48440 <alt_printf>
    }

    return;
   457bc:	0001883a 	nop

}
   457c0:	e037883a 	mov	sp,fp
   457c4:	dfc00117 	ldw	ra,4(sp)
   457c8:	df000017 	ldw	fp,0(sp)
   457cc:	dec00204 	addi	sp,sp,8
   457d0:	f800283a 	ret

000457d4 <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
   457d4:	defffc04 	addi	sp,sp,-16
   457d8:	dfc00315 	stw	ra,12(sp)
   457dc:	df000215 	stw	fp,8(sp)
   457e0:	df000204 	addi	fp,sp,8
   457e4:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
   457e8:	e03ffe15 	stw	zero,-8(fp)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
   457ec:	d1600304 	addi	r5,gp,-32756
   457f0:	e13fff17 	ldw	r4,-4(fp)
   457f4:	0047cc80 	call	47cc8 <alt_find_dev>
   457f8:	e0bffe15 	stw	r2,-8(fp)

    return dev;
   457fc:	e0bffe17 	ldw	r2,-8(fp)
}
   45800:	e037883a 	mov	sp,fp
   45804:	dfc00117 	ldw	ra,4(sp)
   45808:	df000017 	ldw	fp,0(sp)
   4580c:	dec00204 	addi	sp,sp,8
   45810:	f800283a 	ret

00045814 <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
   45814:	defffc04 	addi	sp,sp,-16
   45818:	df000315 	stw	fp,12(sp)
   4581c:	df000304 	addi	fp,sp,12
   45820:	e13fff15 	stw	r4,-4(fp)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
   45824:	e0bfff17 	ldw	r2,-4(fp)
   45828:	10800717 	ldw	r2,28(r2)
   4582c:	e0bffd15 	stw	r2,-12(fp)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
   45830:	e0bfff17 	ldw	r2,-4(fp)
   45834:	10800317 	ldw	r2,12(r2)
   45838:	10800204 	addi	r2,r2,8
   4583c:	10800037 	ldwio	r2,0(r2)
   45840:	1080004c 	andi	r2,r2,1
   45844:	e0bffe15 	stw	r2,-8(fp)
   if (enable_status)
   45848:	e0bffe17 	ldw	r2,-8(fp)
   4584c:	10000226 	beq	r2,zero,45858 <alt_avalon_i2c_enable+0x44>
   {
     return ALT_AVALON_I2C_BUSY;
   45850:	00bffe44 	movi	r2,-7
   45854:	00001106 	br	4589c <alt_avalon_i2c_enable+0x88>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
   45858:	e0bfff17 	ldw	r2,-4(fp)
   4585c:	10c00617 	ldw	r3,24(r2)
   45860:	00800134 	movhi	r2,4
   45864:	10952604 	addi	r2,r2,21656
   45868:	1880021e 	bne	r3,r2,45874 <alt_avalon_i2c_enable+0x60>
   {
     irq_data->irq_busy=0;
   4586c:	e0bffd17 	ldw	r2,-12(fp)
   45870:	10000215 	stw	zero,8(r2)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
   45874:	e0bfff17 	ldw	r2,-4(fp)
   45878:	10800317 	ldw	r2,12(r2)
   4587c:	10800204 	addi	r2,r2,8
   45880:	e0ffff17 	ldw	r3,-4(fp)
   45884:	18c00317 	ldw	r3,12(r3)
   45888:	18c00204 	addi	r3,r3,8
   4588c:	18c00037 	ldwio	r3,0(r3)
   45890:	18c00054 	ori	r3,r3,1
   45894:	10c00035 	stwio	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
   45898:	0005883a 	mov	r2,zero
}
   4589c:	e037883a 	mov	sp,fp
   458a0:	df000017 	ldw	fp,0(sp)
   458a4:	dec00104 	addi	sp,sp,4
   458a8:	f800283a 	ret

000458ac <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
   458ac:	defffe04 	addi	sp,sp,-8
   458b0:	df000115 	stw	fp,4(sp)
   458b4:	df000104 	addi	fp,sp,4
   458b8:	e13fff15 	stw	r4,-4(fp)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
   458bc:	e0bfff17 	ldw	r2,-4(fp)
   458c0:	10800317 	ldw	r2,12(r2)
   458c4:	10800204 	addi	r2,r2,8
   458c8:	e0ffff17 	ldw	r3,-4(fp)
   458cc:	18c00317 	ldw	r3,12(r3)
   458d0:	18c00204 	addi	r3,r3,8
   458d4:	19000037 	ldwio	r4,0(r3)
   458d8:	00ffff84 	movi	r3,-2
   458dc:	20c6703a 	and	r3,r4,r3
   458e0:	10c00035 	stwio	r3,0(r2)

}
   458e4:	0001883a 	nop
   458e8:	e037883a 	mov	sp,fp
   458ec:	df000017 	ldw	fp,0(sp)
   458f0:	dec00104 	addi	sp,sp,4
   458f4:	f800283a 	ret

000458f8 <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
   458f8:	defffd04 	addi	sp,sp,-12
   458fc:	df000215 	stw	fp,8(sp)
   45900:	df000204 	addi	fp,sp,8
   45904:	e13ffe15 	stw	r4,-8(fp)
   45908:	e17fff15 	stw	r5,-4(fp)

    cfg->addr_mode = i2c_dev->address_mode;
   4590c:	e0bffe17 	ldw	r2,-8(fp)
   45910:	10c00d17 	ldw	r3,52(r2)
   45914:	e0bfff17 	ldw	r2,-4(fp)
   45918:	10c00015 	stw	r3,0(r2)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
   4591c:	e0bffe17 	ldw	r2,-8(fp)
   45920:	10800317 	ldw	r2,12(r2)
   45924:	10800204 	addi	r2,r2,8
   45928:	10800037 	ldwio	r2,0(r2)
   4592c:	1080008c 	andi	r2,r2,2
   45930:	1005d07a 	srai	r2,r2,1
   45934:	1007883a 	mov	r3,r2
   45938:	e0bfff17 	ldw	r2,-4(fp)
   4593c:	10c00115 	stw	r3,4(r2)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
   45940:	e0bffe17 	ldw	r2,-8(fp)
   45944:	10800317 	ldw	r2,12(r2)
   45948:	10800904 	addi	r2,r2,36
   4594c:	10800037 	ldwio	r2,0(r2)
   45950:	1007883a 	mov	r3,r2
   45954:	e0bfff17 	ldw	r2,-4(fp)
   45958:	10c0020d 	sth	r3,8(r2)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
   4595c:	e0bffe17 	ldw	r2,-8(fp)
   45960:	10800317 	ldw	r2,12(r2)
   45964:	10800804 	addi	r2,r2,32
   45968:	10800037 	ldwio	r2,0(r2)
   4596c:	1007883a 	mov	r3,r2
   45970:	e0bfff17 	ldw	r2,-4(fp)
   45974:	10c0028d 	sth	r3,10(r2)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
   45978:	e0bffe17 	ldw	r2,-8(fp)
   4597c:	10800317 	ldw	r2,12(r2)
   45980:	10800a04 	addi	r2,r2,40
   45984:	10800037 	ldwio	r2,0(r2)
   45988:	1007883a 	mov	r3,r2
   4598c:	e0bfff17 	ldw	r2,-4(fp)
   45990:	10c0030d 	sth	r3,12(r2)
}
   45994:	0001883a 	nop
   45998:	e037883a 	mov	sp,fp
   4599c:	df000017 	ldw	fp,0(sp)
   459a0:	dec00104 	addi	sp,sp,4
   459a4:	f800283a 	ret

000459a8 <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
   459a8:	defffd04 	addi	sp,sp,-12
   459ac:	df000215 	stw	fp,8(sp)
   459b0:	df000204 	addi	fp,sp,8
   459b4:	e13ffe15 	stw	r4,-8(fp)
   459b8:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->address_mode   =   cfg->addr_mode;
   459bc:	e0bfff17 	ldw	r2,-4(fp)
   459c0:	10c00017 	ldw	r3,0(r2)
   459c4:	e0bffe17 	ldw	r2,-8(fp)
   459c8:	10c00d15 	stw	r3,52(r2)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
   459cc:	e0bffe17 	ldw	r2,-8(fp)
   459d0:	10800317 	ldw	r2,12(r2)
   459d4:	10c00204 	addi	r3,r2,8
   459d8:	e0bffe17 	ldw	r2,-8(fp)
   459dc:	10800317 	ldw	r2,12(r2)
   459e0:	10800204 	addi	r2,r2,8
   459e4:	10800037 	ldwio	r2,0(r2)
   459e8:	1009883a 	mov	r4,r2
   459ec:	00bfff44 	movi	r2,-3
   459f0:	2088703a 	and	r4,r4,r2
   459f4:	e0bfff17 	ldw	r2,-4(fp)
   459f8:	10800117 	ldw	r2,4(r2)
   459fc:	1085883a 	add	r2,r2,r2
   45a00:	1080008c 	andi	r2,r2,2
   45a04:	2084b03a 	or	r2,r4,r2
   45a08:	18800035 	stwio	r2,0(r3)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
   45a0c:	e0bffe17 	ldw	r2,-8(fp)
   45a10:	10800317 	ldw	r2,12(r2)
   45a14:	10800904 	addi	r2,r2,36
   45a18:	e0ffff17 	ldw	r3,-4(fp)
   45a1c:	18c0020b 	ldhu	r3,8(r3)
   45a20:	18ffffcc 	andi	r3,r3,65535
   45a24:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
   45a28:	e0bffe17 	ldw	r2,-8(fp)
   45a2c:	10800317 	ldw	r2,12(r2)
   45a30:	10800804 	addi	r2,r2,32
   45a34:	e0ffff17 	ldw	r3,-4(fp)
   45a38:	18c0028b 	ldhu	r3,10(r3)
   45a3c:	18ffffcc 	andi	r3,r3,65535
   45a40:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
   45a44:	e0bffe17 	ldw	r2,-8(fp)
   45a48:	10800317 	ldw	r2,12(r2)
   45a4c:	10800a04 	addi	r2,r2,40
   45a50:	e0ffff17 	ldw	r3,-4(fp)
   45a54:	18c0030b 	ldhu	r3,12(r3)
   45a58:	18ffffcc 	andi	r3,r3,65535
   45a5c:	10c00035 	stwio	r3,0(r2)
}
   45a60:	0001883a 	nop
   45a64:	e037883a 	mov	sp,fp
   45a68:	df000017 	ldw	fp,0(sp)
   45a6c:	dec00104 	addi	sp,sp,4
   45a70:	f800283a 	ret

00045a74 <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
   45a74:	defffb04 	addi	sp,sp,-20
   45a78:	dfc00415 	stw	ra,16(sp)
   45a7c:	df000315 	stw	fp,12(sp)
   45a80:	df000304 	addi	fp,sp,12
   45a84:	e13ffd15 	stw	r4,-12(fp)
   45a88:	e17ffe15 	stw	r5,-8(fp)
   45a8c:	e1bfff15 	stw	r6,-4(fp)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
   45a90:	e0bffe17 	ldw	r2,-8(fp)
   45a94:	1080028b 	ldhu	r2,10(r2)
   45a98:	10bfffcc 	andi	r2,r2,65535
   45a9c:	10000426 	beq	r2,zero,45ab0 <alt_avalon_i2c_master_config_speed_get+0x3c>
   45aa0:	e0bffe17 	ldw	r2,-8(fp)
   45aa4:	1080020b 	ldhu	r2,8(r2)
   45aa8:	10bfffcc 	andi	r2,r2,65535
   45aac:	1000021e 	bne	r2,zero,45ab8 <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
   45ab0:	00bfff44 	movi	r2,-3
   45ab4:	00000f06 	br	45af4 <alt_avalon_i2c_master_config_speed_get+0x80>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
   45ab8:	e0bffd17 	ldw	r2,-12(fp)
   45abc:	11000c17 	ldw	r4,48(r2)
   45ac0:	e0bffe17 	ldw	r2,-8(fp)
   45ac4:	1080028b 	ldhu	r2,10(r2)
   45ac8:	10ffffcc 	andi	r3,r2,65535
   45acc:	e0bffe17 	ldw	r2,-8(fp)
   45ad0:	1080020b 	ldhu	r2,8(r2)
   45ad4:	10bfffcc 	andi	r2,r2,65535
   45ad8:	1885883a 	add	r2,r3,r2
   45adc:	100b883a 	mov	r5,r2
   45ae0:	00416640 	call	41664 <__udivsi3>
   45ae4:	1007883a 	mov	r3,r2
   45ae8:	e0bfff17 	ldw	r2,-4(fp)
   45aec:	10c00015 	stw	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
   45af0:	0005883a 	mov	r2,zero
}
   45af4:	e037883a 	mov	sp,fp
   45af8:	dfc00117 	ldw	ra,4(sp)
   45afc:	df000017 	ldw	fp,0(sp)
   45b00:	dec00204 	addi	sp,sp,8
   45b04:	f800283a 	ret

00045b08 <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
   45b08:	defff904 	addi	sp,sp,-28
   45b0c:	dfc00615 	stw	ra,24(sp)
   45b10:	df000515 	stw	fp,20(sp)
   45b14:	df000504 	addi	fp,sp,20
   45b18:	e13ffd15 	stw	r4,-12(fp)
   45b1c:	e17ffe15 	stw	r5,-8(fp)
   45b20:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
   45b24:	e0ffff17 	ldw	r3,-4(fp)
   45b28:	008001b4 	movhi	r2,6
   45b2c:	1086a004 	addi	r2,r2,6784
   45b30:	10c00436 	bltu	r2,r3,45b44 <alt_avalon_i2c_master_config_speed_set+0x3c>
   45b34:	e0bfff17 	ldw	r2,-4(fp)
   45b38:	10000226 	beq	r2,zero,45b44 <alt_avalon_i2c_master_config_speed_set+0x3c>
   45b3c:	e0bfff17 	ldw	r2,-4(fp)
   45b40:	1000021e 	bne	r2,zero,45b4c <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
   45b44:	00bfff04 	movi	r2,-4
   45b48:	00002906 	br	45bf0 <alt_avalon_i2c_master_config_speed_set+0xe8>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
   45b4c:	e0bffd17 	ldw	r2,-12(fp)
   45b50:	10c00c17 	ldw	r3,48(r2)
   45b54:	e0bfff17 	ldw	r2,-4(fp)
   45b58:	1085883a 	add	r2,r2,r2
   45b5c:	100b883a 	mov	r5,r2
   45b60:	1809883a 	mov	r4,r3
   45b64:	00416640 	call	41664 <__udivsi3>
   45b68:	e0bffb15 	stw	r2,-20(fp)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
   45b6c:	e0bffb17 	ldw	r2,-20(fp)
   45b70:	10800f04 	addi	r2,r2,60
   45b74:	e0bffc15 	stw	r2,-16(fp)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
   45b78:	e0bffb17 	ldw	r2,-20(fp)
   45b7c:	10bff104 	addi	r2,r2,-60
   45b80:	e0bffb15 	stw	r2,-20(fp)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
   45b84:	e0ffff17 	ldw	r3,-4(fp)
   45b88:	008000b4 	movhi	r2,2
   45b8c:	10a1a804 	addi	r2,r2,-31072
   45b90:	10c0042e 	bgeu	r2,r3,45ba4 <alt_avalon_i2c_master_config_speed_set+0x9c>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
   45b94:	e0bffe17 	ldw	r2,-8(fp)
   45b98:	00c00044 	movi	r3,1
   45b9c:	10c00115 	stw	r3,4(r2)
   45ba0:	00000206 	br	45bac <alt_avalon_i2c_master_config_speed_set+0xa4>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
   45ba4:	e0bffe17 	ldw	r2,-8(fp)
   45ba8:	10000115 	stw	zero,4(r2)
    }

    cfg->scl_lcnt = scl_lcnt;
   45bac:	e0bffb17 	ldw	r2,-20(fp)
   45bb0:	1007883a 	mov	r3,r2
   45bb4:	e0bffe17 	ldw	r2,-8(fp)
   45bb8:	10c0028d 	sth	r3,10(r2)
    cfg->scl_hcnt = scl_hcnt;
   45bbc:	e0bffc17 	ldw	r2,-16(fp)
   45bc0:	1007883a 	mov	r3,r2
   45bc4:	e0bffe17 	ldw	r2,-8(fp)
   45bc8:	10c0020d 	sth	r3,8(r2)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
   45bcc:	e0bffb17 	ldw	r2,-20(fp)
   45bd0:	1007883a 	mov	r3,r2
   45bd4:	e0bffb17 	ldw	r2,-20(fp)
   45bd8:	1004d07a 	srli	r2,r2,1
   45bdc:	1885c83a 	sub	r2,r3,r2
   45be0:	1007883a 	mov	r3,r2
   45be4:	e0bffe17 	ldw	r2,-8(fp)
   45be8:	10c0030d 	sth	r3,12(r2)

    return ALT_AVALON_I2C_SUCCESS;
   45bec:	0005883a 	mov	r2,zero

}
   45bf0:	e037883a 	mov	sp,fp
   45bf4:	dfc00117 	ldw	ra,4(sp)
   45bf8:	df000017 	ldw	fp,0(sp)
   45bfc:	dec00204 	addi	sp,sp,8
   45c00:	f800283a 	ret

00045c04 <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
   45c04:	defffe04 	addi	sp,sp,-8
   45c08:	df000115 	stw	fp,4(sp)
   45c0c:	df000104 	addi	fp,sp,4
   45c10:	e13fff15 	stw	r4,-4(fp)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
   45c14:	e0bfff17 	ldw	r2,-4(fp)
   45c18:	10800317 	ldw	r2,12(r2)
   45c1c:	10800504 	addi	r2,r2,20
   45c20:	10800037 	ldwio	r2,0(r2)
   45c24:	1080004c 	andi	r2,r2,1
   45c28:	10000226 	beq	r2,zero,45c34 <alt_avalon_i2c_is_busy+0x30>
    {
       return ALT_AVALON_I2C_TRUE;
   45c2c:	00800044 	movi	r2,1
   45c30:	00000106 	br	45c38 <alt_avalon_i2c_is_busy+0x34>
    }

    return ALT_AVALON_I2C_FALSE;
   45c34:	0005883a 	mov	r2,zero
}
   45c38:	e037883a 	mov	sp,fp
   45c3c:	df000017 	ldw	fp,0(sp)
   45c40:	dec00104 	addi	sp,sp,4
   45c44:	f800283a 	ret

00045c48 <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
   45c48:	defffb04 	addi	sp,sp,-20
   45c4c:	df000415 	stw	fp,16(sp)
   45c50:	df000404 	addi	fp,sp,16
   45c54:	e13ffc15 	stw	r4,-16(fp)
   45c58:	e17ffd15 	stw	r5,-12(fp)
   45c5c:	e1bffe15 	stw	r6,-8(fp)
   45c60:	e1ffff15 	stw	r7,-4(fp)
    *bytes_read = 0;
   45c64:	e0bfff17 	ldw	r2,-4(fp)
   45c68:	10000015 	stw	zero,0(r2)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
   45c6c:	00001406 	br	45cc0 <alt_avalon_i2c_rx_read_available+0x78>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
   45c70:	e0bfff17 	ldw	r2,-4(fp)
   45c74:	10800017 	ldw	r2,0(r2)
   45c78:	e0fffd17 	ldw	r3,-12(fp)
   45c7c:	1885883a 	add	r2,r3,r2
   45c80:	e0fffc17 	ldw	r3,-16(fp)
   45c84:	18c00317 	ldw	r3,12(r3)
   45c88:	18c00104 	addi	r3,r3,4
   45c8c:	18c00037 	ldwio	r3,0(r3)
   45c90:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
   45c94:	e0bfff17 	ldw	r2,-4(fp)
   45c98:	10800017 	ldw	r2,0(r2)
   45c9c:	10c00044 	addi	r3,r2,1
   45ca0:	e0bfff17 	ldw	r2,-4(fp)
   45ca4:	10c00015 	stw	r3,0(r2)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
   45ca8:	e0bfff17 	ldw	r2,-4(fp)
   45cac:	10c00017 	ldw	r3,0(r2)
   45cb0:	e0bffe17 	ldw	r2,-8(fp)
   45cb4:	1880021e 	bne	r3,r2,45cc0 <alt_avalon_i2c_rx_read_available+0x78>
   45cb8:	e0bffe17 	ldw	r2,-8(fp)
   45cbc:	1000061e 	bne	r2,zero,45cd8 <alt_avalon_i2c_rx_read_available+0x90>
/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
   45cc0:	e0bffc17 	ldw	r2,-16(fp)
   45cc4:	10800317 	ldw	r2,12(r2)
   45cc8:	10800704 	addi	r2,r2,28
   45ccc:	10800037 	ldwio	r2,0(r2)
   45cd0:	103fe71e 	bne	r2,zero,45c70 <__alt_data_end+0xfffdeb70>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    }
}
   45cd4:	00000106 	br	45cdc <alt_avalon_i2c_rx_read_available+0x94>
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
   45cd8:	0001883a 	nop
    }
}
   45cdc:	0001883a 	nop
   45ce0:	e037883a 	mov	sp,fp
   45ce4:	df000017 	ldw	fp,0(sp)
   45ce8:	dec00104 	addi	sp,sp,4
   45cec:	f800283a 	ret

00045cf0 <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
   45cf0:	defffa04 	addi	sp,sp,-24
   45cf4:	dfc00515 	stw	ra,20(sp)
   45cf8:	df000415 	stw	fp,16(sp)
   45cfc:	df000404 	addi	fp,sp,16
   45d00:	e13ffe15 	stw	r4,-8(fp)
   45d04:	e17fff15 	stw	r5,-4(fp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
   45d08:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 timeout = 100000;
   45d0c:	008000b4 	movhi	r2,2
   45d10:	10a1a804 	addi	r2,r2,-31072
   45d14:	e0bffd15 	stw	r2,-12(fp)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
   45d18:	00000d06 	br	45d50 <alt_avalon_i2c_rx_read+0x60>
    {
      if (timeout<10) alt_busy_sleep(10000);
   45d1c:	e0bffd17 	ldw	r2,-12(fp)
   45d20:	108002a8 	cmpgeui	r2,r2,10
   45d24:	1000021e 	bne	r2,zero,45d30 <alt_avalon_i2c_rx_read+0x40>
   45d28:	0109c404 	movi	r4,10000
   45d2c:	00478500 	call	47850 <alt_busy_sleep>
      if (--timeout == 0)
   45d30:	e0bffd17 	ldw	r2,-12(fp)
   45d34:	10bfffc4 	addi	r2,r2,-1
   45d38:	e0bffd15 	stw	r2,-12(fp)
   45d3c:	e0bffd17 	ldw	r2,-12(fp)
   45d40:	1000031e 	bne	r2,zero,45d50 <alt_avalon_i2c_rx_read+0x60>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
   45d44:	00bfff84 	movi	r2,-2
   45d48:	e0bffc15 	stw	r2,-16(fp)
        break;
   45d4c:	00000506 	br	45d64 <alt_avalon_i2c_rx_read+0x74>
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
   45d50:	e0bffe17 	ldw	r2,-8(fp)
   45d54:	10800317 	ldw	r2,12(r2)
   45d58:	10800704 	addi	r2,r2,28
   45d5c:	10800037 	ldwio	r2,0(r2)
   45d60:	103fee26 	beq	r2,zero,45d1c <__alt_data_end+0xfffdec1c>
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
   45d64:	e0bffe17 	ldw	r2,-8(fp)
   45d68:	10800317 	ldw	r2,12(r2)
   45d6c:	10800104 	addi	r2,r2,4
   45d70:	10800037 	ldwio	r2,0(r2)
   45d74:	1007883a 	mov	r3,r2
   45d78:	e0bfff17 	ldw	r2,-4(fp)
   45d7c:	10c00005 	stb	r3,0(r2)
        
    return status;
   45d80:	e0bffc17 	ldw	r2,-16(fp)
}
   45d84:	e037883a 	mov	sp,fp
   45d88:	dfc00117 	ldw	ra,4(sp)
   45d8c:	df000017 	ldw	fp,0(sp)
   45d90:	dec00204 	addi	sp,sp,8
   45d94:	f800283a 	ret

00045d98 <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
   45d98:	defff804 	addi	sp,sp,-32
   45d9c:	dfc00715 	stw	ra,28(sp)
   45da0:	df000615 	stw	fp,24(sp)
   45da4:	df000604 	addi	fp,sp,24
   45da8:	e13ffc15 	stw	r4,-16(fp)
   45dac:	2809883a 	mov	r4,r5
   45db0:	3007883a 	mov	r3,r6
   45db4:	3805883a 	mov	r2,r7
   45db8:	e13ffd05 	stb	r4,-12(fp)
   45dbc:	e0fffe05 	stb	r3,-8(fp)
   45dc0:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 timeout = 10000;
   45dc4:	0089c404 	movi	r2,10000
   45dc8:	e0bffa15 	stw	r2,-24(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
   45dcc:	e03ffb15 	stw	zero,-20(fp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
   45dd0:	00000c06 	br	45e04 <alt_avalon_i2c_cmd_write+0x6c>
    {
      if (timeout<10) alt_busy_sleep(10000);    
   45dd4:	e0bffa17 	ldw	r2,-24(fp)
   45dd8:	108002a8 	cmpgeui	r2,r2,10
   45ddc:	1000021e 	bne	r2,zero,45de8 <alt_avalon_i2c_cmd_write+0x50>
   45de0:	0109c404 	movi	r4,10000
   45de4:	00478500 	call	47850 <alt_busy_sleep>
      if (--timeout == 0)
   45de8:	e0bffa17 	ldw	r2,-24(fp)
   45dec:	10bfffc4 	addi	r2,r2,-1
   45df0:	e0bffa15 	stw	r2,-24(fp)
   45df4:	e0bffa17 	ldw	r2,-24(fp)
   45df8:	1000021e 	bne	r2,zero,45e04 <alt_avalon_i2c_cmd_write+0x6c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
   45dfc:	00bfff84 	movi	r2,-2
   45e00:	00001906 	br	45e68 <alt_avalon_i2c_cmd_write+0xd0>
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
   45e04:	e0bffc17 	ldw	r2,-16(fp)
   45e08:	10800317 	ldw	r2,12(r2)
   45e0c:	10800404 	addi	r2,r2,16
   45e10:	10800037 	ldwio	r2,0(r2)
   45e14:	1080004c 	andi	r2,r2,1
   45e18:	103fee26 	beq	r2,zero,45dd4 <__alt_data_end+0xfffdecd4>
      {
        return ALT_AVALON_I2C_TIMEOUT;
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
   45e1c:	e0bffc17 	ldw	r2,-16(fp)
   45e20:	10800317 	ldw	r2,12(r2)
   45e24:	e13ffd03 	ldbu	r4,-12(fp)
   45e28:	e0fffe03 	ldbu	r3,-8(fp)
   45e2c:	1806927a 	slli	r3,r3,9
   45e30:	20c8b03a 	or	r4,r4,r3
   45e34:	e0ffff03 	ldbu	r3,-4(fp)
   45e38:	1806923a 	slli	r3,r3,8
   45e3c:	20c6b03a 	or	r3,r4,r3
   45e40:	10c00035 	stwio	r3,0(r2)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
   45e44:	e0bffb04 	addi	r2,fp,-20
   45e48:	100b883a 	mov	r5,r2
   45e4c:	e13ffc17 	ldw	r4,-16(fp)
   45e50:	0045fd80 	call	45fd8 <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
   45e54:	e0bffb04 	addi	r2,fp,-20
   45e58:	100b883a 	mov	r5,r2
   45e5c:	e13ffc17 	ldw	r4,-16(fp)
   45e60:	00460240 	call	46024 <alt_avalon_i2c_check_arblost>
    
    return status;
   45e64:	e0bffb17 	ldw	r2,-20(fp)
}
   45e68:	e037883a 	mov	sp,fp
   45e6c:	dfc00117 	ldw	ra,4(sp)
   45e70:	df000017 	ldw	fp,0(sp)
   45e74:	dec00204 	addi	sp,sp,8
   45e78:	f800283a 	ret

00045e7c <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
   45e7c:	defffa04 	addi	sp,sp,-24
   45e80:	dfc00515 	stw	ra,20(sp)
   45e84:	df000415 	stw	fp,16(sp)
   45e88:	df000404 	addi	fp,sp,16
   45e8c:	e13ffd15 	stw	r4,-12(fp)
   45e90:	e17ffe15 	stw	r5,-8(fp)
   45e94:	3005883a 	mov	r2,r6
   45e98:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
   45e9c:	e0bffd17 	ldw	r2,-12(fp)
   45ea0:	10800d17 	ldw	r2,52(r2)
   45ea4:	10800058 	cmpnei	r2,r2,1
   45ea8:	10001c1e 	bne	r2,zero,45f1c <alt_avalon_i2c_send_address+0xa0>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
   45eac:	e0bffd17 	ldw	r2,-12(fp)
   45eb0:	10800917 	ldw	r2,36(r2)
   45eb4:	109e0014 	ori	r2,r2,30720
   45eb8:	1004d1fa 	srli	r2,r2,7
   45ebc:	1007883a 	mov	r3,r2
   45ec0:	00bfff84 	movi	r2,-2
   45ec4:	1884703a 	and	r2,r3,r2
   45ec8:	1007883a 	mov	r3,r2
   45ecc:	e0bffe17 	ldw	r2,-8(fp)
   45ed0:	1884b03a 	or	r2,r3,r2
   45ed4:	10803fcc 	andi	r2,r2,255
   45ed8:	e0ffff03 	ldbu	r3,-4(fp)
   45edc:	000f883a 	mov	r7,zero
   45ee0:	180d883a 	mov	r6,r3
   45ee4:	100b883a 	mov	r5,r2
   45ee8:	e13ffd17 	ldw	r4,-12(fp)
   45eec:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   45ef0:	e0bffc15 	stw	r2,-16(fp)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
   45ef4:	e0bffd17 	ldw	r2,-12(fp)
   45ef8:	10800917 	ldw	r2,36(r2)
   45efc:	10803fcc 	andi	r2,r2,255
   45f00:	000f883a 	mov	r7,zero
   45f04:	000d883a 	mov	r6,zero
   45f08:	100b883a 	mov	r5,r2
   45f0c:	e13ffd17 	ldw	r4,-12(fp)
   45f10:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   45f14:	e0bffc15 	stw	r2,-16(fp)
   45f18:	00000e06 	br	45f54 <alt_avalon_i2c_send_address+0xd8>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
   45f1c:	e0bffd17 	ldw	r2,-12(fp)
   45f20:	10800917 	ldw	r2,36(r2)
   45f24:	1085883a 	add	r2,r2,r2
   45f28:	1007883a 	mov	r3,r2
   45f2c:	e0bffe17 	ldw	r2,-8(fp)
   45f30:	1884b03a 	or	r2,r3,r2
   45f34:	10803fcc 	andi	r2,r2,255
   45f38:	e0ffff03 	ldbu	r3,-4(fp)
   45f3c:	000f883a 	mov	r7,zero
   45f40:	180d883a 	mov	r6,r3
   45f44:	100b883a 	mov	r5,r2
   45f48:	e13ffd17 	ldw	r4,-12(fp)
   45f4c:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   45f50:	e0bffc15 	stw	r2,-16(fp)
    }
    
    return status;
   45f54:	e0bffc17 	ldw	r2,-16(fp)
}
   45f58:	e037883a 	mov	sp,fp
   45f5c:	dfc00117 	ldw	ra,4(sp)
   45f60:	df000017 	ldw	fp,0(sp)
   45f64:	dec00204 	addi	sp,sp,8
   45f68:	f800283a 	ret

00045f6c <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
   45f6c:	defffd04 	addi	sp,sp,-12
   45f70:	df000215 	stw	fp,8(sp)
   45f74:	df000204 	addi	fp,sp,8
   45f78:	e13ffe15 	stw	r4,-8(fp)
   45f7c:	e17fff15 	stw	r5,-4(fp)
    *target_addr=i2c_dev->master_target_address;
   45f80:	e0bffe17 	ldw	r2,-8(fp)
   45f84:	10c00917 	ldw	r3,36(r2)
   45f88:	e0bfff17 	ldw	r2,-4(fp)
   45f8c:	10c00015 	stw	r3,0(r2)
}
   45f90:	0001883a 	nop
   45f94:	e037883a 	mov	sp,fp
   45f98:	df000017 	ldw	fp,0(sp)
   45f9c:	dec00104 	addi	sp,sp,4
   45fa0:	f800283a 	ret

00045fa4 <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
   45fa4:	defffd04 	addi	sp,sp,-12
   45fa8:	df000215 	stw	fp,8(sp)
   45fac:	df000204 	addi	fp,sp,8
   45fb0:	e13ffe15 	stw	r4,-8(fp)
   45fb4:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->master_target_address=target_addr;
   45fb8:	e0bffe17 	ldw	r2,-8(fp)
   45fbc:	e0ffff17 	ldw	r3,-4(fp)
   45fc0:	10c00915 	stw	r3,36(r2)
}
   45fc4:	0001883a 	nop
   45fc8:	e037883a 	mov	sp,fp
   45fcc:	df000017 	ldw	fp,0(sp)
   45fd0:	dec00104 	addi	sp,sp,4
   45fd4:	f800283a 	ret

00045fd8 <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
   45fd8:	defffd04 	addi	sp,sp,-12
   45fdc:	df000215 	stw	fp,8(sp)
   45fe0:	df000204 	addi	fp,sp,8
   45fe4:	e13ffe15 	stw	r4,-8(fp)
   45fe8:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
   45fec:	e0bffe17 	ldw	r2,-8(fp)
   45ff0:	10800317 	ldw	r2,12(r2)
   45ff4:	10800404 	addi	r2,r2,16
   45ff8:	10800037 	ldwio	r2,0(r2)
   45ffc:	1080010c 	andi	r2,r2,4
   46000:	10000326 	beq	r2,zero,46010 <alt_avalon_i2c_check_nack+0x38>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
   46004:	e0bfff17 	ldw	r2,-4(fp)
   46008:	00fffec4 	movi	r3,-5
   4600c:	10c00015 	stw	r3,0(r2)
    }
}
   46010:	0001883a 	nop
   46014:	e037883a 	mov	sp,fp
   46018:	df000017 	ldw	fp,0(sp)
   4601c:	dec00104 	addi	sp,sp,4
   46020:	f800283a 	ret

00046024 <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
   46024:	defffd04 	addi	sp,sp,-12
   46028:	df000215 	stw	fp,8(sp)
   4602c:	df000204 	addi	fp,sp,8
   46030:	e13ffe15 	stw	r4,-8(fp)
   46034:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
   46038:	e0bffe17 	ldw	r2,-8(fp)
   4603c:	10800317 	ldw	r2,12(r2)
   46040:	10800404 	addi	r2,r2,16
   46044:	10800037 	ldwio	r2,0(r2)
   46048:	1080020c 	andi	r2,r2,8
   4604c:	10000326 	beq	r2,zero,4605c <alt_avalon_i2c_check_arblost+0x38>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
   46050:	e0bfff17 	ldw	r2,-4(fp)
   46054:	00fffe84 	movi	r3,-6
   46058:	10c00015 	stw	r3,0(r2)
    }
}
   4605c:	0001883a 	nop
   46060:	e037883a 	mov	sp,fp
   46064:	df000017 	ldw	fp,0(sp)
   46068:	dec00104 	addi	sp,sp,4
   4606c:	f800283a 	ret

00046070 <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
   46070:	defff804 	addi	sp,sp,-32
   46074:	dfc00715 	stw	ra,28(sp)
   46078:	df000615 	stw	fp,24(sp)
   4607c:	df000604 	addi	fp,sp,24
   46080:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
   46084:	e03ffc15 	stw	zero,-16(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
   46088:	e0bfff17 	ldw	r2,-4(fp)
   4608c:	10800717 	ldw	r2,28(r2)
   46090:	e0bffb15 	stw	r2,-20(fp)
    alt_u32 timeout=10000 * irq_data->size + 10000;
   46094:	e0bffb17 	ldw	r2,-20(fp)
   46098:	10800117 	ldw	r2,4(r2)
   4609c:	10800044 	addi	r2,r2,1
   460a0:	1089c424 	muli	r2,r2,10000
   460a4:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
   460a8:	e0bffd04 	addi	r2,fp,-12
   460ac:	100b883a 	mov	r5,r2
   460b0:	e13fff17 	ldw	r4,-4(fp)
   460b4:	0046ef00 	call	46ef0 <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
   460b8:	e0bffd17 	ldw	r2,-12(fp)
   460bc:	100b883a 	mov	r5,r2
   460c0:	e13fff17 	ldw	r4,-4(fp)
   460c4:	0046e240 	call	46e24 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
   460c8:	e0bffc04 	addi	r2,fp,-16
   460cc:	100b883a 	mov	r5,r2
   460d0:	e13fff17 	ldw	r4,-4(fp)
   460d4:	0045fd80 	call	45fd8 <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
   460d8:	e0bffc17 	ldw	r2,-16(fp)
   460dc:	10002226 	beq	r2,zero,46168 <alt_avalon_i2c_interrupt_transaction_status+0xf8>
    {
      if (irq_data->irq_busy)
   460e0:	e0bffb17 	ldw	r2,-20(fp)
   460e4:	10800217 	ldw	r2,8(r2)
   460e8:	10001d26 	beq	r2,zero,46160 <alt_avalon_i2c_interrupt_transaction_status+0xf0>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
   460ec:	00000d06 	br	46124 <alt_avalon_i2c_interrupt_transaction_status+0xb4>
        {
              if (timeout<10) alt_busy_sleep(10000);
   460f0:	e0bffa17 	ldw	r2,-24(fp)
   460f4:	108002a8 	cmpgeui	r2,r2,10
   460f8:	1000021e 	bne	r2,zero,46104 <alt_avalon_i2c_interrupt_transaction_status+0x94>
   460fc:	0109c404 	movi	r4,10000
   46100:	00478500 	call	47850 <alt_busy_sleep>
              if (--timeout == 0)
   46104:	e0bffa17 	ldw	r2,-24(fp)
   46108:	10bfffc4 	addi	r2,r2,-1
   4610c:	e0bffa15 	stw	r2,-24(fp)
   46110:	e0bffa17 	ldw	r2,-24(fp)
   46114:	1000031e 	bne	r2,zero,46124 <alt_avalon_i2c_interrupt_transaction_status+0xb4>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
   46118:	00bfff84 	movi	r2,-2
   4611c:	e0bffc15 	stw	r2,-16(fp)
                 break;
   46120:	00000306 	br	46130 <alt_avalon_i2c_interrupt_transaction_status+0xc0>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
   46124:	e13fff17 	ldw	r4,-4(fp)
   46128:	0045c040 	call	45c04 <alt_avalon_i2c_is_busy>
   4612c:	103ff01e 	bne	r2,zero,460f0 <__alt_data_end+0xfffdeff0>
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
   46130:	e0bffb17 	ldw	r2,-20(fp)
   46134:	10800017 	ldw	r2,0(r2)
   46138:	e0fffe04 	addi	r3,fp,-8
   4613c:	180f883a 	mov	r7,r3
   46140:	000d883a 	mov	r6,zero
   46144:	100b883a 	mov	r5,r2
   46148:	e13fff17 	ldw	r4,-4(fp)
   4614c:	0045c480 	call	45c48 <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
   46150:	e13fff17 	ldw	r4,-4(fp)
   46154:	00458ac0 	call	458ac <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
   46158:	e0bffb17 	ldw	r2,-20(fp)
   4615c:	10000215 	stw	zero,8(r2)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
   46160:	e0bffc17 	ldw	r2,-16(fp)
   46164:	00000a06 	br	46190 <alt_avalon_i2c_interrupt_transaction_status+0x120>
    }
    
    if (irq_data->irq_busy)
   46168:	e0bffb17 	ldw	r2,-20(fp)
   4616c:	10800217 	ldw	r2,8(r2)
   46170:	10000626 	beq	r2,zero,4618c <alt_avalon_i2c_interrupt_transaction_status+0x11c>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
   46174:	e0bffd17 	ldw	r2,-12(fp)
   46178:	100b883a 	mov	r5,r2
   4617c:	e13fff17 	ldw	r4,-4(fp)
   46180:	0046e8c0 	call	46e8c <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
   46184:	00bffe44 	movi	r2,-7
   46188:	00000106 	br	46190 <alt_avalon_i2c_interrupt_transaction_status+0x120>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
   4618c:	0005883a 	mov	r2,zero
}
   46190:	e037883a 	mov	sp,fp
   46194:	dfc00117 	ldw	ra,4(sp)
   46198:	df000017 	ldw	fp,0(sp)
   4619c:	dec00204 	addi	sp,sp,8
   461a0:	f800283a 	ret

000461a4 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
   461a4:	defff704 	addi	sp,sp,-36
   461a8:	dfc00815 	stw	ra,32(sp)
   461ac:	df000715 	stw	fp,28(sp)
   461b0:	df000704 	addi	fp,sp,28
   461b4:	e13ffc15 	stw	r4,-16(fp)
   461b8:	e17ffd15 	stw	r5,-12(fp)
   461bc:	e1bffe15 	stw	r6,-8(fp)
   461c0:	3805883a 	mov	r2,r7
   461c4:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
   461c8:	0089c404 	movi	r2,10000
   461cc:	e0bffb15 	stw	r2,-20(fp)
    
    while (retry--)
   461d0:	00002206 	br	4625c <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
   461d4:	e0bffb17 	ldw	r2,-20(fp)
   461d8:	108002a8 	cmpgeui	r2,r2,10
   461dc:	1000021e 	bne	r2,zero,461e8 <alt_avalon_i2c_master_tx+0x44>
   461e0:	0109c404 	movi	r4,10000
   461e4:	00478500 	call	47850 <alt_busy_sleep>
      if (use_interrupts)
   461e8:	e0bfff03 	ldbu	r2,-4(fp)
   461ec:	10000926 	beq	r2,zero,46214 <alt_avalon_i2c_master_tx+0x70>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
   461f0:	00800044 	movi	r2,1
   461f4:	d8800015 	stw	r2,0(sp)
   461f8:	000f883a 	mov	r7,zero
   461fc:	e1bffe17 	ldw	r6,-8(fp)
   46200:	e17ffd17 	ldw	r5,-12(fp)
   46204:	e13ffc17 	ldw	r4,-16(fp)
   46208:	004674c0 	call	4674c <alt_avalon_i2c_master_transmit_using_interrupts>
   4620c:	e0bffa15 	stw	r2,-24(fp)
   46210:	00000806 	br	46234 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
   46214:	00800044 	movi	r2,1
   46218:	d8800015 	stw	r2,0(sp)
   4621c:	000f883a 	mov	r7,zero
   46220:	e1bffe17 	ldw	r6,-8(fp)
   46224:	e17ffd17 	ldw	r5,-12(fp)
   46228:	e13ffc17 	ldw	r4,-16(fp)
   4622c:	00465900 	call	46590 <alt_avalon_i2c_master_transmit>
   46230:	e0bffa15 	stw	r2,-24(fp)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   46234:	e0bffa17 	ldw	r2,-24(fp)
   46238:	10bffea0 	cmpeqi	r2,r2,-6
   4623c:	1000061e 	bne	r2,zero,46258 <alt_avalon_i2c_master_tx+0xb4>
   46240:	e0bffa17 	ldw	r2,-24(fp)
   46244:	10bffee0 	cmpeqi	r2,r2,-5
   46248:	1000031e 	bne	r2,zero,46258 <alt_avalon_i2c_master_tx+0xb4>
   4624c:	e0bffa17 	ldw	r2,-24(fp)
   46250:	10bffe58 	cmpnei	r2,r2,-7
   46254:	1000061e 	bne	r2,zero,46270 <alt_avalon_i2c_master_tx+0xcc>
   46258:	0001883a 	nop
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
   4625c:	e0bffb17 	ldw	r2,-20(fp)
   46260:	10ffffc4 	addi	r3,r2,-1
   46264:	e0fffb15 	stw	r3,-20(fp)
   46268:	103fda1e 	bne	r2,zero,461d4 <__alt_data_end+0xfffdf0d4>
   4626c:	00000106 	br	46274 <alt_avalon_i2c_master_tx+0xd0>
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
      break;
   46270:	0001883a 	nop
    }

    return status;
   46274:	e0bffa17 	ldw	r2,-24(fp)
}        
   46278:	e037883a 	mov	sp,fp
   4627c:	dfc00117 	ldw	ra,4(sp)
   46280:	df000017 	ldw	fp,0(sp)
   46284:	dec00204 	addi	sp,sp,8
   46288:	f800283a 	ret

0004628c <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
   4628c:	defff704 	addi	sp,sp,-36
   46290:	dfc00815 	stw	ra,32(sp)
   46294:	df000715 	stw	fp,28(sp)
   46298:	df000704 	addi	fp,sp,28
   4629c:	e13ffc15 	stw	r4,-16(fp)
   462a0:	e17ffd15 	stw	r5,-12(fp)
   462a4:	e1bffe15 	stw	r6,-8(fp)
   462a8:	3805883a 	mov	r2,r7
   462ac:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
   462b0:	0089c404 	movi	r2,10000
   462b4:	e0bffb15 	stw	r2,-20(fp)
    
    if (use_interrupts) 
   462b8:	e0bfff03 	ldbu	r2,-4(fp)
   462bc:	10003426 	beq	r2,zero,46390 <alt_avalon_i2c_master_rx+0x104>
    {
      while (retry--) 
   462c0:	00001706 	br	46320 <alt_avalon_i2c_master_rx+0x94>
      {
        if (retry<10) alt_busy_sleep(10000);      
   462c4:	e0bffb17 	ldw	r2,-20(fp)
   462c8:	108002a8 	cmpgeui	r2,r2,10
   462cc:	1000021e 	bne	r2,zero,462d8 <alt_avalon_i2c_master_rx+0x4c>
   462d0:	0109c404 	movi	r4,10000
   462d4:	00478500 	call	47850 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
   462d8:	00800044 	movi	r2,1
   462dc:	d8800015 	stw	r2,0(sp)
   462e0:	000f883a 	mov	r7,zero
   462e4:	e1bffe17 	ldw	r6,-8(fp)
   462e8:	e17ffd17 	ldw	r5,-12(fp)
   462ec:	e13ffc17 	ldw	r4,-16(fp)
   462f0:	0046b600 	call	46b60 <alt_avalon_i2c_master_receive_using_interrupts>
   462f4:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   462f8:	e0bffa17 	ldw	r2,-24(fp)
   462fc:	10bffea0 	cmpeqi	r2,r2,-6
   46300:	1000061e 	bne	r2,zero,4631c <alt_avalon_i2c_master_rx+0x90>
   46304:	e0bffa17 	ldw	r2,-24(fp)
   46308:	10bffee0 	cmpeqi	r2,r2,-5
   4630c:	1000031e 	bne	r2,zero,4631c <alt_avalon_i2c_master_rx+0x90>
   46310:	e0bffa17 	ldw	r2,-24(fp)
   46314:	10bffe58 	cmpnei	r2,r2,-7
   46318:	1000221e 	bne	r2,zero,463a4 <alt_avalon_i2c_master_rx+0x118>
   4631c:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
   46320:	e0bffb17 	ldw	r2,-20(fp)
   46324:	10ffffc4 	addi	r3,r2,-1
   46328:	e0fffb15 	stw	r3,-20(fp)
   4632c:	103fe51e 	bne	r2,zero,462c4 <__alt_data_end+0xfffdf1c4>
   46330:	00001f06 	br	463b0 <alt_avalon_i2c_master_rx+0x124>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
   46334:	e0bffb17 	ldw	r2,-20(fp)
   46338:	108002a8 	cmpgeui	r2,r2,10
   4633c:	1000021e 	bne	r2,zero,46348 <alt_avalon_i2c_master_rx+0xbc>
   46340:	0109c404 	movi	r4,10000
   46344:	00478500 	call	47850 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
   46348:	00800044 	movi	r2,1
   4634c:	d8800015 	stw	r2,0(sp)
   46350:	000f883a 	mov	r7,zero
   46354:	e1bffe17 	ldw	r6,-8(fp)
   46358:	e17ffd17 	ldw	r5,-12(fp)
   4635c:	e13ffc17 	ldw	r4,-16(fp)
   46360:	00469540 	call	46954 <alt_avalon_i2c_master_receive>
   46364:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   46368:	e0bffa17 	ldw	r2,-24(fp)
   4636c:	10bffea0 	cmpeqi	r2,r2,-6
   46370:	1000061e 	bne	r2,zero,4638c <alt_avalon_i2c_master_rx+0x100>
   46374:	e0bffa17 	ldw	r2,-24(fp)
   46378:	10bffee0 	cmpeqi	r2,r2,-5
   4637c:	1000031e 	bne	r2,zero,4638c <alt_avalon_i2c_master_rx+0x100>
   46380:	e0bffa17 	ldw	r2,-24(fp)
   46384:	10bffe58 	cmpnei	r2,r2,-7
   46388:	1000081e 	bne	r2,zero,463ac <alt_avalon_i2c_master_rx+0x120>
   4638c:	0001883a 	nop
        break;
      }
    }
    else
    {
      while (retry--) 
   46390:	e0bffb17 	ldw	r2,-20(fp)
   46394:	10ffffc4 	addi	r3,r2,-1
   46398:	e0fffb15 	stw	r3,-20(fp)
   4639c:	103fe51e 	bne	r2,zero,46334 <__alt_data_end+0xfffdf234>
   463a0:	00000306 	br	463b0 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
   463a4:	0001883a 	nop
   463a8:	00000106 	br	463b0 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
   463ac:	0001883a 	nop
      }
    }
    
    return status;
   463b0:	e0bffa17 	ldw	r2,-24(fp)
}        
   463b4:	e037883a 	mov	sp,fp
   463b8:	dfc00117 	ldw	ra,4(sp)
   463bc:	df000017 	ldw	fp,0(sp)
   463c0:	dec00204 	addi	sp,sp,8
   463c4:	f800283a 	ret

000463c8 <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
   463c8:	defff604 	addi	sp,sp,-40
   463cc:	dfc00915 	stw	ra,36(sp)
   463d0:	df000815 	stw	fp,32(sp)
   463d4:	df000804 	addi	fp,sp,32
   463d8:	e13ffb15 	stw	r4,-20(fp)
   463dc:	e17ffc15 	stw	r5,-16(fp)
   463e0:	e1bffd15 	stw	r6,-12(fp)
   463e4:	e1fffe15 	stw	r7,-8(fp)
   463e8:	e0800317 	ldw	r2,12(fp)
   463ec:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
   463f0:	0089c404 	movi	r2,10000
   463f4:	e0bffa15 	stw	r2,-24(fp)
    
    if (use_interrupts)
   463f8:	e0bfff03 	ldbu	r2,-4(fp)
   463fc:	10005626 	beq	r2,zero,46558 <alt_avalon_i2c_master_tx_rx+0x190>
    {
      while (retry--) 
   46400:	00002806 	br	464a4 <alt_avalon_i2c_master_tx_rx+0xdc>
      {
        if (retry<10) alt_busy_sleep(10000);      
   46404:	e0bffa17 	ldw	r2,-24(fp)
   46408:	108002a8 	cmpgeui	r2,r2,10
   4640c:	1000021e 	bne	r2,zero,46418 <alt_avalon_i2c_master_tx_rx+0x50>
   46410:	0109c404 	movi	r4,10000
   46414:	00478500 	call	47850 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
   46418:	d8000015 	stw	zero,0(sp)
   4641c:	000f883a 	mov	r7,zero
   46420:	e1bffd17 	ldw	r6,-12(fp)
   46424:	e17ffc17 	ldw	r5,-16(fp)
   46428:	e13ffb17 	ldw	r4,-20(fp)
   4642c:	004674c0 	call	4674c <alt_avalon_i2c_master_transmit_using_interrupts>
   46430:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   46434:	e0bff917 	ldw	r2,-28(fp)
   46438:	10bffea0 	cmpeqi	r2,r2,-6
   4643c:	1000191e 	bne	r2,zero,464a4 <alt_avalon_i2c_master_tx_rx+0xdc>
   46440:	e0bff917 	ldw	r2,-28(fp)
   46444:	10bffee0 	cmpeqi	r2,r2,-5
   46448:	1000161e 	bne	r2,zero,464a4 <alt_avalon_i2c_master_tx_rx+0xdc>
   4644c:	e0bff917 	ldw	r2,-28(fp)
   46450:	10bffe58 	cmpnei	r2,r2,-7
   46454:	1000011e 	bne	r2,zero,4645c <alt_avalon_i2c_master_tx_rx+0x94>
   46458:	00001206 	br	464a4 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
   4645c:	00800044 	movi	r2,1
   46460:	d8800015 	stw	r2,0(sp)
   46464:	01c00044 	movi	r7,1
   46468:	e1800217 	ldw	r6,8(fp)
   4646c:	e17ffe17 	ldw	r5,-8(fp)
   46470:	e13ffb17 	ldw	r4,-20(fp)
   46474:	0046b600 	call	46b60 <alt_avalon_i2c_master_receive_using_interrupts>
   46478:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   4647c:	e0bff917 	ldw	r2,-28(fp)
   46480:	10bffea0 	cmpeqi	r2,r2,-6
   46484:	1000061e 	bne	r2,zero,464a0 <alt_avalon_i2c_master_tx_rx+0xd8>
   46488:	e0bff917 	ldw	r2,-28(fp)
   4648c:	10bffee0 	cmpeqi	r2,r2,-5
   46490:	1000031e 	bne	r2,zero,464a0 <alt_avalon_i2c_master_tx_rx+0xd8>
   46494:	e0bff917 	ldw	r2,-28(fp)
   46498:	10bffe58 	cmpnei	r2,r2,-7
   4649c:	1000331e 	bne	r2,zero,4656c <alt_avalon_i2c_master_tx_rx+0x1a4>
   464a0:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
   464a4:	e0bffa17 	ldw	r2,-24(fp)
   464a8:	10ffffc4 	addi	r3,r2,-1
   464ac:	e0fffa15 	stw	r3,-24(fp)
   464b0:	103fd41e 	bne	r2,zero,46404 <__alt_data_end+0xfffdf304>
   464b4:	00003006 	br	46578 <alt_avalon_i2c_master_tx_rx+0x1b0>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
   464b8:	e0bffa17 	ldw	r2,-24(fp)
   464bc:	108002a8 	cmpgeui	r2,r2,10
   464c0:	1000021e 	bne	r2,zero,464cc <alt_avalon_i2c_master_tx_rx+0x104>
   464c4:	0109c404 	movi	r4,10000
   464c8:	00478500 	call	47850 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
   464cc:	d8000015 	stw	zero,0(sp)
   464d0:	000f883a 	mov	r7,zero
   464d4:	e1bffd17 	ldw	r6,-12(fp)
   464d8:	e17ffc17 	ldw	r5,-16(fp)
   464dc:	e13ffb17 	ldw	r4,-20(fp)
   464e0:	00465900 	call	46590 <alt_avalon_i2c_master_transmit>
   464e4:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   464e8:	e0bff917 	ldw	r2,-28(fp)
   464ec:	10bffea0 	cmpeqi	r2,r2,-6
   464f0:	1000191e 	bne	r2,zero,46558 <alt_avalon_i2c_master_tx_rx+0x190>
   464f4:	e0bff917 	ldw	r2,-28(fp)
   464f8:	10bffee0 	cmpeqi	r2,r2,-5
   464fc:	1000161e 	bne	r2,zero,46558 <alt_avalon_i2c_master_tx_rx+0x190>
   46500:	e0bff917 	ldw	r2,-28(fp)
   46504:	10bffe58 	cmpnei	r2,r2,-7
   46508:	1000011e 	bne	r2,zero,46510 <alt_avalon_i2c_master_tx_rx+0x148>
   4650c:	00001206 	br	46558 <alt_avalon_i2c_master_tx_rx+0x190>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
   46510:	00800044 	movi	r2,1
   46514:	d8800015 	stw	r2,0(sp)
   46518:	01c00044 	movi	r7,1
   4651c:	e1800217 	ldw	r6,8(fp)
   46520:	e17ffe17 	ldw	r5,-8(fp)
   46524:	e13ffb17 	ldw	r4,-20(fp)
   46528:	00469540 	call	46954 <alt_avalon_i2c_master_receive>
   4652c:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
   46530:	e0bff917 	ldw	r2,-28(fp)
   46534:	10bffea0 	cmpeqi	r2,r2,-6
   46538:	1000061e 	bne	r2,zero,46554 <alt_avalon_i2c_master_tx_rx+0x18c>
   4653c:	e0bff917 	ldw	r2,-28(fp)
   46540:	10bffee0 	cmpeqi	r2,r2,-5
   46544:	1000031e 	bne	r2,zero,46554 <alt_avalon_i2c_master_tx_rx+0x18c>
   46548:	e0bff917 	ldw	r2,-28(fp)
   4654c:	10bffe58 	cmpnei	r2,r2,-7
   46550:	1000081e 	bne	r2,zero,46574 <alt_avalon_i2c_master_tx_rx+0x1ac>
   46554:	0001883a 	nop
        break;
      }
    }
    else 
    {
      while (retry--) 
   46558:	e0bffa17 	ldw	r2,-24(fp)
   4655c:	10ffffc4 	addi	r3,r2,-1
   46560:	e0fffa15 	stw	r3,-24(fp)
   46564:	103fd41e 	bne	r2,zero,464b8 <__alt_data_end+0xfffdf3b8>
   46568:	00000306 	br	46578 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
   4656c:	0001883a 	nop
   46570:	00000106 	br	46578 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
   46574:	0001883a 	nop
      }
    }
    
    return status;
   46578:	e0bff917 	ldw	r2,-28(fp)
}                                       
   4657c:	e037883a 	mov	sp,fp
   46580:	dfc00117 	ldw	ra,4(sp)
   46584:	df000017 	ldw	fp,0(sp)
   46588:	dec00204 	addi	sp,sp,8
   4658c:	f800283a 	ret

00046590 <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
   46590:	defff704 	addi	sp,sp,-36
   46594:	dfc00815 	stw	ra,32(sp)
   46598:	df000715 	stw	fp,28(sp)
   4659c:	df000704 	addi	fp,sp,28
   465a0:	e13ffb15 	stw	r4,-20(fp)
   465a4:	e17ffc15 	stw	r5,-16(fp)
   465a8:	e1bffd15 	stw	r6,-12(fp)
   465ac:	3807883a 	mov	r3,r7
   465b0:	e0800217 	ldw	r2,8(fp)
   465b4:	e0fffe05 	stb	r3,-8(fp)
   465b8:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
   465bc:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 timeout=size * 10000;
   465c0:	e0bffd17 	ldw	r2,-12(fp)
   465c4:	1089c424 	muli	r2,r2,10000
   465c8:	e0bff915 	stw	r2,-28(fp)
    
    if (size==0)
   465cc:	e0bffd17 	ldw	r2,-12(fp)
   465d0:	1000021e 	bne	r2,zero,465dc <alt_avalon_i2c_master_transmit+0x4c>
    {
      return ALT_AVALON_I2C_SUCCESS;
   465d4:	0005883a 	mov	r2,zero
   465d8:	00005706 	br	46738 <alt_avalon_i2c_master_transmit+0x1a8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
   465dc:	e0bffe03 	ldbu	r2,-8(fp)
   465e0:	10000a1e 	bne	r2,zero,4660c <alt_avalon_i2c_master_transmit+0x7c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
   465e4:	e13ffb17 	ldw	r4,-20(fp)
   465e8:	00458140 	call	45814 <alt_avalon_i2c_enable>
   465ec:	e0bffa15 	stw	r2,-24(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
   465f0:	e0bffa17 	ldw	r2,-24(fp)
   465f4:	10000226 	beq	r2,zero,46600 <alt_avalon_i2c_master_transmit+0x70>
      {
        return status;
   465f8:	e0bffa17 	ldw	r2,-24(fp)
   465fc:	00004e06 	br	46738 <alt_avalon_i2c_master_transmit+0x1a8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   46600:	01400704 	movi	r5,28
   46604:	e13ffb17 	ldw	r4,-20(fp)
   46608:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
   4660c:	e0bffe03 	ldbu	r2,-8(fp)
   46610:	100d883a 	mov	r6,r2
   46614:	000b883a 	mov	r5,zero
   46618:	e13ffb17 	ldw	r4,-20(fp)
   4661c:	0045e7c0 	call	45e7c <alt_avalon_i2c_send_address>
   46620:	e0bffa15 	stw	r2,-24(fp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
   46624:	e0bffa17 	ldw	r2,-24(fp)
   46628:	1000271e 	bne	r2,zero,466c8 <alt_avalon_i2c_master_transmit+0x138>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
   4662c:	00000f06 	br	4666c <alt_avalon_i2c_master_transmit+0xdc>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
   46630:	e0bffc17 	ldw	r2,-16(fp)
   46634:	10800003 	ldbu	r2,0(r2)
   46638:	10803fcc 	andi	r2,r2,255
   4663c:	000f883a 	mov	r7,zero
   46640:	000d883a 	mov	r6,zero
   46644:	100b883a 	mov	r5,r2
   46648:	e13ffb17 	ldw	r4,-20(fp)
   4664c:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46650:	e0bffa15 	stw	r2,-24(fp)
            
            ++buffer;
   46654:	e0bffc17 	ldw	r2,-16(fp)
   46658:	10800044 	addi	r2,r2,1
   4665c:	e0bffc15 	stw	r2,-16(fp)
            --size;
   46660:	e0bffd17 	ldw	r2,-12(fp)
   46664:	10bfffc4 	addi	r2,r2,-1
   46668:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
   4666c:	e0bffd17 	ldw	r2,-12(fp)
   46670:	108000b0 	cmpltui	r2,r2,2
   46674:	1000021e 	bne	r2,zero,46680 <alt_avalon_i2c_master_transmit+0xf0>
   46678:	e0bffa17 	ldw	r2,-24(fp)
   4667c:	103fec26 	beq	r2,zero,46630 <__alt_data_end+0xfffdf530>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
   46680:	e0bffa17 	ldw	r2,-24(fp)
   46684:	1000101e 	bne	r2,zero,466c8 <alt_avalon_i2c_master_transmit+0x138>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
   46688:	e0bffc17 	ldw	r2,-16(fp)
   4668c:	10800003 	ldbu	r2,0(r2)
   46690:	10803fcc 	andi	r2,r2,255
   46694:	e0ffff03 	ldbu	r3,-4(fp)
   46698:	180f883a 	mov	r7,r3
   4669c:	000d883a 	mov	r6,zero
   466a0:	100b883a 	mov	r5,r2
   466a4:	e13ffb17 	ldw	r4,-20(fp)
   466a8:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   466ac:	e0bffa15 	stw	r2,-24(fp)

            ++buffer;
   466b0:	e0bffc17 	ldw	r2,-16(fp)
   466b4:	10800044 	addi	r2,r2,1
   466b8:	e0bffc15 	stw	r2,-16(fp)
            --size;
   466bc:	e0bffd17 	ldw	r2,-12(fp)
   466c0:	10bfffc4 	addi	r2,r2,-1
   466c4:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
   466c8:	e0bfff03 	ldbu	r2,-4(fp)
   466cc:	1000101e 	bne	r2,zero,46710 <alt_avalon_i2c_master_transmit+0x180>
   466d0:	e0bffa17 	ldw	r2,-24(fp)
   466d4:	10001726 	beq	r2,zero,46734 <alt_avalon_i2c_master_transmit+0x1a4>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
   466d8:	00000d06 	br	46710 <alt_avalon_i2c_master_transmit+0x180>
        {
            if (timeout<10) alt_busy_sleep(10000);
   466dc:	e0bff917 	ldw	r2,-28(fp)
   466e0:	108002a8 	cmpgeui	r2,r2,10
   466e4:	1000021e 	bne	r2,zero,466f0 <alt_avalon_i2c_master_transmit+0x160>
   466e8:	0109c404 	movi	r4,10000
   466ec:	00478500 	call	47850 <alt_busy_sleep>
            if (--timeout == 0)
   466f0:	e0bff917 	ldw	r2,-28(fp)
   466f4:	10bfffc4 	addi	r2,r2,-1
   466f8:	e0bff915 	stw	r2,-28(fp)
   466fc:	e0bff917 	ldw	r2,-28(fp)
   46700:	1000031e 	bne	r2,zero,46710 <alt_avalon_i2c_master_transmit+0x180>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
   46704:	00bfff84 	movi	r2,-2
   46708:	e0bffa15 	stw	r2,-24(fp)
               break;
   4670c:	00000306 	br	4671c <alt_avalon_i2c_master_transmit+0x18c>
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
   46710:	e13ffb17 	ldw	r4,-20(fp)
   46714:	0045c040 	call	45c04 <alt_avalon_i2c_is_busy>
   46718:	103ff01e 	bne	r2,zero,466dc <__alt_data_end+0xfffdf5dc>
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
   4671c:	e0bffa04 	addi	r2,fp,-24
   46720:	100b883a 	mov	r5,r2
   46724:	e13ffb17 	ldw	r4,-20(fp)
   46728:	0045fd80 	call	45fd8 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
   4672c:	e13ffb17 	ldw	r4,-20(fp)
   46730:	00458ac0 	call	458ac <alt_avalon_i2c_disable>
    }


    return status;
   46734:	e0bffa17 	ldw	r2,-24(fp)
}
   46738:	e037883a 	mov	sp,fp
   4673c:	dfc00117 	ldw	ra,4(sp)
   46740:	df000017 	ldw	fp,0(sp)
   46744:	dec00204 	addi	sp,sp,8
   46748:	f800283a 	ret

0004674c <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
   4674c:	defff604 	addi	sp,sp,-40
   46750:	dfc00915 	stw	ra,36(sp)
   46754:	df000815 	stw	fp,32(sp)
   46758:	df000804 	addi	fp,sp,32
   4675c:	e13ffb15 	stw	r4,-20(fp)
   46760:	e17ffc15 	stw	r5,-16(fp)
   46764:	e1bffd15 	stw	r6,-12(fp)
   46768:	3807883a 	mov	r3,r7
   4676c:	e0800217 	ldw	r2,8(fp)
   46770:	e0fffe05 	stb	r3,-8(fp)
   46774:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
   46778:	e03ff815 	stw	zero,-32(fp)
    alt_u32 timeout=size*10000;
   4677c:	e0bffd17 	ldw	r2,-12(fp)
   46780:	1089c424 	muli	r2,r2,10000
   46784:	e0bff915 	stw	r2,-28(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
   46788:	e0bffb17 	ldw	r2,-20(fp)
   4678c:	10800717 	ldw	r2,28(r2)
   46790:	e0bffa15 	stw	r2,-24(fp)
    
    if (size==0)
   46794:	e0bffd17 	ldw	r2,-12(fp)
   46798:	1000021e 	bne	r2,zero,467a4 <alt_avalon_i2c_master_transmit_using_interrupts+0x58>
    {
      return ALT_AVALON_I2C_SUCCESS;
   4679c:	0005883a 	mov	r2,zero
   467a0:	00006706 	br	46940 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
   467a4:	e0bffb17 	ldw	r2,-20(fp)
   467a8:	10c00617 	ldw	r3,24(r2)
   467ac:	00800134 	movhi	r2,4
   467b0:	10952604 	addi	r2,r2,21656
   467b4:	18800226 	beq	r3,r2,467c0 <alt_avalon_i2c_master_transmit_using_interrupts+0x74>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
   467b8:	00bfff44 	movi	r2,-3
   467bc:	00006006 	br	46940 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
   467c0:	e0bffe03 	ldbu	r2,-8(fp)
   467c4:	10000a1e 	bne	r2,zero,467f0 <alt_avalon_i2c_master_transmit_using_interrupts+0xa4>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
   467c8:	e13ffb17 	ldw	r4,-20(fp)
   467cc:	00458140 	call	45814 <alt_avalon_i2c_enable>
   467d0:	e0bff815 	stw	r2,-32(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
   467d4:	e0bff817 	ldw	r2,-32(fp)
   467d8:	10000226 	beq	r2,zero,467e4 <alt_avalon_i2c_master_transmit_using_interrupts+0x98>
      {
        return status;
   467dc:	e0bff817 	ldw	r2,-32(fp)
   467e0:	00005706 	br	46940 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   467e4:	01400704 	movi	r5,28
   467e8:	e13ffb17 	ldw	r4,-20(fp)
   467ec:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
   467f0:	e0bffe03 	ldbu	r2,-8(fp)
   467f4:	100d883a 	mov	r6,r2
   467f8:	000b883a 	mov	r5,zero
   467fc:	e13ffb17 	ldw	r4,-20(fp)
   46800:	0045e7c0 	call	45e7c <alt_avalon_i2c_send_address>
   46804:	e0bff815 	stw	r2,-32(fp)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
   46808:	e0bff817 	ldw	r2,-32(fp)
   4680c:	1000271e 	bne	r2,zero,468ac <alt_avalon_i2c_master_transmit_using_interrupts+0x160>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
   46810:	00000f06 	br	46850 <alt_avalon_i2c_master_transmit_using_interrupts+0x104>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
   46814:	e0bffc17 	ldw	r2,-16(fp)
   46818:	10800003 	ldbu	r2,0(r2)
   4681c:	10803fcc 	andi	r2,r2,255
   46820:	000f883a 	mov	r7,zero
   46824:	000d883a 	mov	r6,zero
   46828:	100b883a 	mov	r5,r2
   4682c:	e13ffb17 	ldw	r4,-20(fp)
   46830:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46834:	e0bff815 	stw	r2,-32(fp)
            
            ++buffer;
   46838:	e0bffc17 	ldw	r2,-16(fp)
   4683c:	10800044 	addi	r2,r2,1
   46840:	e0bffc15 	stw	r2,-16(fp)
            --size;
   46844:	e0bffd17 	ldw	r2,-12(fp)
   46848:	10bfffc4 	addi	r2,r2,-1
   4684c:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
   46850:	e0bffd17 	ldw	r2,-12(fp)
   46854:	108000b0 	cmpltui	r2,r2,2
   46858:	1000021e 	bne	r2,zero,46864 <alt_avalon_i2c_master_transmit_using_interrupts+0x118>
   4685c:	e0bff817 	ldw	r2,-32(fp)
   46860:	103fec26 	beq	r2,zero,46814 <__alt_data_end+0xfffdf714>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
   46864:	e0bff817 	ldw	r2,-32(fp)
   46868:	1000101e 	bne	r2,zero,468ac <alt_avalon_i2c_master_transmit_using_interrupts+0x160>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
   4686c:	e0bffc17 	ldw	r2,-16(fp)
   46870:	10800003 	ldbu	r2,0(r2)
   46874:	10803fcc 	andi	r2,r2,255
   46878:	e0ffff03 	ldbu	r3,-4(fp)
   4687c:	180f883a 	mov	r7,r3
   46880:	000d883a 	mov	r6,zero
   46884:	100b883a 	mov	r5,r2
   46888:	e13ffb17 	ldw	r4,-20(fp)
   4688c:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46890:	e0bff815 	stw	r2,-32(fp)

            ++buffer;
   46894:	e0bffc17 	ldw	r2,-16(fp)
   46898:	10800044 	addi	r2,r2,1
   4689c:	e0bffc15 	stw	r2,-16(fp)
            --size;
   468a0:	e0bffd17 	ldw	r2,-12(fp)
   468a4:	10bfffc4 	addi	r2,r2,-1
   468a8:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
   468ac:	e0bff817 	ldw	r2,-32(fp)
   468b0:	10001426 	beq	r2,zero,46904 <alt_avalon_i2c_master_transmit_using_interrupts+0x1b8>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
   468b4:	00000d06 	br	468ec <alt_avalon_i2c_master_transmit_using_interrupts+0x1a0>
        {
            if (timeout<10) alt_busy_sleep(10000);        
   468b8:	e0bff917 	ldw	r2,-28(fp)
   468bc:	108002a8 	cmpgeui	r2,r2,10
   468c0:	1000021e 	bne	r2,zero,468cc <alt_avalon_i2c_master_transmit_using_interrupts+0x180>
   468c4:	0109c404 	movi	r4,10000
   468c8:	00478500 	call	47850 <alt_busy_sleep>
            if (--timeout == 0)
   468cc:	e0bff917 	ldw	r2,-28(fp)
   468d0:	10bfffc4 	addi	r2,r2,-1
   468d4:	e0bff915 	stw	r2,-28(fp)
   468d8:	e0bff917 	ldw	r2,-28(fp)
   468dc:	1000031e 	bne	r2,zero,468ec <alt_avalon_i2c_master_transmit_using_interrupts+0x1a0>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
   468e0:	00bfff84 	movi	r2,-2
   468e4:	e0bff815 	stw	r2,-32(fp)
               break;
   468e8:	00000306 	br	468f8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1ac>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
   468ec:	e13ffb17 	ldw	r4,-20(fp)
   468f0:	0045c040 	call	45c04 <alt_avalon_i2c_is_busy>
   468f4:	103ff01e 	bne	r2,zero,468b8 <__alt_data_end+0xfffdf7b8>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
   468f8:	e13ffb17 	ldw	r4,-20(fp)
   468fc:	00458ac0 	call	458ac <alt_avalon_i2c_disable>
   46900:	00000e06 	br	4693c <alt_avalon_i2c_master_transmit_using_interrupts+0x1f0>
    }
    else
    {
       if (issue_stop)
   46904:	e0bfff03 	ldbu	r2,-4(fp)
   46908:	10000c26 	beq	r2,zero,4693c <alt_avalon_i2c_master_transmit_using_interrupts+0x1f0>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   4690c:	01400704 	movi	r5,28
   46910:	e13ffb17 	ldw	r4,-20(fp)
   46914:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
   46918:	000b883a 	mov	r5,zero
   4691c:	e13ffb17 	ldw	r4,-20(fp)
   46920:	00470300 	call	47030 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
   46924:	e0bffa17 	ldw	r2,-24(fp)
   46928:	00c00044 	movi	r3,1
   4692c:	10c00215 	stw	r3,8(r2)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
   46930:	01400044 	movi	r5,1
   46934:	e13ffb17 	ldw	r4,-20(fp)
   46938:	0046e8c0 	call	46e8c <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
   4693c:	e0bff817 	ldw	r2,-32(fp)
}
   46940:	e037883a 	mov	sp,fp
   46944:	dfc00117 	ldw	ra,4(sp)
   46948:	df000017 	ldw	fp,0(sp)
   4694c:	dec00204 	addi	sp,sp,8
   46950:	f800283a 	ret

00046954 <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
   46954:	defff404 	addi	sp,sp,-48
   46958:	dfc00b15 	stw	ra,44(sp)
   4695c:	df000a15 	stw	fp,40(sp)
   46960:	df000a04 	addi	fp,sp,40
   46964:	e13ffb15 	stw	r4,-20(fp)
   46968:	e17ffc15 	stw	r5,-16(fp)
   4696c:	e1bffd15 	stw	r6,-12(fp)
   46970:	3807883a 	mov	r3,r7
   46974:	e0800217 	ldw	r2,8(fp)
   46978:	e0fffe05 	stb	r3,-8(fp)
   4697c:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
   46980:	e03ff915 	stw	zero,-28(fp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
   46984:	e03ff715 	stw	zero,-36(fp)
    alt_u32 bytes_written=0;
   46988:	e03ff815 	stw	zero,-32(fp)
    alt_u32 temp_bytes_read;
    
    if (size==0)
   4698c:	e0bffd17 	ldw	r2,-12(fp)
   46990:	1000021e 	bne	r2,zero,4699c <alt_avalon_i2c_master_receive+0x48>
    {
      return ALT_AVALON_I2C_SUCCESS;
   46994:	0005883a 	mov	r2,zero
   46998:	00006c06 	br	46b4c <alt_avalon_i2c_master_receive+0x1f8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
   4699c:	e0bffe03 	ldbu	r2,-8(fp)
   469a0:	10000a1e 	bne	r2,zero,469cc <alt_avalon_i2c_master_receive+0x78>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
   469a4:	e13ffb17 	ldw	r4,-20(fp)
   469a8:	00458140 	call	45814 <alt_avalon_i2c_enable>
   469ac:	e0bff915 	stw	r2,-28(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
   469b0:	e0bff917 	ldw	r2,-28(fp)
   469b4:	10000226 	beq	r2,zero,469c0 <alt_avalon_i2c_master_receive+0x6c>
      {
        return status;
   469b8:	e0bff917 	ldw	r2,-28(fp)
   469bc:	00006306 	br	46b4c <alt_avalon_i2c_master_receive+0x1f8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   469c0:	01400704 	movi	r5,28
   469c4:	e13ffb17 	ldw	r4,-20(fp)
   469c8:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
   469cc:	e0bffe03 	ldbu	r2,-8(fp)
   469d0:	100d883a 	mov	r6,r2
   469d4:	01400044 	movi	r5,1
   469d8:	e13ffb17 	ldw	r4,-20(fp)
   469dc:	0045e7c0 	call	45e7c <alt_avalon_i2c_send_address>
   469e0:	e0bff915 	stw	r2,-28(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
   469e4:	e0bff917 	ldw	r2,-28(fp)
   469e8:	1000341e 	bne	r2,zero,46abc <alt_avalon_i2c_master_receive+0x168>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
   469ec:	00001906 	br	46a54 <alt_avalon_i2c_master_receive+0x100>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
   469f0:	000f883a 	mov	r7,zero
   469f4:	000d883a 	mov	r6,zero
   469f8:	000b883a 	mov	r5,zero
   469fc:	e13ffb17 	ldw	r4,-20(fp)
   46a00:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46a04:	e0bff915 	stw	r2,-28(fp)
            bytes_written++;
   46a08:	e0bff817 	ldw	r2,-32(fp)
   46a0c:	10800044 	addi	r2,r2,1
   46a10:	e0bff815 	stw	r2,-32(fp)
            if (status == ALT_AVALON_I2C_SUCCESS)
   46a14:	e0bff917 	ldw	r2,-28(fp)
   46a18:	10000e1e 	bne	r2,zero,46a54 <alt_avalon_i2c_master_receive+0x100>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
   46a1c:	e0bffa04 	addi	r2,fp,-24
   46a20:	100f883a 	mov	r7,r2
   46a24:	000d883a 	mov	r6,zero
   46a28:	e17ffc17 	ldw	r5,-16(fp)
   46a2c:	e13ffb17 	ldw	r4,-20(fp)
   46a30:	0045c480 	call	45c48 <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
   46a34:	e0bffa17 	ldw	r2,-24(fp)
   46a38:	e0fffc17 	ldw	r3,-16(fp)
   46a3c:	1885883a 	add	r2,r3,r2
   46a40:	e0bffc15 	stw	r2,-16(fp)
               bytes_read+=temp_bytes_read;
   46a44:	e0bffa17 	ldw	r2,-24(fp)
   46a48:	e0fff717 	ldw	r3,-36(fp)
   46a4c:	1885883a 	add	r2,r3,r2
   46a50:	e0bff715 	stw	r2,-36(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
   46a54:	e0bffd17 	ldw	r2,-12(fp)
   46a58:	10bfffc4 	addi	r2,r2,-1
   46a5c:	e0fff817 	ldw	r3,-32(fp)
   46a60:	1880022e 	bgeu	r3,r2,46a6c <alt_avalon_i2c_master_receive+0x118>
   46a64:	e0bff917 	ldw	r2,-28(fp)
   46a68:	103fe126 	beq	r2,zero,469f0 <__alt_data_end+0xfffdf8f0>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
   46a6c:	e0bff917 	ldw	r2,-28(fp)
   46a70:	1000121e 	bne	r2,zero,46abc <alt_avalon_i2c_master_receive+0x168>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
   46a74:	e0bfff03 	ldbu	r2,-4(fp)
   46a78:	100f883a 	mov	r7,r2
   46a7c:	000d883a 	mov	r6,zero
   46a80:	000b883a 	mov	r5,zero
   46a84:	e13ffb17 	ldw	r4,-20(fp)
   46a88:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46a8c:	e0bff915 	stw	r2,-28(fp)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
   46a90:	00000a06 	br	46abc <alt_avalon_i2c_master_receive+0x168>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
   46a94:	e17ffc17 	ldw	r5,-16(fp)
   46a98:	e13ffb17 	ldw	r4,-20(fp)
   46a9c:	0045cf00 	call	45cf0 <alt_avalon_i2c_rx_read>
   46aa0:	e0bff915 	stw	r2,-28(fp)
        buffer++;
   46aa4:	e0bffc17 	ldw	r2,-16(fp)
   46aa8:	10800044 	addi	r2,r2,1
   46aac:	e0bffc15 	stw	r2,-16(fp)
        bytes_read++;
   46ab0:	e0bff717 	ldw	r2,-36(fp)
   46ab4:	10800044 	addi	r2,r2,1
   46ab8:	e0bff715 	stw	r2,-36(fp)
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
   46abc:	e0fff717 	ldw	r3,-36(fp)
   46ac0:	e0bffd17 	ldw	r2,-12(fp)
   46ac4:	1880022e 	bgeu	r3,r2,46ad0 <alt_avalon_i2c_master_receive+0x17c>
   46ac8:	e0bff917 	ldw	r2,-28(fp)
   46acc:	103ff126 	beq	r2,zero,46a94 <__alt_data_end+0xfffdf994>
        buffer++;
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
   46ad0:	e0bfff03 	ldbu	r2,-4(fp)
   46ad4:	1000021e 	bne	r2,zero,46ae0 <alt_avalon_i2c_master_receive+0x18c>
   46ad8:	e0bff917 	ldw	r2,-28(fp)
   46adc:	10001a26 	beq	r2,zero,46b48 <alt_avalon_i2c_master_receive+0x1f4>
    {
        timeout=10000 * size;
   46ae0:	e0bffd17 	ldw	r2,-12(fp)
   46ae4:	1089c424 	muli	r2,r2,10000
   46ae8:	e0bff615 	stw	r2,-40(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
   46aec:	00000d06 	br	46b24 <alt_avalon_i2c_master_receive+0x1d0>
        {
            if (timeout<10) alt_busy_sleep(10000);
   46af0:	e0bff617 	ldw	r2,-40(fp)
   46af4:	108002a8 	cmpgeui	r2,r2,10
   46af8:	1000021e 	bne	r2,zero,46b04 <alt_avalon_i2c_master_receive+0x1b0>
   46afc:	0109c404 	movi	r4,10000
   46b00:	00478500 	call	47850 <alt_busy_sleep>
            if (--timeout == 0)
   46b04:	e0bff617 	ldw	r2,-40(fp)
   46b08:	10bfffc4 	addi	r2,r2,-1
   46b0c:	e0bff615 	stw	r2,-40(fp)
   46b10:	e0bff617 	ldw	r2,-40(fp)
   46b14:	1000031e 	bne	r2,zero,46b24 <alt_avalon_i2c_master_receive+0x1d0>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
   46b18:	00bfff84 	movi	r2,-2
   46b1c:	e0bff915 	stw	r2,-28(fp)
               break;
   46b20:	00000306 	br	46b30 <alt_avalon_i2c_master_receive+0x1dc>

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
   46b24:	e13ffb17 	ldw	r4,-20(fp)
   46b28:	0045c040 	call	45c04 <alt_avalon_i2c_is_busy>
   46b2c:	103ff01e 	bne	r2,zero,46af0 <__alt_data_end+0xfffdf9f0>
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
   46b30:	e0bff904 	addi	r2,fp,-28
   46b34:	100b883a 	mov	r5,r2
   46b38:	e13ffb17 	ldw	r4,-20(fp)
   46b3c:	0045fd80 	call	45fd8 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
   46b40:	e13ffb17 	ldw	r4,-20(fp)
   46b44:	00458ac0 	call	458ac <alt_avalon_i2c_disable>
    }

    return status;
   46b48:	e0bff917 	ldw	r2,-28(fp)
}
   46b4c:	e037883a 	mov	sp,fp
   46b50:	dfc00117 	ldw	ra,4(sp)
   46b54:	df000017 	ldw	fp,0(sp)
   46b58:	dec00204 	addi	sp,sp,8
   46b5c:	f800283a 	ret

00046b60 <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
   46b60:	defff504 	addi	sp,sp,-44
   46b64:	dfc00a15 	stw	ra,40(sp)
   46b68:	df000915 	stw	fp,36(sp)
   46b6c:	df000904 	addi	fp,sp,36
   46b70:	e13ffb15 	stw	r4,-20(fp)
   46b74:	e17ffc15 	stw	r5,-16(fp)
   46b78:	e1bffd15 	stw	r6,-12(fp)
   46b7c:	3807883a 	mov	r3,r7
   46b80:	e0800217 	ldw	r2,8(fp)
   46b84:	e0fffe05 	stb	r3,-8(fp)
   46b88:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
   46b8c:	e03ff715 	stw	zero,-36(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
   46b90:	e0bffb17 	ldw	r2,-20(fp)
   46b94:	10800717 	ldw	r2,28(r2)
   46b98:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
   46b9c:	e03ff915 	stw	zero,-28(fp)
    
    if (size==0)
   46ba0:	e0bffd17 	ldw	r2,-12(fp)
   46ba4:	1000021e 	bne	r2,zero,46bb0 <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
   46ba8:	0005883a 	mov	r2,zero
   46bac:	00006206 	br	46d38 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
   46bb0:	e0bffb17 	ldw	r2,-20(fp)
   46bb4:	10c00617 	ldw	r3,24(r2)
   46bb8:	00800134 	movhi	r2,4
   46bbc:	10952604 	addi	r2,r2,21656
   46bc0:	18800226 	beq	r3,r2,46bcc <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
   46bc4:	00bfff44 	movi	r2,-3
   46bc8:	00005b06 	br	46d38 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
   46bcc:	e0bffe03 	ldbu	r2,-8(fp)
   46bd0:	10000a1e 	bne	r2,zero,46bfc <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
   46bd4:	e13ffb17 	ldw	r4,-20(fp)
   46bd8:	00458140 	call	45814 <alt_avalon_i2c_enable>
   46bdc:	e0bff715 	stw	r2,-36(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
   46be0:	e0bff717 	ldw	r2,-36(fp)
   46be4:	10000226 	beq	r2,zero,46bf0 <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
   46be8:	e0bff717 	ldw	r2,-36(fp)
   46bec:	00005206 	br	46d38 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   46bf0:	01400704 	movi	r5,28
   46bf4:	e13ffb17 	ldw	r4,-20(fp)
   46bf8:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
   46bfc:	e0bffe03 	ldbu	r2,-8(fp)
   46c00:	100d883a 	mov	r6,r2
   46c04:	01400044 	movi	r5,1
   46c08:	e13ffb17 	ldw	r4,-20(fp)
   46c0c:	0045e7c0 	call	45e7c <alt_avalon_i2c_send_address>
   46c10:	e0bff715 	stw	r2,-36(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
   46c14:	e0bff717 	ldw	r2,-36(fp)
   46c18:	1000191e 	bne	r2,zero,46c80 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
   46c1c:	00000906 	br	46c44 <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
   46c20:	000f883a 	mov	r7,zero
   46c24:	000d883a 	mov	r6,zero
   46c28:	000b883a 	mov	r5,zero
   46c2c:	e13ffb17 	ldw	r4,-20(fp)
   46c30:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46c34:	e0bff715 	stw	r2,-36(fp)
            bytes_written++;
   46c38:	e0bff917 	ldw	r2,-28(fp)
   46c3c:	10800044 	addi	r2,r2,1
   46c40:	e0bff915 	stw	r2,-28(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
   46c44:	e0bffd17 	ldw	r2,-12(fp)
   46c48:	10bfffc4 	addi	r2,r2,-1
   46c4c:	e0fff917 	ldw	r3,-28(fp)
   46c50:	1880022e 	bgeu	r3,r2,46c5c <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
   46c54:	e0bff717 	ldw	r2,-36(fp)
   46c58:	103ff126 	beq	r2,zero,46c20 <__alt_data_end+0xfffdfb20>
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
            bytes_written++;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
   46c5c:	e0bff717 	ldw	r2,-36(fp)
   46c60:	1000071e 	bne	r2,zero,46c80 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
   46c64:	e0bfff03 	ldbu	r2,-4(fp)
   46c68:	100f883a 	mov	r7,r2
   46c6c:	000d883a 	mov	r6,zero
   46c70:	000b883a 	mov	r5,zero
   46c74:	e13ffb17 	ldw	r4,-20(fp)
   46c78:	0045d980 	call	45d98 <alt_avalon_i2c_cmd_write>
   46c7c:	e0bff715 	stw	r2,-36(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
   46c80:	e0bff717 	ldw	r2,-36(fp)
   46c84:	10001726 	beq	r2,zero,46ce4 <alt_avalon_i2c_master_receive_using_interrupts+0x184>
    {
        timeout=10000 * size;
   46c88:	e0bffd17 	ldw	r2,-12(fp)
   46c8c:	1089c424 	muli	r2,r2,10000
   46c90:	e0bff815 	stw	r2,-32(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
   46c94:	00000d06 	br	46ccc <alt_avalon_i2c_master_receive_using_interrupts+0x16c>
        {
            if (timeout<10) alt_busy_sleep(10000);
   46c98:	e0bff817 	ldw	r2,-32(fp)
   46c9c:	108002a8 	cmpgeui	r2,r2,10
   46ca0:	1000021e 	bne	r2,zero,46cac <alt_avalon_i2c_master_receive_using_interrupts+0x14c>
   46ca4:	0109c404 	movi	r4,10000
   46ca8:	00478500 	call	47850 <alt_busy_sleep>
            if (--timeout == 0)
   46cac:	e0bff817 	ldw	r2,-32(fp)
   46cb0:	10bfffc4 	addi	r2,r2,-1
   46cb4:	e0bff815 	stw	r2,-32(fp)
   46cb8:	e0bff817 	ldw	r2,-32(fp)
   46cbc:	1000031e 	bne	r2,zero,46ccc <alt_avalon_i2c_master_receive_using_interrupts+0x16c>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
   46cc0:	00bfff84 	movi	r2,-2
   46cc4:	e0bff715 	stw	r2,-36(fp)
               break;
   46cc8:	00000306 	br	46cd8 <alt_avalon_i2c_master_receive_using_interrupts+0x178>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
   46ccc:	e13ffb17 	ldw	r4,-20(fp)
   46cd0:	0045c040 	call	45c04 <alt_avalon_i2c_is_busy>
   46cd4:	103ff01e 	bne	r2,zero,46c98 <__alt_data_end+0xfffdfb98>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
   46cd8:	e13ffb17 	ldw	r4,-20(fp)
   46cdc:	00458ac0 	call	458ac <alt_avalon_i2c_disable>
   46ce0:	00001406 	br	46d34 <alt_avalon_i2c_master_receive_using_interrupts+0x1d4>
    }
    else
    {
       if (issue_stop)
   46ce4:	e0bfff03 	ldbu	r2,-4(fp)
   46ce8:	10001226 	beq	r2,zero,46d34 <alt_avalon_i2c_master_receive_using_interrupts+0x1d4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
   46cec:	01400704 	movi	r5,28
   46cf0:	e13ffb17 	ldw	r4,-20(fp)
   46cf4:	0046de80 	call	46de8 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
   46cf8:	000b883a 	mov	r5,zero
   46cfc:	e13ffb17 	ldw	r4,-20(fp)
   46d00:	0046f800 	call	46f80 <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
   46d04:	e0bffa17 	ldw	r2,-24(fp)
   46d08:	00c00084 	movi	r3,2
   46d0c:	10c00215 	stw	r3,8(r2)
         
         irq_data->buffer = buffer;
   46d10:	e0bffa17 	ldw	r2,-24(fp)
   46d14:	e0fffc17 	ldw	r3,-16(fp)
   46d18:	10c00015 	stw	r3,0(r2)
         irq_data->size = size;
   46d1c:	e0bffa17 	ldw	r2,-24(fp)
   46d20:	e0fffd17 	ldw	r3,-12(fp)
   46d24:	10c00115 	stw	r3,4(r2)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
   46d28:	01400084 	movi	r5,2
   46d2c:	e13ffb17 	ldw	r4,-20(fp)
   46d30:	0046e8c0 	call	46e8c <alt_avalon_i2c_int_enable>
       }
    }

    return status;
   46d34:	e0bff717 	ldw	r2,-36(fp)
}
   46d38:	e037883a 	mov	sp,fp
   46d3c:	dfc00117 	ldw	ra,4(sp)
   46d40:	df000017 	ldw	fp,0(sp)
   46d44:	dec00204 	addi	sp,sp,8
   46d48:	f800283a 	ret

00046d4c <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
   46d4c:	defffd04 	addi	sp,sp,-12
   46d50:	df000215 	stw	fp,8(sp)
   46d54:	df000204 	addi	fp,sp,8
   46d58:	e13ffe15 	stw	r4,-8(fp)
   46d5c:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
   46d60:	e0bffe17 	ldw	r2,-8(fp)
   46d64:	10800317 	ldw	r2,12(r2)
   46d68:	10800404 	addi	r2,r2,16
   46d6c:	10c00037 	ldwio	r3,0(r2)
   46d70:	e0bffe17 	ldw	r2,-8(fp)
   46d74:	10800317 	ldw	r2,12(r2)
   46d78:	10800304 	addi	r2,r2,12
   46d7c:	10800037 	ldwio	r2,0(r2)
   46d80:	1884703a 	and	r2,r3,r2
   46d84:	1007883a 	mov	r3,r2
   46d88:	e0bfff17 	ldw	r2,-4(fp)
   46d8c:	10c00015 	stw	r3,0(r2)
}
   46d90:	0001883a 	nop
   46d94:	e037883a 	mov	sp,fp
   46d98:	df000017 	ldw	fp,0(sp)
   46d9c:	dec00104 	addi	sp,sp,4
   46da0:	f800283a 	ret

00046da4 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
   46da4:	defffd04 	addi	sp,sp,-12
   46da8:	df000215 	stw	fp,8(sp)
   46dac:	df000204 	addi	fp,sp,8
   46db0:	e13ffe15 	stw	r4,-8(fp)
   46db4:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
   46db8:	e0bffe17 	ldw	r2,-8(fp)
   46dbc:	10800317 	ldw	r2,12(r2)
   46dc0:	10800404 	addi	r2,r2,16
   46dc4:	10800037 	ldwio	r2,0(r2)
   46dc8:	1007883a 	mov	r3,r2
   46dcc:	e0bfff17 	ldw	r2,-4(fp)
   46dd0:	10c00015 	stw	r3,0(r2)
}
   46dd4:	0001883a 	nop
   46dd8:	e037883a 	mov	sp,fp
   46ddc:	df000017 	ldw	fp,0(sp)
   46de0:	dec00104 	addi	sp,sp,4
   46de4:	f800283a 	ret

00046de8 <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
   46de8:	defffd04 	addi	sp,sp,-12
   46dec:	df000215 	stw	fp,8(sp)
   46df0:	df000204 	addi	fp,sp,8
   46df4:	e13ffe15 	stw	r4,-8(fp)
   46df8:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
   46dfc:	e0bffe17 	ldw	r2,-8(fp)
   46e00:	10800317 	ldw	r2,12(r2)
   46e04:	10800404 	addi	r2,r2,16
   46e08:	e0ffff17 	ldw	r3,-4(fp)
   46e0c:	10c00035 	stwio	r3,0(r2)
}
   46e10:	0001883a 	nop
   46e14:	e037883a 	mov	sp,fp
   46e18:	df000017 	ldw	fp,0(sp)
   46e1c:	dec00104 	addi	sp,sp,4
   46e20:	f800283a 	ret

00046e24 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
   46e24:	defffb04 	addi	sp,sp,-20
   46e28:	dfc00415 	stw	ra,16(sp)
   46e2c:	df000315 	stw	fp,12(sp)
   46e30:	df000304 	addi	fp,sp,12
   46e34:	e13ffe15 	stw	r4,-8(fp)
   46e38:	e17fff15 	stw	r5,-4(fp)
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
   46e3c:	e17ffd04 	addi	r5,fp,-12
   46e40:	e13ffe17 	ldw	r4,-8(fp)
   46e44:	0046ef00 	call	46ef0 <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
   46e48:	e0bfff17 	ldw	r2,-4(fp)
   46e4c:	0086303a 	nor	r3,zero,r2
   46e50:	e0bffd17 	ldw	r2,-12(fp)
   46e54:	1884703a 	and	r2,r3,r2
   46e58:	e0bffd15 	stw	r2,-12(fp)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
   46e5c:	e0bffe17 	ldw	r2,-8(fp)
   46e60:	10800317 	ldw	r2,12(r2)
   46e64:	10800304 	addi	r2,r2,12
   46e68:	e0fffd17 	ldw	r3,-12(fp)
   46e6c:	18c007cc 	andi	r3,r3,31
   46e70:	10c00035 	stwio	r3,0(r2)
}
   46e74:	0001883a 	nop
   46e78:	e037883a 	mov	sp,fp
   46e7c:	dfc00117 	ldw	ra,4(sp)
   46e80:	df000017 	ldw	fp,0(sp)
   46e84:	dec00204 	addi	sp,sp,8
   46e88:	f800283a 	ret

00046e8c <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
   46e8c:	defffb04 	addi	sp,sp,-20
   46e90:	dfc00415 	stw	ra,16(sp)
   46e94:	df000315 	stw	fp,12(sp)
   46e98:	df000304 	addi	fp,sp,12
   46e9c:	e13ffe15 	stw	r4,-8(fp)
   46ea0:	e17fff15 	stw	r5,-4(fp)
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
   46ea4:	e17ffd04 	addi	r5,fp,-12
   46ea8:	e13ffe17 	ldw	r4,-8(fp)
   46eac:	0046ef00 	call	46ef0 <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
   46eb0:	e0fffd17 	ldw	r3,-12(fp)
   46eb4:	e0bfff17 	ldw	r2,-4(fp)
   46eb8:	1884b03a 	or	r2,r3,r2
   46ebc:	e0bffd15 	stw	r2,-12(fp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
   46ec0:	e0bffe17 	ldw	r2,-8(fp)
   46ec4:	10800317 	ldw	r2,12(r2)
   46ec8:	10800304 	addi	r2,r2,12
   46ecc:	e0fffd17 	ldw	r3,-12(fp)
   46ed0:	18c007cc 	andi	r3,r3,31
   46ed4:	10c00035 	stwio	r3,0(r2)
}
   46ed8:	0001883a 	nop
   46edc:	e037883a 	mov	sp,fp
   46ee0:	dfc00117 	ldw	ra,4(sp)
   46ee4:	df000017 	ldw	fp,0(sp)
   46ee8:	dec00204 	addi	sp,sp,8
   46eec:	f800283a 	ret

00046ef0 <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
   46ef0:	defffd04 	addi	sp,sp,-12
   46ef4:	df000215 	stw	fp,8(sp)
   46ef8:	df000204 	addi	fp,sp,8
   46efc:	e13ffe15 	stw	r4,-8(fp)
   46f00:	e17fff15 	stw	r5,-4(fp)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
   46f04:	e0bffe17 	ldw	r2,-8(fp)
   46f08:	10800317 	ldw	r2,12(r2)
   46f0c:	10800304 	addi	r2,r2,12
   46f10:	10800037 	ldwio	r2,0(r2)
   46f14:	10c007cc 	andi	r3,r2,31
   46f18:	e0bfff17 	ldw	r2,-4(fp)
   46f1c:	10c00015 	stw	r3,0(r2)
}
   46f20:	0001883a 	nop
   46f24:	e037883a 	mov	sp,fp
   46f28:	df000017 	ldw	fp,0(sp)
   46f2c:	dec00104 	addi	sp,sp,4
   46f30:	f800283a 	ret

00046f34 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
   46f34:	defffd04 	addi	sp,sp,-12
   46f38:	df000215 	stw	fp,8(sp)
   46f3c:	df000204 	addi	fp,sp,8
   46f40:	e13ffe15 	stw	r4,-8(fp)
   46f44:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
   46f48:	e0bffe17 	ldw	r2,-8(fp)
   46f4c:	10800317 	ldw	r2,12(r2)
   46f50:	10800204 	addi	r2,r2,8
   46f54:	10800037 	ldwio	r2,0(r2)
   46f58:	10800c0c 	andi	r2,r2,48
   46f5c:	1005d13a 	srai	r2,r2,4
   46f60:	1007883a 	mov	r3,r2
   46f64:	e0bfff17 	ldw	r2,-4(fp)
   46f68:	10c00015 	stw	r3,0(r2)
}
   46f6c:	0001883a 	nop
   46f70:	e037883a 	mov	sp,fp
   46f74:	df000017 	ldw	fp,0(sp)
   46f78:	dec00104 	addi	sp,sp,4
   46f7c:	f800283a 	ret

00046f80 <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
   46f80:	defffd04 	addi	sp,sp,-12
   46f84:	df000215 	stw	fp,8(sp)
   46f88:	df000204 	addi	fp,sp,8
   46f8c:	e13ffe15 	stw	r4,-8(fp)
   46f90:	e17fff15 	stw	r5,-4(fp)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
   46f94:	e0bffe17 	ldw	r2,-8(fp)
   46f98:	10800317 	ldw	r2,12(r2)
   46f9c:	10800204 	addi	r2,r2,8
   46fa0:	e0fffe17 	ldw	r3,-8(fp)
   46fa4:	18c00317 	ldw	r3,12(r3)
   46fa8:	18c00204 	addi	r3,r3,8
   46fac:	18c00037 	ldwio	r3,0(r3)
   46fb0:	1809883a 	mov	r4,r3
   46fb4:	00fff3c4 	movi	r3,-49
   46fb8:	20c8703a 	and	r4,r4,r3
   46fbc:	e0ffff17 	ldw	r3,-4(fp)
   46fc0:	1806913a 	slli	r3,r3,4
   46fc4:	18c00c0c 	andi	r3,r3,48
   46fc8:	20c6b03a 	or	r3,r4,r3
   46fcc:	10c00035 	stwio	r3,0(r2)
}
   46fd0:	0001883a 	nop
   46fd4:	e037883a 	mov	sp,fp
   46fd8:	df000017 	ldw	fp,0(sp)
   46fdc:	dec00104 	addi	sp,sp,4
   46fe0:	f800283a 	ret

00046fe4 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
   46fe4:	defffd04 	addi	sp,sp,-12
   46fe8:	df000215 	stw	fp,8(sp)
   46fec:	df000204 	addi	fp,sp,8
   46ff0:	e13ffe15 	stw	r4,-8(fp)
   46ff4:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
   46ff8:	e0bffe17 	ldw	r2,-8(fp)
   46ffc:	10800317 	ldw	r2,12(r2)
   47000:	10800204 	addi	r2,r2,8
   47004:	10800037 	ldwio	r2,0(r2)
   47008:	1080030c 	andi	r2,r2,12
   4700c:	1005d0ba 	srai	r2,r2,2
   47010:	1007883a 	mov	r3,r2
   47014:	e0bfff17 	ldw	r2,-4(fp)
   47018:	10c00015 	stw	r3,0(r2)
}
   4701c:	0001883a 	nop
   47020:	e037883a 	mov	sp,fp
   47024:	df000017 	ldw	fp,0(sp)
   47028:	dec00104 	addi	sp,sp,4
   4702c:	f800283a 	ret

00047030 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
   47030:	defffd04 	addi	sp,sp,-12
   47034:	df000215 	stw	fp,8(sp)
   47038:	df000204 	addi	fp,sp,8
   4703c:	e13ffe15 	stw	r4,-8(fp)
   47040:	e17fff15 	stw	r5,-4(fp)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
   47044:	e0bffe17 	ldw	r2,-8(fp)
   47048:	10800317 	ldw	r2,12(r2)
   4704c:	10c00204 	addi	r3,r2,8
   47050:	e0bffe17 	ldw	r2,-8(fp)
   47054:	10800317 	ldw	r2,12(r2)
   47058:	10800204 	addi	r2,r2,8
   4705c:	10800037 	ldwio	r2,0(r2)
   47060:	1009883a 	mov	r4,r2
   47064:	00bffcc4 	movi	r2,-13
   47068:	2088703a 	and	r4,r4,r2
   4706c:	e0bfff17 	ldw	r2,-4(fp)
   47070:	1085883a 	add	r2,r2,r2
   47074:	1085883a 	add	r2,r2,r2
   47078:	1080030c 	andi	r2,r2,12
   4707c:	2084b03a 	or	r2,r4,r2
   47080:	18800035 	stwio	r2,0(r3)
}
   47084:	0001883a 	nop
   47088:	e037883a 	mov	sp,fp
   4708c:	df000017 	ldw	fp,0(sp)
   47090:	dec00104 	addi	sp,sp,4
   47094:	f800283a 	ret

00047098 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   47098:	defffa04 	addi	sp,sp,-24
   4709c:	dfc00515 	stw	ra,20(sp)
   470a0:	df000415 	stw	fp,16(sp)
   470a4:	df000404 	addi	fp,sp,16
   470a8:	e13ffd15 	stw	r4,-12(fp)
   470ac:	e17ffe15 	stw	r5,-8(fp)
   470b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   470b4:	e0bffd17 	ldw	r2,-12(fp)
   470b8:	10800017 	ldw	r2,0(r2)
   470bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   470c0:	e0bffc17 	ldw	r2,-16(fp)
   470c4:	10c00a04 	addi	r3,r2,40
   470c8:	e0bffd17 	ldw	r2,-12(fp)
   470cc:	10800217 	ldw	r2,8(r2)
   470d0:	100f883a 	mov	r7,r2
   470d4:	e1bfff17 	ldw	r6,-4(fp)
   470d8:	e17ffe17 	ldw	r5,-8(fp)
   470dc:	1809883a 	mov	r4,r3
   470e0:	00471580 	call	47158 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   470e4:	e037883a 	mov	sp,fp
   470e8:	dfc00117 	ldw	ra,4(sp)
   470ec:	df000017 	ldw	fp,0(sp)
   470f0:	dec00204 	addi	sp,sp,8
   470f4:	f800283a 	ret

000470f8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   470f8:	defffa04 	addi	sp,sp,-24
   470fc:	dfc00515 	stw	ra,20(sp)
   47100:	df000415 	stw	fp,16(sp)
   47104:	df000404 	addi	fp,sp,16
   47108:	e13ffd15 	stw	r4,-12(fp)
   4710c:	e17ffe15 	stw	r5,-8(fp)
   47110:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   47114:	e0bffd17 	ldw	r2,-12(fp)
   47118:	10800017 	ldw	r2,0(r2)
   4711c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   47120:	e0bffc17 	ldw	r2,-16(fp)
   47124:	10c00a04 	addi	r3,r2,40
   47128:	e0bffd17 	ldw	r2,-12(fp)
   4712c:	10800217 	ldw	r2,8(r2)
   47130:	100f883a 	mov	r7,r2
   47134:	e1bfff17 	ldw	r6,-4(fp)
   47138:	e17ffe17 	ldw	r5,-8(fp)
   4713c:	1809883a 	mov	r4,r3
   47140:	00472440 	call	47244 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   47144:	e037883a 	mov	sp,fp
   47148:	dfc00117 	ldw	ra,4(sp)
   4714c:	df000017 	ldw	fp,0(sp)
   47150:	dec00204 	addi	sp,sp,8
   47154:	f800283a 	ret

00047158 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   47158:	defff704 	addi	sp,sp,-36
   4715c:	df000815 	stw	fp,32(sp)
   47160:	df000804 	addi	fp,sp,32
   47164:	e13ffc15 	stw	r4,-16(fp)
   47168:	e17ffd15 	stw	r5,-12(fp)
   4716c:	e1bffe15 	stw	r6,-8(fp)
   47170:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   47174:	e0bffc17 	ldw	r2,-16(fp)
   47178:	10800017 	ldw	r2,0(r2)
   4717c:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
   47180:	e0bffd17 	ldw	r2,-12(fp)
   47184:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
   47188:	e0bffe17 	ldw	r2,-8(fp)
   4718c:	e0fffd17 	ldw	r3,-12(fp)
   47190:	1885883a 	add	r2,r3,r2
   47194:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   47198:	00001206 	br	471e4 <altera_avalon_jtag_uart_read+0x8c>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   4719c:	e0bff917 	ldw	r2,-28(fp)
   471a0:	10800037 	ldwio	r2,0(r2)
   471a4:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   471a8:	e0bffb17 	ldw	r2,-20(fp)
   471ac:	10a0000c 	andi	r2,r2,32768
   471b0:	10000626 	beq	r2,zero,471cc <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   471b4:	e0bff817 	ldw	r2,-32(fp)
   471b8:	10c00044 	addi	r3,r2,1
   471bc:	e0fff815 	stw	r3,-32(fp)
   471c0:	e0fffb17 	ldw	r3,-20(fp)
   471c4:	10c00005 	stb	r3,0(r2)
   471c8:	00000606 	br	471e4 <altera_avalon_jtag_uart_read+0x8c>
    else if (ptr != buffer)
   471cc:	e0fff817 	ldw	r3,-32(fp)
   471d0:	e0bffd17 	ldw	r2,-12(fp)
   471d4:	1880071e 	bne	r3,r2,471f4 <altera_avalon_jtag_uart_read+0x9c>
      break;
    else if(flags & O_NONBLOCK)
   471d8:	e0bfff17 	ldw	r2,-4(fp)
   471dc:	1090000c 	andi	r2,r2,16384
   471e0:	1000061e 	bne	r2,zero,471fc <altera_avalon_jtag_uart_read+0xa4>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   471e4:	e0fff817 	ldw	r3,-32(fp)
   471e8:	e0bffa17 	ldw	r2,-24(fp)
   471ec:	18bfeb36 	bltu	r3,r2,4719c <__alt_data_end+0xfffe009c>
   471f0:	00000306 	br	47200 <altera_avalon_jtag_uart_read+0xa8>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
   471f4:	0001883a 	nop
   471f8:	00000106 	br	47200 <altera_avalon_jtag_uart_read+0xa8>
    else if(flags & O_NONBLOCK)
      break;   
   471fc:	0001883a 	nop
    
  }

  if (ptr != buffer)
   47200:	e0fff817 	ldw	r3,-32(fp)
   47204:	e0bffd17 	ldw	r2,-12(fp)
   47208:	18800426 	beq	r3,r2,4721c <altera_avalon_jtag_uart_read+0xc4>
    return ptr - buffer;
   4720c:	e0fff817 	ldw	r3,-32(fp)
   47210:	e0bffd17 	ldw	r2,-12(fp)
   47214:	1885c83a 	sub	r2,r3,r2
   47218:	00000606 	br	47234 <altera_avalon_jtag_uart_read+0xdc>
  else if (flags & O_NONBLOCK)
   4721c:	e0bfff17 	ldw	r2,-4(fp)
   47220:	1090000c 	andi	r2,r2,16384
   47224:	10000226 	beq	r2,zero,47230 <altera_avalon_jtag_uart_read+0xd8>
    return -EWOULDBLOCK;
   47228:	00bffd44 	movi	r2,-11
   4722c:	00000106 	br	47234 <altera_avalon_jtag_uart_read+0xdc>
  else
    return -EIO;
   47230:	00bffec4 	movi	r2,-5
}
   47234:	e037883a 	mov	sp,fp
   47238:	df000017 	ldw	fp,0(sp)
   4723c:	dec00104 	addi	sp,sp,4
   47240:	f800283a 	ret

00047244 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   47244:	defff904 	addi	sp,sp,-28
   47248:	df000615 	stw	fp,24(sp)
   4724c:	df000604 	addi	fp,sp,24
   47250:	e13ffc15 	stw	r4,-16(fp)
   47254:	e17ffd15 	stw	r5,-12(fp)
   47258:	e1bffe15 	stw	r6,-8(fp)
   4725c:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   47260:	e0bffc17 	ldw	r2,-16(fp)
   47264:	10800017 	ldw	r2,0(r2)
   47268:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
   4726c:	e0bffe17 	ldw	r2,-8(fp)
   47270:	e0fffd17 	ldw	r3,-12(fp)
   47274:	1885883a 	add	r2,r3,r2
   47278:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
   4727c:	00000e06 	br	472b8 <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   47280:	e0bffa17 	ldw	r2,-24(fp)
   47284:	10800104 	addi	r2,r2,4
   47288:	10800037 	ldwio	r2,0(r2)
   4728c:	10bfffec 	andhi	r2,r2,65535
   47290:	10000926 	beq	r2,zero,472b8 <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   47294:	e0fffa17 	ldw	r3,-24(fp)
   47298:	e0bffd17 	ldw	r2,-12(fp)
   4729c:	11000044 	addi	r4,r2,1
   472a0:	e13ffd15 	stw	r4,-12(fp)
   472a4:	10800003 	ldbu	r2,0(r2)
   472a8:	10803fcc 	andi	r2,r2,255
   472ac:	1080201c 	xori	r2,r2,128
   472b0:	10bfe004 	addi	r2,r2,-128
   472b4:	18800035 	stwio	r2,0(r3)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   472b8:	e0fffd17 	ldw	r3,-12(fp)
   472bc:	e0bffb17 	ldw	r2,-20(fp)
   472c0:	18bfef36 	bltu	r3,r2,47280 <__alt_data_end+0xfffe0180>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   472c4:	e0bffe17 	ldw	r2,-8(fp)
}
   472c8:	e037883a 	mov	sp,fp
   472cc:	df000017 	ldw	fp,0(sp)
   472d0:	dec00104 	addi	sp,sp,4
   472d4:	f800283a 	ret

000472d8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   472d8:	defffa04 	addi	sp,sp,-24
   472dc:	dfc00515 	stw	ra,20(sp)
   472e0:	df000415 	stw	fp,16(sp)
   472e4:	df000404 	addi	fp,sp,16
   472e8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   472ec:	0007883a 	mov	r3,zero
   472f0:	e0bfff17 	ldw	r2,-4(fp)
   472f4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   472f8:	e0bfff17 	ldw	r2,-4(fp)
   472fc:	10800104 	addi	r2,r2,4
   47300:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   47304:	0005303a 	rdctl	r2,status
   47308:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   4730c:	e0fffd17 	ldw	r3,-12(fp)
   47310:	00bfff84 	movi	r2,-2
   47314:	1884703a 	and	r2,r3,r2
   47318:	1001703a 	wrctl	status,r2
  
  return context;
   4731c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   47320:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
   47324:	00487a80 	call	487a8 <alt_tick>
   47328:	e0bffc17 	ldw	r2,-16(fp)
   4732c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   47330:	e0bffe17 	ldw	r2,-8(fp)
   47334:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   47338:	0001883a 	nop
   4733c:	e037883a 	mov	sp,fp
   47340:	dfc00117 	ldw	ra,4(sp)
   47344:	df000017 	ldw	fp,0(sp)
   47348:	dec00204 	addi	sp,sp,8
   4734c:	f800283a 	ret

00047350 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   47350:	defff804 	addi	sp,sp,-32
   47354:	dfc00715 	stw	ra,28(sp)
   47358:	df000615 	stw	fp,24(sp)
   4735c:	df000604 	addi	fp,sp,24
   47360:	e13ffc15 	stw	r4,-16(fp)
   47364:	e17ffd15 	stw	r5,-12(fp)
   47368:	e1bffe15 	stw	r6,-8(fp)
   4736c:	e1ffff15 	stw	r7,-4(fp)
   47370:	e0bfff17 	ldw	r2,-4(fp)
   47374:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   47378:	d0a10a17 	ldw	r2,-31704(gp)
   4737c:	1000021e 	bne	r2,zero,47388 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   47380:	e0bffb17 	ldw	r2,-20(fp)
   47384:	d0a10a15 	stw	r2,-31704(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   47388:	e0bffc17 	ldw	r2,-16(fp)
   4738c:	10800104 	addi	r2,r2,4
   47390:	00c001c4 	movi	r3,7
   47394:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   47398:	d8000015 	stw	zero,0(sp)
   4739c:	e1fffc17 	ldw	r7,-16(fp)
   473a0:	01800134 	movhi	r6,4
   473a4:	319cb604 	addi	r6,r6,29400
   473a8:	e17ffe17 	ldw	r5,-8(fp)
   473ac:	e13ffd17 	ldw	r4,-12(fp)
   473b0:	0047e0c0 	call	47e0c <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   473b4:	0001883a 	nop
   473b8:	e037883a 	mov	sp,fp
   473bc:	dfc00117 	ldw	ra,4(sp)
   473c0:	df000017 	ldw	fp,0(sp)
   473c4:	dec00204 	addi	sp,sp,8
   473c8:	f800283a 	ret

000473cc <alt_hostfs_open>:
* alt_hostfs_open
*
* If we can't find anything return -1
*/
int alt_hostfs_open(alt_fd* fd, const char * name, int flags, int mode)
{
   473cc:	defff404 	addi	sp,sp,-48
   473d0:	df000b15 	stw	fp,44(sp)
   473d4:	df000b04 	addi	fp,sp,44
   473d8:	e13ffc15 	stw	r4,-16(fp)
   473dc:	e17ffd15 	stw	r5,-12(fp)
   473e0:	e1bffe15 	stw	r6,-8(fp)
   473e4:	e1ffff15 	stw	r7,-4(fp)
  static const struct HOSTCALL_INFO hcinfo = { 0x0103, "open" };

  alt_hostfs_dev* dev= (alt_hostfs_dev*)fd->dev;
   473e8:	e0bffc17 	ldw	r2,-16(fp)
   473ec:	10800017 	ldw	r2,0(r2)
   473f0:	e0bff515 	stw	r2,-44(fp)
#endif

  /* Mount point names don't end with a slash, so we must skip over the
   * slash following the mount point name.
  */
  name += inline_strlen(dev->fs_dev.name) + 1;
   473f4:	e0bff517 	ldw	r2,-44(fp)
   473f8:	10800217 	ldw	r2,8(r2)
   473fc:	e0bff615 	stw	r2,-40(fp)
};

static inline int inline_strlen(const char * string) ALT_ALWAYS_INLINE;
static inline int inline_strlen(const char * string)
{
  const char * ptr = string - 1;
   47400:	e0bff617 	ldw	r2,-40(fp)
   47404:	10bfffc4 	addi	r2,r2,-1
   47408:	e0bffb15 	stw	r2,-20(fp)

  while (*++ptr != 0)
   4740c:	e0bffb17 	ldw	r2,-20(fp)
   47410:	10800044 	addi	r2,r2,1
   47414:	e0bffb15 	stw	r2,-20(fp)
   47418:	e0bffb17 	ldw	r2,-20(fp)
   4741c:	10800003 	ldbu	r2,0(r2)
   47420:	10803fcc 	andi	r2,r2,255
   47424:	1080201c 	xori	r2,r2,128
   47428:	10bfe004 	addi	r2,r2,-128
   4742c:	103ff71e 	bne	r2,zero,4740c <__alt_data_end+0xfffe030c>
    ;

  return ptr - string;
   47430:	e0fffb17 	ldw	r3,-20(fp)
   47434:	e0bff617 	ldw	r2,-40(fp)
   47438:	1885c83a 	sub	r2,r3,r2
#endif

  /* Mount point names don't end with a slash, so we must skip over the
   * slash following the mount point name.
  */
  name += inline_strlen(dev->fs_dev.name) + 1;
   4743c:	10800044 	addi	r2,r2,1
   47440:	1007883a 	mov	r3,r2
   47444:	e0bffd17 	ldw	r2,-12(fp)
   47448:	10c5883a 	add	r2,r2,r3
   4744c:	e0bffd15 	stw	r2,-12(fp)

  r3 = (int)&hcinfo;
   47450:	d0a00504 	addi	r2,gp,-32748
   47454:	1007883a 	mov	r3,r2
  r4 = (int)name;
   47458:	e0bffd17 	ldw	r2,-12(fp)
   4745c:	1009883a 	mov	r4,r2
  r5 = flags;
   47460:	e17ffe17 	ldw	r5,-8(fp)
  r6 = mode;
   47464:	e1bfff17 	ldw	r6,-4(fp)
   47468:	e0bffd17 	ldw	r2,-12(fp)
   4746c:	e0bff915 	stw	r2,-28(fp)
};

static inline int inline_strlen(const char * string) ALT_ALWAYS_INLINE;
static inline int inline_strlen(const char * string)
{
  const char * ptr = string - 1;
   47470:	e0bff917 	ldw	r2,-28(fp)
   47474:	10bfffc4 	addi	r2,r2,-1
   47478:	e0bffa15 	stw	r2,-24(fp)

  while (*++ptr != 0)
   4747c:	e0bffa17 	ldw	r2,-24(fp)
   47480:	10800044 	addi	r2,r2,1
   47484:	e0bffa15 	stw	r2,-24(fp)
   47488:	e0bffa17 	ldw	r2,-24(fp)
   4748c:	10800003 	ldbu	r2,0(r2)
   47490:	10803fcc 	andi	r2,r2,255
   47494:	1080201c 	xori	r2,r2,128
   47498:	10bfe004 	addi	r2,r2,-128
   4749c:	103ff71e 	bne	r2,zero,4747c <__alt_data_end+0xfffe037c>
    ;

  return ptr - string;
   474a0:	e1fffa17 	ldw	r7,-24(fp)
   474a4:	e0bff917 	ldw	r2,-28(fp)
   474a8:	3885c83a 	sub	r2,r7,r2

  r3 = (int)&hcinfo;
  r4 = (int)name;
  r5 = flags;
  r6 = mode;
  r7 = inline_strlen(name);
   474ac:	100f883a 	mov	r7,r2

  __asm__ volatile("break 1" : "=r" (r2), "+r" (r3) : "r" (r4), "r" (r5), "r" (r6), "r" (r7) : "memory" );
   474b0:	003da07a 	break	1

  handle = (void *)r2;
   474b4:	e0bff715 	stw	r2,-36(fp)
  error = r3;
   474b8:	e0fff815 	stw	r3,-32(fp)

  if (error == 0)
   474bc:	e0bff817 	ldw	r2,-32(fp)
   474c0:	1000031e 	bne	r2,zero,474d0 <alt_hostfs_open+0x104>
    fd->priv = handle;
   474c4:	e0bffc17 	ldw	r2,-16(fp)
   474c8:	e0fff717 	ldw	r3,-36(fp)
   474cc:	10c00115 	stw	r3,4(r2)

  return -error;
   474d0:	e0bff817 	ldw	r2,-32(fp)
   474d4:	0085c83a 	sub	r2,zero,r2
}
   474d8:	e037883a 	mov	sp,fp
   474dc:	df000017 	ldw	fp,0(sp)
   474e0:	dec00104 	addi	sp,sp,4
   474e4:	f800283a 	ret

000474e8 <alt_hostfs_close>:
* alt_hostfs_close
*
* Read the file
*/
int alt_hostfs_close(alt_fd* fd)
{
   474e8:	defffd04 	addi	sp,sp,-12
   474ec:	df000215 	stw	fp,8(sp)
   474f0:	df000204 	addi	fp,sp,8
   474f4:	e13fff15 	stw	r4,-4(fp)

  /* Input and output parameters for the hostcall */
  register int r3 asm ("r3");
  register int r4 asm ("r4");

  r3 = (int)&hcinfo;
   474f8:	d0a00804 	addi	r2,gp,-32736
   474fc:	1007883a 	mov	r3,r2
  r4 = (int)fd->priv;
   47500:	e0bfff17 	ldw	r2,-4(fp)
   47504:	10800117 	ldw	r2,4(r2)
   47508:	1009883a 	mov	r4,r2

  __asm__ volatile("break 1" : "+r" (r3) : "r" (r4) );
   4750c:	003da07a 	break	1

  error = r3;
   47510:	e0fffe15 	stw	r3,-8(fp)

  return -error;
   47514:	e0bffe17 	ldw	r2,-8(fp)
   47518:	0085c83a 	sub	r2,zero,r2
}
   4751c:	e037883a 	mov	sp,fp
   47520:	df000017 	ldw	fp,0(sp)
   47524:	dec00104 	addi	sp,sp,4
   47528:	f800283a 	ret

0004752c <alt_hostfs_read>:
* alt_hostfs_read
*
* Read the file
*/
int alt_hostfs_read(alt_fd* fd, char * ptr, int len)
{
   4752c:	defffa04 	addi	sp,sp,-24
   47530:	df000515 	stw	fp,20(sp)
   47534:	df000504 	addi	fp,sp,20
   47538:	e13ffd15 	stw	r4,-12(fp)
   4753c:	e17ffe15 	stw	r5,-8(fp)
   47540:	e1bfff15 	stw	r6,-4(fp)
  register int r4 asm ("r4");
  register int r5 asm ("r5");
  register int r6 asm ("r6");


  r3 = (int)&hcinfo;
   47544:	d0a00b04 	addi	r2,gp,-32724
   47548:	1007883a 	mov	r3,r2
  r4 = (int)fd->priv;
   4754c:	e0bffd17 	ldw	r2,-12(fp)
   47550:	10800117 	ldw	r2,4(r2)
   47554:	1009883a 	mov	r4,r2
  r5 = (int)ptr;
   47558:	e0bffe17 	ldw	r2,-8(fp)
   4755c:	100b883a 	mov	r5,r2
  r6 = len;
   47560:	e1bfff17 	ldw	r6,-4(fp)

  __asm__ volatile("break 1" : "=r" (r2), "+r" (r3) : "r" (r4), "r" (r5), "r" (r6) : "memory" );
   47564:	003da07a 	break	1

  rc = r2;
   47568:	e0bffb15 	stw	r2,-20(fp)
  error = r3;
   4756c:	e0fffc15 	stw	r3,-16(fp)

  return (error == 0) ? rc : -error;
   47570:	e0bffc17 	ldw	r2,-16(fp)
   47574:	10000326 	beq	r2,zero,47584 <alt_hostfs_read+0x58>
   47578:	e0bffc17 	ldw	r2,-16(fp)
   4757c:	0085c83a 	sub	r2,zero,r2
   47580:	00000106 	br	47588 <alt_hostfs_read+0x5c>
   47584:	e0bffb17 	ldw	r2,-20(fp)
}
   47588:	e037883a 	mov	sp,fp
   4758c:	df000017 	ldw	fp,0(sp)
   47590:	dec00104 	addi	sp,sp,4
   47594:	f800283a 	ret

00047598 <alt_hostfs_write>:
* alt_hostfs_write
*
* Read the file
*/
int alt_hostfs_write(alt_fd* fd, const char * ptr, int len)
{
   47598:	defffa04 	addi	sp,sp,-24
   4759c:	df000515 	stw	fp,20(sp)
   475a0:	df000504 	addi	fp,sp,20
   475a4:	e13ffd15 	stw	r4,-12(fp)
   475a8:	e17ffe15 	stw	r5,-8(fp)
   475ac:	e1bfff15 	stw	r6,-4(fp)
  register int r3 asm ("r3");
  register int r4 asm ("r4");
  register int r5 asm ("r5");
  register int r6 asm ("r6");

  r3 = (int)&hcinfo;
   475b0:	d0a00e04 	addi	r2,gp,-32712
   475b4:	1007883a 	mov	r3,r2
  r4 = (int)fd->priv;
   475b8:	e0bffd17 	ldw	r2,-12(fp)
   475bc:	10800117 	ldw	r2,4(r2)
   475c0:	1009883a 	mov	r4,r2
  r5 = (int)ptr;
   475c4:	e0bffe17 	ldw	r2,-8(fp)
   475c8:	100b883a 	mov	r5,r2
  r6 = len;
   475cc:	e1bfff17 	ldw	r6,-4(fp)

  __asm__ volatile("break 1" : "=r" (r2), "+r" (r3) : "r" (r4), "r" (r5), "r" (r6) : "memory" );
   475d0:	003da07a 	break	1

  rc = r2;
   475d4:	e0bffb15 	stw	r2,-20(fp)
  error = r3;
   475d8:	e0fffc15 	stw	r3,-16(fp)

  return (error == 0) ? rc : -error;
   475dc:	e0bffc17 	ldw	r2,-16(fp)
   475e0:	10000326 	beq	r2,zero,475f0 <alt_hostfs_write+0x58>
   475e4:	e0bffc17 	ldw	r2,-16(fp)
   475e8:	0085c83a 	sub	r2,zero,r2
   475ec:	00000106 	br	475f4 <alt_hostfs_write+0x5c>
   475f0:	e0bffb17 	ldw	r2,-20(fp)
}
   475f4:	e037883a 	mov	sp,fp
   475f8:	df000017 	ldw	fp,0(sp)
   475fc:	dec00104 	addi	sp,sp,4
   47600:	f800283a 	ret

00047604 <alt_hostfs_seek>:
* Move around within a file
*
* returns -errno for an error or the offset within the file
*/
int alt_hostfs_seek(alt_fd* fd, int ptr, int dir)
{
   47604:	defffa04 	addi	sp,sp,-24
   47608:	df000515 	stw	fp,20(sp)
   4760c:	df000504 	addi	fp,sp,20
   47610:	e13ffd15 	stw	r4,-12(fp)
   47614:	e17ffe15 	stw	r5,-8(fp)
   47618:	e1bfff15 	stw	r6,-4(fp)
  register int r3 asm ("r3");
  register int r4 asm ("r4");
  register int r5 asm ("r5");
  register int r6 asm ("r6");

  r3 = (int)&hcinfo;
   4761c:	d0a01104 	addi	r2,gp,-32700
   47620:	1007883a 	mov	r3,r2
  r4 = (int)fd->priv;
   47624:	e0bffd17 	ldw	r2,-12(fp)
   47628:	10800117 	ldw	r2,4(r2)
   4762c:	1009883a 	mov	r4,r2
  r5 = ptr;
   47630:	e17ffe17 	ldw	r5,-8(fp)
  r6 = dir;
   47634:	e1bfff17 	ldw	r6,-4(fp)

  __asm__ volatile("break 1" : "=r" (r2), "+r" (r3) : "r" (r4), "r" (r5), "r" (r6) : "memory" );
   47638:	003da07a 	break	1

  rc = r2;
   4763c:	e0bffb15 	stw	r2,-20(fp)
  error = r3;
   47640:	e0fffc15 	stw	r3,-16(fp)

  return (error == 0) ? rc : -error;
   47644:	e0bffc17 	ldw	r2,-16(fp)
   47648:	10000326 	beq	r2,zero,47658 <alt_hostfs_seek+0x54>
   4764c:	e0bffc17 	ldw	r2,-16(fp)
   47650:	0085c83a 	sub	r2,zero,r2
   47654:	00000106 	br	4765c <alt_hostfs_seek+0x58>
   47658:	e0bffb17 	ldw	r2,-20(fp)
}
   4765c:	e037883a 	mov	sp,fp
   47660:	df000017 	ldw	fp,0(sp)
   47664:	dec00104 	addi	sp,sp,4
   47668:	f800283a 	ret

0004766c <alt_hostfs_fstat>:
* at the lower address.
* We need to copy the structure and byte swap it to make it match our local
* layout of struct stat.
*/
int alt_hostfs_fstat(alt_fd* fd, struct stat* st)
{
   4766c:	deffe904 	addi	sp,sp,-92
   47670:	df001615 	stw	fp,88(sp)
   47674:	df001604 	addi	fp,sp,88
   47678:	e13ffe15 	stw	r4,-8(fp)
   4767c:	e17fff15 	stw	r5,-4(fp)
  register int r2 asm ("r2");
  register int r3 asm ("r3");
  register int r4 asm ("r4");
  register int r5 asm ("r5");

  r3 = (int)&hcinfo;
   47680:	d0a01404 	addi	r2,gp,-32688
   47684:	1007883a 	mov	r3,r2
  r4 = (int)fd->priv;
   47688:	e0bffe17 	ldw	r2,-8(fp)
   4768c:	10800117 	ldw	r2,4(r2)
   47690:	1009883a 	mov	r4,r2
  r5 = (int)&hoststat;
   47694:	e0bfee04 	addi	r2,fp,-72
   47698:	100b883a 	mov	r5,r2

  __asm__ volatile("break 1" : "=r" (r2), "+r" (r3) : "r" (r4), "r" (r5) : "memory" );
   4769c:	003da07a 	break	1

  rc = r2;
   476a0:	e0bfeb15 	stw	r2,-84(fp)
  error = r3;
   476a4:	e0ffec15 	stw	r3,-80(fp)

  if (error == 0)
   476a8:	e0bfec17 	ldw	r2,-80(fp)
   476ac:	1000621e 	bne	r2,zero,47838 <alt_hostfs_fstat+0x1cc>
     * no change is required.  On a little-endian processor we need to swap
     * the bytes in each word.
     */

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
   476b0:	e0bfee04 	addi	r2,fp,-72
   476b4:	e0bfea15 	stw	r2,-88(fp)
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
   476b8:	e0bfea17 	ldw	r2,-88(fp)
   476bc:	10801004 	addi	r2,r2,64
   476c0:	e0bfed15 	stw	r2,-76(fp)
    for ( ; ptr < end ; ptr++)
   476c4:	00001606 	br	47720 <alt_hostfs_fstat+0xb4>
      *ptr = ((*ptr & 0xFF000000) >> 24) |
   476c8:	e0bfea17 	ldw	r2,-88(fp)
   476cc:	10800017 	ldw	r2,0(r2)
   476d0:	1006d63a 	srli	r3,r2,24
             ((*ptr & 0x00FF0000) >> 8)  |
   476d4:	e0bfea17 	ldw	r2,-88(fp)
   476d8:	10800017 	ldw	r2,0(r2)
   476dc:	10803fec 	andhi	r2,r2,255
   476e0:	1004d23a 	srli	r2,r2,8

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
   476e4:	1886b03a 	or	r3,r3,r2
             ((*ptr & 0x00FF0000) >> 8)  |
             ((*ptr & 0x0000FF00) << 8)  |
   476e8:	e0bfea17 	ldw	r2,-88(fp)
   476ec:	10800017 	ldw	r2,0(r2)
   476f0:	10bfc00c 	andi	r2,r2,65280
   476f4:	1004923a 	slli	r2,r2,8
#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
             ((*ptr & 0x00FF0000) >> 8)  |
   476f8:	1886b03a 	or	r3,r3,r2
             ((*ptr & 0x0000FF00) << 8)  |
             ((*ptr & 0x000000FF) << 24);
   476fc:	e0bfea17 	ldw	r2,-88(fp)
   47700:	10800017 	ldw	r2,0(r2)
   47704:	1004963a 	slli	r2,r2,24
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
             ((*ptr & 0x00FF0000) >> 8)  |
             ((*ptr & 0x0000FF00) << 8)  |
   47708:	1886b03a 	or	r3,r3,r2

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
   4770c:	e0bfea17 	ldw	r2,-88(fp)
   47710:	10c00015 	stw	r3,0(r2)
     */

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
   47714:	e0bfea17 	ldw	r2,-88(fp)
   47718:	10800104 	addi	r2,r2,4
   4771c:	e0bfea15 	stw	r2,-88(fp)
   47720:	e0ffea17 	ldw	r3,-88(fp)
   47724:	e0bfed17 	ldw	r2,-76(fp)
   47728:	18bfe736 	bltu	r3,r2,476c8 <__alt_data_end+0xfffe05c8>
             ((*ptr & 0x0000FF00) << 8)  |
             ((*ptr & 0x000000FF) << 24);
#endif

    /* Zero the unused parts of struct stat */
    ptr = (alt_u32 *)st;
   4772c:	e0bfff17 	ldw	r2,-4(fp)
   47730:	e0bfea15 	stw	r2,-88(fp)
    end = (alt_u32 *)((char *)ptr + sizeof(struct stat));
   47734:	e0bfea17 	ldw	r2,-88(fp)
   47738:	10800f04 	addi	r2,r2,60
   4773c:	e0bfed15 	stw	r2,-76(fp)
    for ( ; ptr < end ; ptr++)
   47740:	00000506 	br	47758 <alt_hostfs_fstat+0xec>
      *ptr = 0;
   47744:	e0bfea17 	ldw	r2,-88(fp)
   47748:	10000015 	stw	zero,0(r2)
#endif

    /* Zero the unused parts of struct stat */
    ptr = (alt_u32 *)st;
    end = (alt_u32 *)((char *)ptr + sizeof(struct stat));
    for ( ; ptr < end ; ptr++)
   4774c:	e0bfea17 	ldw	r2,-88(fp)
   47750:	10800104 	addi	r2,r2,4
   47754:	e0bfea15 	stw	r2,-88(fp)
   47758:	e0ffea17 	ldw	r3,-88(fp)
   4775c:	e0bfed17 	ldw	r2,-76(fp)
   47760:	18bff836 	bltu	r3,r2,47744 <__alt_data_end+0xfffe0644>

    /* Copy the data provided by the host into our local copy, for data which
     * is provided as 64bit values by the host we just use the least
     * significant word.
     */
    st->st_dev     = hoststat.fst_dev;
   47764:	e0bfee17 	ldw	r2,-72(fp)
   47768:	1007883a 	mov	r3,r2
   4776c:	e0bfff17 	ldw	r2,-4(fp)
   47770:	10c0000d 	sth	r3,0(r2)
    st->st_ino     = hoststat.fst_ino;
   47774:	e0bfef17 	ldw	r2,-68(fp)
   47778:	1007883a 	mov	r3,r2
   4777c:	e0bfff17 	ldw	r2,-4(fp)
   47780:	10c0008d 	sth	r3,2(r2)
    st->st_mode    = hoststat.fst_mode;
   47784:	e0fff017 	ldw	r3,-64(fp)
   47788:	e0bfff17 	ldw	r2,-4(fp)
   4778c:	10c00115 	stw	r3,4(r2)
    st->st_nlink   = hoststat.fst_nlink;
   47790:	e0bff117 	ldw	r2,-60(fp)
   47794:	1007883a 	mov	r3,r2
   47798:	e0bfff17 	ldw	r2,-4(fp)
   4779c:	10c0020d 	sth	r3,8(r2)
    st->st_uid     = hoststat.fst_uid;
   477a0:	e0bff217 	ldw	r2,-56(fp)
   477a4:	1007883a 	mov	r3,r2
   477a8:	e0bfff17 	ldw	r2,-4(fp)
   477ac:	10c0028d 	sth	r3,10(r2)
    st->st_gid     = hoststat.fst_gid;
   477b0:	e0bff317 	ldw	r2,-52(fp)
   477b4:	1007883a 	mov	r3,r2
   477b8:	e0bfff17 	ldw	r2,-4(fp)
   477bc:	10c0030d 	sth	r3,12(r2)
    st->st_rdev    = hoststat.fst_rdev;
   477c0:	e0bff417 	ldw	r2,-48(fp)
   477c4:	1007883a 	mov	r3,r2
   477c8:	e0bfff17 	ldw	r2,-4(fp)
   477cc:	10c0038d 	sth	r3,14(r2)
    st->st_size    = hoststat.fst_size[1];
   477d0:	e0bff617 	ldw	r2,-40(fp)
   477d4:	1007883a 	mov	r3,r2
   477d8:	e0bfff17 	ldw	r2,-4(fp)
   477dc:	10c00415 	stw	r3,16(r2)

    st->st_atime   = hoststat.fst_atime;
   477e0:	e0bffb17 	ldw	r2,-20(fp)
   477e4:	1007883a 	mov	r3,r2
   477e8:	e0bfff17 	ldw	r2,-4(fp)
   477ec:	10c00515 	stw	r3,20(r2)
    st->st_mtime   = hoststat.fst_mtime;
   477f0:	e0bffc17 	ldw	r2,-16(fp)
   477f4:	1007883a 	mov	r3,r2
   477f8:	e0bfff17 	ldw	r2,-4(fp)
   477fc:	10c00715 	stw	r3,28(r2)
    st->st_ctime   = hoststat.fst_ctime;
   47800:	e0bffd17 	ldw	r2,-12(fp)
   47804:	1007883a 	mov	r3,r2
   47808:	e0bfff17 	ldw	r2,-4(fp)
   4780c:	10c00915 	stw	r3,36(r2)

    st->st_blksize = hoststat.fst_blksize[1];
   47810:	e0bff817 	ldw	r2,-32(fp)
   47814:	1007883a 	mov	r3,r2
   47818:	e0bfff17 	ldw	r2,-4(fp)
   4781c:	10c00b15 	stw	r3,44(r2)
    st->st_blocks  = hoststat.fst_blocks[1];
   47820:	e0bffa17 	ldw	r2,-24(fp)
   47824:	1007883a 	mov	r3,r2
   47828:	e0bfff17 	ldw	r2,-4(fp)
   4782c:	10c00c15 	stw	r3,48(r2)

    return rc;
   47830:	e0bfeb17 	ldw	r2,-84(fp)
   47834:	00000206 	br	47840 <alt_hostfs_fstat+0x1d4>
  }
  else
    return -error;
   47838:	e0bfec17 	ldw	r2,-80(fp)
   4783c:	0085c83a 	sub	r2,zero,r2
}
   47840:	e037883a 	mov	sp,fp
   47844:	df000017 	ldw	fp,0(sp)
   47848:	dec00104 	addi	sp,sp,4
   4784c:	f800283a 	ret

00047850 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   47850:	defffa04 	addi	sp,sp,-24
   47854:	dfc00515 	stw	ra,20(sp)
   47858:	df000415 	stw	fp,16(sp)
   4785c:	df000404 	addi	fp,sp,16
   47860:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   47864:	008000c4 	movi	r2,3
   47868:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   4786c:	e0fffd17 	ldw	r3,-12(fp)
   47870:	008003f4 	movhi	r2,15
   47874:	10909004 	addi	r2,r2,16960
   47878:	1885383a 	mul	r2,r3,r2
   4787c:	100b883a 	mov	r5,r2
   47880:	01017db4 	movhi	r4,1526
   47884:	21384004 	addi	r4,r4,-7936
   47888:	00416640 	call	41664 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   4788c:	100b883a 	mov	r5,r2
   47890:	01200034 	movhi	r4,32768
   47894:	213fffc4 	addi	r4,r4,-1
   47898:	00416640 	call	41664 <__udivsi3>
   4789c:	100b883a 	mov	r5,r2
   478a0:	e13fff17 	ldw	r4,-4(fp)
   478a4:	00416640 	call	41664 <__udivsi3>
   478a8:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   478ac:	e0bffe17 	ldw	r2,-8(fp)
   478b0:	10002a26 	beq	r2,zero,4795c <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
   478b4:	e03ffc15 	stw	zero,-16(fp)
   478b8:	00001706 	br	47918 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   478bc:	00a00034 	movhi	r2,32768
   478c0:	10bfffc4 	addi	r2,r2,-1
   478c4:	10bfffc4 	addi	r2,r2,-1
   478c8:	103ffe1e 	bne	r2,zero,478c4 <__alt_data_end+0xfffe07c4>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   478cc:	e0fffd17 	ldw	r3,-12(fp)
   478d0:	008003f4 	movhi	r2,15
   478d4:	10909004 	addi	r2,r2,16960
   478d8:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   478dc:	100b883a 	mov	r5,r2
   478e0:	01017db4 	movhi	r4,1526
   478e4:	21384004 	addi	r4,r4,-7936
   478e8:	00416640 	call	41664 <__udivsi3>
   478ec:	100b883a 	mov	r5,r2
   478f0:	01200034 	movhi	r4,32768
   478f4:	213fffc4 	addi	r4,r4,-1
   478f8:	00416640 	call	41664 <__udivsi3>
   478fc:	1007883a 	mov	r3,r2
   47900:	e0bfff17 	ldw	r2,-4(fp)
   47904:	10c5c83a 	sub	r2,r2,r3
   47908:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   4790c:	e0bffc17 	ldw	r2,-16(fp)
   47910:	10800044 	addi	r2,r2,1
   47914:	e0bffc15 	stw	r2,-16(fp)
   47918:	e0fffc17 	ldw	r3,-16(fp)
   4791c:	e0bffe17 	ldw	r2,-8(fp)
   47920:	18bfe616 	blt	r3,r2,478bc <__alt_data_end+0xfffe07bc>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   47924:	e0fffd17 	ldw	r3,-12(fp)
   47928:	008003f4 	movhi	r2,15
   4792c:	10909004 	addi	r2,r2,16960
   47930:	1885383a 	mul	r2,r3,r2
   47934:	100b883a 	mov	r5,r2
   47938:	01017db4 	movhi	r4,1526
   4793c:	21384004 	addi	r4,r4,-7936
   47940:	00416640 	call	41664 <__udivsi3>
   47944:	1007883a 	mov	r3,r2
   47948:	e0bfff17 	ldw	r2,-4(fp)
   4794c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   47950:	10bfffc4 	addi	r2,r2,-1
   47954:	103ffe1e 	bne	r2,zero,47950 <__alt_data_end+0xfffe0850>
   47958:	00000d06 	br	47990 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   4795c:	e0fffd17 	ldw	r3,-12(fp)
   47960:	008003f4 	movhi	r2,15
   47964:	10909004 	addi	r2,r2,16960
   47968:	1885383a 	mul	r2,r3,r2
   4796c:	100b883a 	mov	r5,r2
   47970:	01017db4 	movhi	r4,1526
   47974:	21384004 	addi	r4,r4,-7936
   47978:	00416640 	call	41664 <__udivsi3>
   4797c:	1007883a 	mov	r3,r2
   47980:	e0bfff17 	ldw	r2,-4(fp)
   47984:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   47988:	10bfffc4 	addi	r2,r2,-1
   4798c:	00bffe16 	blt	zero,r2,47988 <__alt_data_end+0xfffe0888>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   47990:	0005883a 	mov	r2,zero
}
   47994:	e037883a 	mov	sp,fp
   47998:	dfc00117 	ldw	ra,4(sp)
   4799c:	df000017 	ldw	fp,0(sp)
   479a0:	dec00204 	addi	sp,sp,8
   479a4:	f800283a 	ret

000479a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   479a8:	defffe04 	addi	sp,sp,-8
   479ac:	dfc00115 	stw	ra,4(sp)
   479b0:	df000015 	stw	fp,0(sp)
   479b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   479b8:	d0a01c17 	ldw	r2,-32656(gp)
   479bc:	10000326 	beq	r2,zero,479cc <alt_get_errno+0x24>
   479c0:	d0a01c17 	ldw	r2,-32656(gp)
   479c4:	103ee83a 	callr	r2
   479c8:	00000106 	br	479d0 <alt_get_errno+0x28>
   479cc:	d0a10504 	addi	r2,gp,-31724
}
   479d0:	e037883a 	mov	sp,fp
   479d4:	dfc00117 	ldw	ra,4(sp)
   479d8:	df000017 	ldw	fp,0(sp)
   479dc:	dec00204 	addi	sp,sp,8
   479e0:	f800283a 	ret

000479e4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   479e4:	defffb04 	addi	sp,sp,-20
   479e8:	dfc00415 	stw	ra,16(sp)
   479ec:	df000315 	stw	fp,12(sp)
   479f0:	df000304 	addi	fp,sp,12
   479f4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   479f8:	e0bfff17 	ldw	r2,-4(fp)
   479fc:	10000616 	blt	r2,zero,47a18 <close+0x34>
   47a00:	e0bfff17 	ldw	r2,-4(fp)
   47a04:	10c00324 	muli	r3,r2,12
   47a08:	00800174 	movhi	r2,5
   47a0c:	10a4e504 	addi	r2,r2,-27756
   47a10:	1885883a 	add	r2,r3,r2
   47a14:	00000106 	br	47a1c <close+0x38>
   47a18:	0005883a 	mov	r2,zero
   47a1c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   47a20:	e0bffd17 	ldw	r2,-12(fp)
   47a24:	10001926 	beq	r2,zero,47a8c <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   47a28:	e0bffd17 	ldw	r2,-12(fp)
   47a2c:	10800017 	ldw	r2,0(r2)
   47a30:	10800417 	ldw	r2,16(r2)
   47a34:	10000626 	beq	r2,zero,47a50 <close+0x6c>
   47a38:	e0bffd17 	ldw	r2,-12(fp)
   47a3c:	10800017 	ldw	r2,0(r2)
   47a40:	10800417 	ldw	r2,16(r2)
   47a44:	e13ffd17 	ldw	r4,-12(fp)
   47a48:	103ee83a 	callr	r2
   47a4c:	00000106 	br	47a54 <close+0x70>
   47a50:	0005883a 	mov	r2,zero
   47a54:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   47a58:	e13fff17 	ldw	r4,-4(fp)
   47a5c:	00486a80 	call	486a8 <alt_release_fd>
    if (rval < 0)
   47a60:	e0bffe17 	ldw	r2,-8(fp)
   47a64:	1000070e 	bge	r2,zero,47a84 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   47a68:	00479a80 	call	479a8 <alt_get_errno>
   47a6c:	1007883a 	mov	r3,r2
   47a70:	e0bffe17 	ldw	r2,-8(fp)
   47a74:	0085c83a 	sub	r2,zero,r2
   47a78:	18800015 	stw	r2,0(r3)
      return -1;
   47a7c:	00bfffc4 	movi	r2,-1
   47a80:	00000706 	br	47aa0 <close+0xbc>
    }
    return 0;
   47a84:	0005883a 	mov	r2,zero
   47a88:	00000506 	br	47aa0 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   47a8c:	00479a80 	call	479a8 <alt_get_errno>
   47a90:	1007883a 	mov	r3,r2
   47a94:	00801444 	movi	r2,81
   47a98:	18800015 	stw	r2,0(r3)
    return -1;
   47a9c:	00bfffc4 	movi	r2,-1
  }
}
   47aa0:	e037883a 	mov	sp,fp
   47aa4:	dfc00117 	ldw	ra,4(sp)
   47aa8:	df000017 	ldw	fp,0(sp)
   47aac:	dec00204 	addi	sp,sp,8
   47ab0:	f800283a 	ret

00047ab4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   47ab4:	defffe04 	addi	sp,sp,-8
   47ab8:	df000115 	stw	fp,4(sp)
   47abc:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   47ac0:	e03fff15 	stw	zero,-4(fp)
   47ac4:	00000506 	br	47adc <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
   47ac8:	e0bfff17 	ldw	r2,-4(fp)
   47acc:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   47ad0:	e0bfff17 	ldw	r2,-4(fp)
   47ad4:	10800804 	addi	r2,r2,32
   47ad8:	e0bfff15 	stw	r2,-4(fp)
   47adc:	e0bfff17 	ldw	r2,-4(fp)
   47ae0:	10820030 	cmpltui	r2,r2,2048
   47ae4:	103ff81e 	bne	r2,zero,47ac8 <__alt_data_end+0xfffe09c8>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   47ae8:	0001883a 	nop
   47aec:	e037883a 	mov	sp,fp
   47af0:	df000017 	ldw	fp,0(sp)
   47af4:	dec00104 	addi	sp,sp,4
   47af8:	f800283a 	ret

00047afc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   47afc:	defffc04 	addi	sp,sp,-16
   47b00:	df000315 	stw	fp,12(sp)
   47b04:	df000304 	addi	fp,sp,12
   47b08:	e13ffd15 	stw	r4,-12(fp)
   47b0c:	e17ffe15 	stw	r5,-8(fp)
   47b10:	e1bfff15 	stw	r6,-4(fp)
  return len;
   47b14:	e0bfff17 	ldw	r2,-4(fp)
}
   47b18:	e037883a 	mov	sp,fp
   47b1c:	df000017 	ldw	fp,0(sp)
   47b20:	dec00104 	addi	sp,sp,4
   47b24:	f800283a 	ret

00047b28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   47b28:	defffe04 	addi	sp,sp,-8
   47b2c:	dfc00115 	stw	ra,4(sp)
   47b30:	df000015 	stw	fp,0(sp)
   47b34:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   47b38:	d0a01c17 	ldw	r2,-32656(gp)
   47b3c:	10000326 	beq	r2,zero,47b4c <alt_get_errno+0x24>
   47b40:	d0a01c17 	ldw	r2,-32656(gp)
   47b44:	103ee83a 	callr	r2
   47b48:	00000106 	br	47b50 <alt_get_errno+0x28>
   47b4c:	d0a10504 	addi	r2,gp,-31724
}
   47b50:	e037883a 	mov	sp,fp
   47b54:	dfc00117 	ldw	ra,4(sp)
   47b58:	df000017 	ldw	fp,0(sp)
   47b5c:	dec00204 	addi	sp,sp,8
   47b60:	f800283a 	ret

00047b64 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   47b64:	defffa04 	addi	sp,sp,-24
   47b68:	dfc00515 	stw	ra,20(sp)
   47b6c:	df000415 	stw	fp,16(sp)
   47b70:	df000404 	addi	fp,sp,16
   47b74:	e13ffe15 	stw	r4,-8(fp)
   47b78:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   47b7c:	e0bffe17 	ldw	r2,-8(fp)
   47b80:	10000326 	beq	r2,zero,47b90 <alt_dev_llist_insert+0x2c>
   47b84:	e0bffe17 	ldw	r2,-8(fp)
   47b88:	10800217 	ldw	r2,8(r2)
   47b8c:	1000061e 	bne	r2,zero,47ba8 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   47b90:	0047b280 	call	47b28 <alt_get_errno>
   47b94:	1007883a 	mov	r3,r2
   47b98:	00800584 	movi	r2,22
   47b9c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   47ba0:	00bffa84 	movi	r2,-22
   47ba4:	00001306 	br	47bf4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   47ba8:	e0bffe17 	ldw	r2,-8(fp)
   47bac:	e0ffff17 	ldw	r3,-4(fp)
   47bb0:	e0fffc15 	stw	r3,-16(fp)
   47bb4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   47bb8:	e0bffd17 	ldw	r2,-12(fp)
   47bbc:	e0fffc17 	ldw	r3,-16(fp)
   47bc0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   47bc4:	e0bffc17 	ldw	r2,-16(fp)
   47bc8:	10c00017 	ldw	r3,0(r2)
   47bcc:	e0bffd17 	ldw	r2,-12(fp)
   47bd0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   47bd4:	e0bffc17 	ldw	r2,-16(fp)
   47bd8:	10800017 	ldw	r2,0(r2)
   47bdc:	e0fffd17 	ldw	r3,-12(fp)
   47be0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   47be4:	e0bffc17 	ldw	r2,-16(fp)
   47be8:	e0fffd17 	ldw	r3,-12(fp)
   47bec:	10c00015 	stw	r3,0(r2)

  return 0;  
   47bf0:	0005883a 	mov	r2,zero
}
   47bf4:	e037883a 	mov	sp,fp
   47bf8:	dfc00117 	ldw	ra,4(sp)
   47bfc:	df000017 	ldw	fp,0(sp)
   47c00:	dec00204 	addi	sp,sp,8
   47c04:	f800283a 	ret

00047c08 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   47c08:	defffd04 	addi	sp,sp,-12
   47c0c:	dfc00215 	stw	ra,8(sp)
   47c10:	df000115 	stw	fp,4(sp)
   47c14:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   47c18:	00800174 	movhi	r2,5
   47c1c:	10a3f504 	addi	r2,r2,-28716
   47c20:	e0bfff15 	stw	r2,-4(fp)
   47c24:	00000606 	br	47c40 <_do_ctors+0x38>
        (*ctor) (); 
   47c28:	e0bfff17 	ldw	r2,-4(fp)
   47c2c:	10800017 	ldw	r2,0(r2)
   47c30:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   47c34:	e0bfff17 	ldw	r2,-4(fp)
   47c38:	10bfff04 	addi	r2,r2,-4
   47c3c:	e0bfff15 	stw	r2,-4(fp)
   47c40:	e0ffff17 	ldw	r3,-4(fp)
   47c44:	00800174 	movhi	r2,5
   47c48:	10a3f604 	addi	r2,r2,-28712
   47c4c:	18bff62e 	bgeu	r3,r2,47c28 <__alt_data_end+0xfffe0b28>
        (*ctor) (); 
}
   47c50:	0001883a 	nop
   47c54:	e037883a 	mov	sp,fp
   47c58:	dfc00117 	ldw	ra,4(sp)
   47c5c:	df000017 	ldw	fp,0(sp)
   47c60:	dec00204 	addi	sp,sp,8
   47c64:	f800283a 	ret

00047c68 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   47c68:	defffd04 	addi	sp,sp,-12
   47c6c:	dfc00215 	stw	ra,8(sp)
   47c70:	df000115 	stw	fp,4(sp)
   47c74:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   47c78:	00800174 	movhi	r2,5
   47c7c:	10a3f504 	addi	r2,r2,-28716
   47c80:	e0bfff15 	stw	r2,-4(fp)
   47c84:	00000606 	br	47ca0 <_do_dtors+0x38>
        (*dtor) (); 
   47c88:	e0bfff17 	ldw	r2,-4(fp)
   47c8c:	10800017 	ldw	r2,0(r2)
   47c90:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   47c94:	e0bfff17 	ldw	r2,-4(fp)
   47c98:	10bfff04 	addi	r2,r2,-4
   47c9c:	e0bfff15 	stw	r2,-4(fp)
   47ca0:	e0ffff17 	ldw	r3,-4(fp)
   47ca4:	00800174 	movhi	r2,5
   47ca8:	10a3f604 	addi	r2,r2,-28712
   47cac:	18bff62e 	bgeu	r3,r2,47c88 <__alt_data_end+0xfffe0b88>
        (*dtor) (); 
}
   47cb0:	0001883a 	nop
   47cb4:	e037883a 	mov	sp,fp
   47cb8:	dfc00117 	ldw	ra,4(sp)
   47cbc:	df000017 	ldw	fp,0(sp)
   47cc0:	dec00204 	addi	sp,sp,8
   47cc4:	f800283a 	ret

00047cc8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   47cc8:	defffa04 	addi	sp,sp,-24
   47ccc:	dfc00515 	stw	ra,20(sp)
   47cd0:	df000415 	stw	fp,16(sp)
   47cd4:	df000404 	addi	fp,sp,16
   47cd8:	e13ffe15 	stw	r4,-8(fp)
   47cdc:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   47ce0:	e0bfff17 	ldw	r2,-4(fp)
   47ce4:	10800017 	ldw	r2,0(r2)
   47ce8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   47cec:	e13ffe17 	ldw	r4,-8(fp)
   47cf0:	004499c0 	call	4499c <strlen>
   47cf4:	10800044 	addi	r2,r2,1
   47cf8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   47cfc:	00000d06 	br	47d34 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   47d00:	e0bffc17 	ldw	r2,-16(fp)
   47d04:	10800217 	ldw	r2,8(r2)
   47d08:	e0fffd17 	ldw	r3,-12(fp)
   47d0c:	180d883a 	mov	r6,r3
   47d10:	e17ffe17 	ldw	r5,-8(fp)
   47d14:	1009883a 	mov	r4,r2
   47d18:	0048be00 	call	48be0 <memcmp>
   47d1c:	1000021e 	bne	r2,zero,47d28 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   47d20:	e0bffc17 	ldw	r2,-16(fp)
   47d24:	00000706 	br	47d44 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   47d28:	e0bffc17 	ldw	r2,-16(fp)
   47d2c:	10800017 	ldw	r2,0(r2)
   47d30:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   47d34:	e0fffc17 	ldw	r3,-16(fp)
   47d38:	e0bfff17 	ldw	r2,-4(fp)
   47d3c:	18bff01e 	bne	r3,r2,47d00 <__alt_data_end+0xfffe0c00>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   47d40:	0005883a 	mov	r2,zero
}
   47d44:	e037883a 	mov	sp,fp
   47d48:	dfc00117 	ldw	ra,4(sp)
   47d4c:	df000017 	ldw	fp,0(sp)
   47d50:	dec00204 	addi	sp,sp,8
   47d54:	f800283a 	ret

00047d58 <alt_fs_reg>:
 * A return value of zero indicates success. A negative return value indicates
 * failure. 
 */
 
int alt_fs_reg (alt_dev* dev)
{
   47d58:	defffc04 	addi	sp,sp,-16
   47d5c:	df000315 	stw	fp,12(sp)
   47d60:	df000304 	addi	fp,sp,12
   47d64:	e13fff15 	stw	r4,-4(fp)
  /*
   * check that the device has a name.
   */

  if (!dev->name)
   47d68:	e0bfff17 	ldw	r2,-4(fp)
   47d6c:	10800217 	ldw	r2,8(r2)
   47d70:	1000021e 	bne	r2,zero,47d7c <alt_fs_reg+0x24>
  {
    return -ENODEV;
   47d74:	00bffb44 	movi	r2,-19
   47d78:	00001306 	br	47dc8 <alt_fs_reg+0x70>
  
  /*
   * register the file system.
   */

  alt_llist_insert(&alt_fs_list, &dev->llist);
   47d7c:	e0bfff17 	ldw	r2,-4(fp)
   47d80:	d0e01704 	addi	r3,gp,-32676
   47d84:	e0fffd15 	stw	r3,-12(fp)
   47d88:	e0bffe15 	stw	r2,-8(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   47d8c:	e0bffe17 	ldw	r2,-8(fp)
   47d90:	e0fffd17 	ldw	r3,-12(fp)
   47d94:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   47d98:	e0bffd17 	ldw	r2,-12(fp)
   47d9c:	10c00017 	ldw	r3,0(r2)
   47da0:	e0bffe17 	ldw	r2,-8(fp)
   47da4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   47da8:	e0bffd17 	ldw	r2,-12(fp)
   47dac:	10800017 	ldw	r2,0(r2)
   47db0:	e0fffe17 	ldw	r3,-8(fp)
   47db4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   47db8:	e0bffd17 	ldw	r2,-12(fp)
   47dbc:	e0fffe17 	ldw	r3,-8(fp)
   47dc0:	10c00015 	stw	r3,0(r2)

  return 0;
   47dc4:	0005883a 	mov	r2,zero
} 
   47dc8:	e037883a 	mov	sp,fp
   47dcc:	df000017 	ldw	fp,0(sp)
   47dd0:	dec00104 	addi	sp,sp,4
   47dd4:	f800283a 	ret

00047dd8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   47dd8:	defffe04 	addi	sp,sp,-8
   47ddc:	dfc00115 	stw	ra,4(sp)
   47de0:	df000015 	stw	fp,0(sp)
   47de4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   47de8:	01440004 	movi	r5,4096
   47dec:	0009883a 	mov	r4,zero
   47df0:	0048a800 	call	48a80 <alt_icache_flush>
#endif
}
   47df4:	0001883a 	nop
   47df8:	e037883a 	mov	sp,fp
   47dfc:	dfc00117 	ldw	ra,4(sp)
   47e00:	df000017 	ldw	fp,0(sp)
   47e04:	dec00204 	addi	sp,sp,8
   47e08:	f800283a 	ret

00047e0c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   47e0c:	defff904 	addi	sp,sp,-28
   47e10:	dfc00615 	stw	ra,24(sp)
   47e14:	df000515 	stw	fp,20(sp)
   47e18:	df000504 	addi	fp,sp,20
   47e1c:	e13ffc15 	stw	r4,-16(fp)
   47e20:	e17ffd15 	stw	r5,-12(fp)
   47e24:	e1bffe15 	stw	r6,-8(fp)
   47e28:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   47e2c:	e0800217 	ldw	r2,8(fp)
   47e30:	d8800015 	stw	r2,0(sp)
   47e34:	e1ffff17 	ldw	r7,-4(fp)
   47e38:	e1bffe17 	ldw	r6,-8(fp)
   47e3c:	e17ffd17 	ldw	r5,-12(fp)
   47e40:	e13ffc17 	ldw	r4,-16(fp)
   47e44:	0047fbc0 	call	47fbc <alt_iic_isr_register>
}  
   47e48:	e037883a 	mov	sp,fp
   47e4c:	dfc00117 	ldw	ra,4(sp)
   47e50:	df000017 	ldw	fp,0(sp)
   47e54:	dec00204 	addi	sp,sp,8
   47e58:	f800283a 	ret

00047e5c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   47e5c:	defff904 	addi	sp,sp,-28
   47e60:	df000615 	stw	fp,24(sp)
   47e64:	df000604 	addi	fp,sp,24
   47e68:	e13ffe15 	stw	r4,-8(fp)
   47e6c:	e17fff15 	stw	r5,-4(fp)
   47e70:	e0bfff17 	ldw	r2,-4(fp)
   47e74:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   47e78:	0005303a 	rdctl	r2,status
   47e7c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   47e80:	e0fffb17 	ldw	r3,-20(fp)
   47e84:	00bfff84 	movi	r2,-2
   47e88:	1884703a 	and	r2,r3,r2
   47e8c:	1001703a 	wrctl	status,r2
  
  return context;
   47e90:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   47e94:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   47e98:	00c00044 	movi	r3,1
   47e9c:	e0bffa17 	ldw	r2,-24(fp)
   47ea0:	1884983a 	sll	r2,r3,r2
   47ea4:	1007883a 	mov	r3,r2
   47ea8:	d0a10917 	ldw	r2,-31708(gp)
   47eac:	1884b03a 	or	r2,r3,r2
   47eb0:	d0a10915 	stw	r2,-31708(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   47eb4:	d0a10917 	ldw	r2,-31708(gp)
   47eb8:	100170fa 	wrctl	ienable,r2
   47ebc:	e0bffc17 	ldw	r2,-16(fp)
   47ec0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   47ec4:	e0bffd17 	ldw	r2,-12(fp)
   47ec8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   47ecc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   47ed0:	0001883a 	nop
}
   47ed4:	e037883a 	mov	sp,fp
   47ed8:	df000017 	ldw	fp,0(sp)
   47edc:	dec00104 	addi	sp,sp,4
   47ee0:	f800283a 	ret

00047ee4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   47ee4:	defff904 	addi	sp,sp,-28
   47ee8:	df000615 	stw	fp,24(sp)
   47eec:	df000604 	addi	fp,sp,24
   47ef0:	e13ffe15 	stw	r4,-8(fp)
   47ef4:	e17fff15 	stw	r5,-4(fp)
   47ef8:	e0bfff17 	ldw	r2,-4(fp)
   47efc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   47f00:	0005303a 	rdctl	r2,status
   47f04:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   47f08:	e0fffb17 	ldw	r3,-20(fp)
   47f0c:	00bfff84 	movi	r2,-2
   47f10:	1884703a 	and	r2,r3,r2
   47f14:	1001703a 	wrctl	status,r2
  
  return context;
   47f18:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   47f1c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   47f20:	00c00044 	movi	r3,1
   47f24:	e0bffa17 	ldw	r2,-24(fp)
   47f28:	1884983a 	sll	r2,r3,r2
   47f2c:	0084303a 	nor	r2,zero,r2
   47f30:	1007883a 	mov	r3,r2
   47f34:	d0a10917 	ldw	r2,-31708(gp)
   47f38:	1884703a 	and	r2,r3,r2
   47f3c:	d0a10915 	stw	r2,-31708(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   47f40:	d0a10917 	ldw	r2,-31708(gp)
   47f44:	100170fa 	wrctl	ienable,r2
   47f48:	e0bffc17 	ldw	r2,-16(fp)
   47f4c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   47f50:	e0bffd17 	ldw	r2,-12(fp)
   47f54:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   47f58:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   47f5c:	0001883a 	nop
}
   47f60:	e037883a 	mov	sp,fp
   47f64:	df000017 	ldw	fp,0(sp)
   47f68:	dec00104 	addi	sp,sp,4
   47f6c:	f800283a 	ret

00047f70 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   47f70:	defffc04 	addi	sp,sp,-16
   47f74:	df000315 	stw	fp,12(sp)
   47f78:	df000304 	addi	fp,sp,12
   47f7c:	e13ffe15 	stw	r4,-8(fp)
   47f80:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   47f84:	000530fa 	rdctl	r2,ienable
   47f88:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   47f8c:	00c00044 	movi	r3,1
   47f90:	e0bfff17 	ldw	r2,-4(fp)
   47f94:	1884983a 	sll	r2,r3,r2
   47f98:	1007883a 	mov	r3,r2
   47f9c:	e0bffd17 	ldw	r2,-12(fp)
   47fa0:	1884703a 	and	r2,r3,r2
   47fa4:	1004c03a 	cmpne	r2,r2,zero
   47fa8:	10803fcc 	andi	r2,r2,255
}
   47fac:	e037883a 	mov	sp,fp
   47fb0:	df000017 	ldw	fp,0(sp)
   47fb4:	dec00104 	addi	sp,sp,4
   47fb8:	f800283a 	ret

00047fbc <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   47fbc:	defff504 	addi	sp,sp,-44
   47fc0:	dfc00a15 	stw	ra,40(sp)
   47fc4:	df000915 	stw	fp,36(sp)
   47fc8:	df000904 	addi	fp,sp,36
   47fcc:	e13ffc15 	stw	r4,-16(fp)
   47fd0:	e17ffd15 	stw	r5,-12(fp)
   47fd4:	e1bffe15 	stw	r6,-8(fp)
   47fd8:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   47fdc:	00bffa84 	movi	r2,-22
   47fe0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   47fe4:	e0bffd17 	ldw	r2,-12(fp)
   47fe8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   47fec:	e0bff817 	ldw	r2,-32(fp)
   47ff0:	10800808 	cmpgei	r2,r2,32
   47ff4:	1000271e 	bne	r2,zero,48094 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   47ff8:	0005303a 	rdctl	r2,status
   47ffc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   48000:	e0fffb17 	ldw	r3,-20(fp)
   48004:	00bfff84 	movi	r2,-2
   48008:	1884703a 	and	r2,r3,r2
   4800c:	1001703a 	wrctl	status,r2
  
  return context;
   48010:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   48014:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
   48018:	00800174 	movhi	r2,5
   4801c:	10a65204 	addi	r2,r2,-26296
   48020:	e0fff817 	ldw	r3,-32(fp)
   48024:	180690fa 	slli	r3,r3,3
   48028:	10c5883a 	add	r2,r2,r3
   4802c:	e0fffe17 	ldw	r3,-8(fp)
   48030:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   48034:	00800174 	movhi	r2,5
   48038:	10a65204 	addi	r2,r2,-26296
   4803c:	e0fff817 	ldw	r3,-32(fp)
   48040:	180690fa 	slli	r3,r3,3
   48044:	10c5883a 	add	r2,r2,r3
   48048:	10800104 	addi	r2,r2,4
   4804c:	e0ffff17 	ldw	r3,-4(fp)
   48050:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   48054:	e0bffe17 	ldw	r2,-8(fp)
   48058:	10000526 	beq	r2,zero,48070 <alt_iic_isr_register+0xb4>
   4805c:	e0bff817 	ldw	r2,-32(fp)
   48060:	100b883a 	mov	r5,r2
   48064:	e13ffc17 	ldw	r4,-16(fp)
   48068:	0047e5c0 	call	47e5c <alt_ic_irq_enable>
   4806c:	00000406 	br	48080 <alt_iic_isr_register+0xc4>
   48070:	e0bff817 	ldw	r2,-32(fp)
   48074:	100b883a 	mov	r5,r2
   48078:	e13ffc17 	ldw	r4,-16(fp)
   4807c:	0047ee40 	call	47ee4 <alt_ic_irq_disable>
   48080:	e0bff715 	stw	r2,-36(fp)
   48084:	e0bffa17 	ldw	r2,-24(fp)
   48088:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   4808c:	e0bff917 	ldw	r2,-28(fp)
   48090:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   48094:	e0bff717 	ldw	r2,-36(fp)
}
   48098:	e037883a 	mov	sp,fp
   4809c:	dfc00117 	ldw	ra,4(sp)
   480a0:	df000017 	ldw	fp,0(sp)
   480a4:	dec00204 	addi	sp,sp,8
   480a8:	f800283a 	ret

000480ac <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   480ac:	defff904 	addi	sp,sp,-28
   480b0:	dfc00615 	stw	ra,24(sp)
   480b4:	df000515 	stw	fp,20(sp)
   480b8:	df000504 	addi	fp,sp,20
   480bc:	e13ffc15 	stw	r4,-16(fp)
   480c0:	e17ffd15 	stw	r5,-12(fp)
   480c4:	e1bffe15 	stw	r6,-8(fp)
   480c8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   480cc:	e1bfff17 	ldw	r6,-4(fp)
   480d0:	e17ffe17 	ldw	r5,-8(fp)
   480d4:	e13ffd17 	ldw	r4,-12(fp)
   480d8:	00482ec0 	call	482ec <open>
   480dc:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   480e0:	e0bffb17 	ldw	r2,-20(fp)
   480e4:	10001c16 	blt	r2,zero,48158 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   480e8:	00800174 	movhi	r2,5
   480ec:	10a4e504 	addi	r2,r2,-27756
   480f0:	e0fffb17 	ldw	r3,-20(fp)
   480f4:	18c00324 	muli	r3,r3,12
   480f8:	10c5883a 	add	r2,r2,r3
   480fc:	10c00017 	ldw	r3,0(r2)
   48100:	e0bffc17 	ldw	r2,-16(fp)
   48104:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   48108:	00800174 	movhi	r2,5
   4810c:	10a4e504 	addi	r2,r2,-27756
   48110:	e0fffb17 	ldw	r3,-20(fp)
   48114:	18c00324 	muli	r3,r3,12
   48118:	10c5883a 	add	r2,r2,r3
   4811c:	10800104 	addi	r2,r2,4
   48120:	10c00017 	ldw	r3,0(r2)
   48124:	e0bffc17 	ldw	r2,-16(fp)
   48128:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   4812c:	00800174 	movhi	r2,5
   48130:	10a4e504 	addi	r2,r2,-27756
   48134:	e0fffb17 	ldw	r3,-20(fp)
   48138:	18c00324 	muli	r3,r3,12
   4813c:	10c5883a 	add	r2,r2,r3
   48140:	10800204 	addi	r2,r2,8
   48144:	10c00017 	ldw	r3,0(r2)
   48148:	e0bffc17 	ldw	r2,-16(fp)
   4814c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   48150:	e13ffb17 	ldw	r4,-20(fp)
   48154:	00486a80 	call	486a8 <alt_release_fd>
  }
} 
   48158:	0001883a 	nop
   4815c:	e037883a 	mov	sp,fp
   48160:	dfc00117 	ldw	ra,4(sp)
   48164:	df000017 	ldw	fp,0(sp)
   48168:	dec00204 	addi	sp,sp,8
   4816c:	f800283a 	ret

00048170 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   48170:	defffb04 	addi	sp,sp,-20
   48174:	dfc00415 	stw	ra,16(sp)
   48178:	df000315 	stw	fp,12(sp)
   4817c:	df000304 	addi	fp,sp,12
   48180:	e13ffd15 	stw	r4,-12(fp)
   48184:	e17ffe15 	stw	r5,-8(fp)
   48188:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   4818c:	01c07fc4 	movi	r7,511
   48190:	01800044 	movi	r6,1
   48194:	e17ffd17 	ldw	r5,-12(fp)
   48198:	01000174 	movhi	r4,5
   4819c:	2124e804 	addi	r4,r4,-27744
   481a0:	00480ac0 	call	480ac <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   481a4:	01c07fc4 	movi	r7,511
   481a8:	000d883a 	mov	r6,zero
   481ac:	e17ffe17 	ldw	r5,-8(fp)
   481b0:	01000174 	movhi	r4,5
   481b4:	2124e504 	addi	r4,r4,-27756
   481b8:	00480ac0 	call	480ac <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   481bc:	01c07fc4 	movi	r7,511
   481c0:	01800044 	movi	r6,1
   481c4:	e17fff17 	ldw	r5,-4(fp)
   481c8:	01000174 	movhi	r4,5
   481cc:	2124eb04 	addi	r4,r4,-27732
   481d0:	00480ac0 	call	480ac <alt_open_fd>
}  
   481d4:	0001883a 	nop
   481d8:	e037883a 	mov	sp,fp
   481dc:	dfc00117 	ldw	ra,4(sp)
   481e0:	df000017 	ldw	fp,0(sp)
   481e4:	dec00204 	addi	sp,sp,8
   481e8:	f800283a 	ret

000481ec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   481ec:	defffe04 	addi	sp,sp,-8
   481f0:	dfc00115 	stw	ra,4(sp)
   481f4:	df000015 	stw	fp,0(sp)
   481f8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   481fc:	d0a01c17 	ldw	r2,-32656(gp)
   48200:	10000326 	beq	r2,zero,48210 <alt_get_errno+0x24>
   48204:	d0a01c17 	ldw	r2,-32656(gp)
   48208:	103ee83a 	callr	r2
   4820c:	00000106 	br	48214 <alt_get_errno+0x28>
   48210:	d0a10504 	addi	r2,gp,-31724
}
   48214:	e037883a 	mov	sp,fp
   48218:	dfc00117 	ldw	ra,4(sp)
   4821c:	df000017 	ldw	fp,0(sp)
   48220:	dec00204 	addi	sp,sp,8
   48224:	f800283a 	ret

00048228 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   48228:	defffd04 	addi	sp,sp,-12
   4822c:	df000215 	stw	fp,8(sp)
   48230:	df000204 	addi	fp,sp,8
   48234:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   48238:	e0bfff17 	ldw	r2,-4(fp)
   4823c:	10800217 	ldw	r2,8(r2)
   48240:	10d00034 	orhi	r3,r2,16384
   48244:	e0bfff17 	ldw	r2,-4(fp)
   48248:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   4824c:	e03ffe15 	stw	zero,-8(fp)
   48250:	00001d06 	br	482c8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   48254:	00800174 	movhi	r2,5
   48258:	10a4e504 	addi	r2,r2,-27756
   4825c:	e0fffe17 	ldw	r3,-8(fp)
   48260:	18c00324 	muli	r3,r3,12
   48264:	10c5883a 	add	r2,r2,r3
   48268:	10c00017 	ldw	r3,0(r2)
   4826c:	e0bfff17 	ldw	r2,-4(fp)
   48270:	10800017 	ldw	r2,0(r2)
   48274:	1880111e 	bne	r3,r2,482bc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   48278:	00800174 	movhi	r2,5
   4827c:	10a4e504 	addi	r2,r2,-27756
   48280:	e0fffe17 	ldw	r3,-8(fp)
   48284:	18c00324 	muli	r3,r3,12
   48288:	10c5883a 	add	r2,r2,r3
   4828c:	10800204 	addi	r2,r2,8
   48290:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   48294:	1000090e 	bge	r2,zero,482bc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   48298:	e0bffe17 	ldw	r2,-8(fp)
   4829c:	10c00324 	muli	r3,r2,12
   482a0:	00800174 	movhi	r2,5
   482a4:	10a4e504 	addi	r2,r2,-27756
   482a8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   482ac:	e0bfff17 	ldw	r2,-4(fp)
   482b0:	18800226 	beq	r3,r2,482bc <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   482b4:	00bffcc4 	movi	r2,-13
   482b8:	00000806 	br	482dc <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   482bc:	e0bffe17 	ldw	r2,-8(fp)
   482c0:	10800044 	addi	r2,r2,1
   482c4:	e0bffe15 	stw	r2,-8(fp)
   482c8:	d0a01b17 	ldw	r2,-32660(gp)
   482cc:	1007883a 	mov	r3,r2
   482d0:	e0bffe17 	ldw	r2,-8(fp)
   482d4:	18bfdf2e 	bgeu	r3,r2,48254 <__alt_data_end+0xfffe1154>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   482d8:	0005883a 	mov	r2,zero
}
   482dc:	e037883a 	mov	sp,fp
   482e0:	df000017 	ldw	fp,0(sp)
   482e4:	dec00104 	addi	sp,sp,4
   482e8:	f800283a 	ret

000482ec <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   482ec:	defff604 	addi	sp,sp,-40
   482f0:	dfc00915 	stw	ra,36(sp)
   482f4:	df000815 	stw	fp,32(sp)
   482f8:	df000804 	addi	fp,sp,32
   482fc:	e13ffd15 	stw	r4,-12(fp)
   48300:	e17ffe15 	stw	r5,-8(fp)
   48304:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   48308:	00bfffc4 	movi	r2,-1
   4830c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   48310:	00bffb44 	movi	r2,-19
   48314:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   48318:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   4831c:	d1601904 	addi	r5,gp,-32668
   48320:	e13ffd17 	ldw	r4,-12(fp)
   48324:	0047cc80 	call	47cc8 <alt_find_dev>
   48328:	e0bff815 	stw	r2,-32(fp)
   4832c:	e0bff817 	ldw	r2,-32(fp)
   48330:	1000051e 	bne	r2,zero,48348 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   48334:	e13ffd17 	ldw	r4,-12(fp)
   48338:	00488d40 	call	488d4 <alt_find_file>
   4833c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   48340:	00800044 	movi	r2,1
   48344:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   48348:	e0bff817 	ldw	r2,-32(fp)
   4834c:	10002926 	beq	r2,zero,483f4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   48350:	e13ff817 	ldw	r4,-32(fp)
   48354:	00489dc0 	call	489dc <alt_get_fd>
   48358:	e0bff915 	stw	r2,-28(fp)
   4835c:	e0bff917 	ldw	r2,-28(fp)
   48360:	1000030e 	bge	r2,zero,48370 <open+0x84>
    {
      status = index;
   48364:	e0bff917 	ldw	r2,-28(fp)
   48368:	e0bffa15 	stw	r2,-24(fp)
   4836c:	00002306 	br	483fc <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   48370:	e0bff917 	ldw	r2,-28(fp)
   48374:	10c00324 	muli	r3,r2,12
   48378:	00800174 	movhi	r2,5
   4837c:	10a4e504 	addi	r2,r2,-27756
   48380:	1885883a 	add	r2,r3,r2
   48384:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   48388:	e0fffe17 	ldw	r3,-8(fp)
   4838c:	00900034 	movhi	r2,16384
   48390:	10bfffc4 	addi	r2,r2,-1
   48394:	1886703a 	and	r3,r3,r2
   48398:	e0bffc17 	ldw	r2,-16(fp)
   4839c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   483a0:	e0bffb17 	ldw	r2,-20(fp)
   483a4:	1000051e 	bne	r2,zero,483bc <open+0xd0>
   483a8:	e13ffc17 	ldw	r4,-16(fp)
   483ac:	00482280 	call	48228 <alt_file_locked>
   483b0:	e0bffa15 	stw	r2,-24(fp)
   483b4:	e0bffa17 	ldw	r2,-24(fp)
   483b8:	10001016 	blt	r2,zero,483fc <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   483bc:	e0bff817 	ldw	r2,-32(fp)
   483c0:	10800317 	ldw	r2,12(r2)
   483c4:	10000826 	beq	r2,zero,483e8 <open+0xfc>
   483c8:	e0bff817 	ldw	r2,-32(fp)
   483cc:	10800317 	ldw	r2,12(r2)
   483d0:	e1ffff17 	ldw	r7,-4(fp)
   483d4:	e1bffe17 	ldw	r6,-8(fp)
   483d8:	e17ffd17 	ldw	r5,-12(fp)
   483dc:	e13ffc17 	ldw	r4,-16(fp)
   483e0:	103ee83a 	callr	r2
   483e4:	00000106 	br	483ec <open+0x100>
   483e8:	0005883a 	mov	r2,zero
   483ec:	e0bffa15 	stw	r2,-24(fp)
   483f0:	00000206 	br	483fc <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   483f4:	00bffb44 	movi	r2,-19
   483f8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   483fc:	e0bffa17 	ldw	r2,-24(fp)
   48400:	1000090e 	bge	r2,zero,48428 <open+0x13c>
  {
    alt_release_fd (index);  
   48404:	e13ff917 	ldw	r4,-28(fp)
   48408:	00486a80 	call	486a8 <alt_release_fd>
    ALT_ERRNO = -status;
   4840c:	00481ec0 	call	481ec <alt_get_errno>
   48410:	1007883a 	mov	r3,r2
   48414:	e0bffa17 	ldw	r2,-24(fp)
   48418:	0085c83a 	sub	r2,zero,r2
   4841c:	18800015 	stw	r2,0(r3)
    return -1;
   48420:	00bfffc4 	movi	r2,-1
   48424:	00000106 	br	4842c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   48428:	e0bff917 	ldw	r2,-28(fp)
}
   4842c:	e037883a 	mov	sp,fp
   48430:	dfc00117 	ldw	ra,4(sp)
   48434:	df000017 	ldw	fp,0(sp)
   48438:	dec00204 	addi	sp,sp,8
   4843c:	f800283a 	ret

00048440 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
   48440:	defff204 	addi	sp,sp,-56
   48444:	dfc00a15 	stw	ra,40(sp)
   48448:	df000915 	stw	fp,36(sp)
   4844c:	df000904 	addi	fp,sp,36
   48450:	e13fff15 	stw	r4,-4(fp)
   48454:	e1400215 	stw	r5,8(fp)
   48458:	e1800315 	stw	r6,12(fp)
   4845c:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
   48460:	e0800204 	addi	r2,fp,8
   48464:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
   48468:	e0bfff17 	ldw	r2,-4(fp)
   4846c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
   48470:	00006f06 	br	48630 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
   48474:	e0bff807 	ldb	r2,-32(fp)
   48478:	10800960 	cmpeqi	r2,r2,37
   4847c:	1000041e 	bne	r2,zero,48490 <alt_printf+0x50>
        {
            alt_putchar(c);
   48480:	e0bff807 	ldb	r2,-32(fp)
   48484:	1009883a 	mov	r4,r2
   48488:	004866c0 	call	4866c <alt_putchar>
   4848c:	00006806 	br	48630 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
   48490:	e0bff717 	ldw	r2,-36(fp)
   48494:	10c00044 	addi	r3,r2,1
   48498:	e0fff715 	stw	r3,-36(fp)
   4849c:	10800003 	ldbu	r2,0(r2)
   484a0:	e0bff805 	stb	r2,-32(fp)
   484a4:	e0bff807 	ldb	r2,-32(fp)
   484a8:	10006926 	beq	r2,zero,48650 <alt_printf+0x210>
            {
                if (c == '%')
   484ac:	e0bff807 	ldb	r2,-32(fp)
   484b0:	10800958 	cmpnei	r2,r2,37
   484b4:	1000041e 	bne	r2,zero,484c8 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
   484b8:	e0bff807 	ldb	r2,-32(fp)
   484bc:	1009883a 	mov	r4,r2
   484c0:	004866c0 	call	4866c <alt_putchar>
   484c4:	00005a06 	br	48630 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
   484c8:	e0bff807 	ldb	r2,-32(fp)
   484cc:	108018d8 	cmpnei	r2,r2,99
   484d0:	1000081e 	bne	r2,zero,484f4 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
   484d4:	e0bffe17 	ldw	r2,-8(fp)
   484d8:	10c00104 	addi	r3,r2,4
   484dc:	e0fffe15 	stw	r3,-8(fp)
   484e0:	10800017 	ldw	r2,0(r2)
   484e4:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
   484e8:	e13ffd17 	ldw	r4,-12(fp)
   484ec:	004866c0 	call	4866c <alt_putchar>
   484f0:	00004f06 	br	48630 <alt_printf+0x1f0>
                }
                else if (c == 'x')
   484f4:	e0bff807 	ldb	r2,-32(fp)
   484f8:	10801e18 	cmpnei	r2,r2,120
   484fc:	1000341e 	bne	r2,zero,485d0 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
   48500:	e0bffe17 	ldw	r2,-8(fp)
   48504:	10c00104 	addi	r3,r2,4
   48508:	e0fffe15 	stw	r3,-8(fp)
   4850c:	10800017 	ldw	r2,0(r2)
   48510:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
   48514:	e0bffb17 	ldw	r2,-20(fp)
   48518:	1000031e 	bne	r2,zero,48528 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
   4851c:	01000c04 	movi	r4,48
   48520:	004866c0 	call	4866c <alt_putchar>
                        continue;
   48524:	00004206 	br	48630 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
   48528:	00800704 	movi	r2,28
   4852c:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
   48530:	00000306 	br	48540 <alt_printf+0x100>
                        digit_shift -= 4;
   48534:	e0bff917 	ldw	r2,-28(fp)
   48538:	10bfff04 	addi	r2,r2,-4
   4853c:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
   48540:	00c003c4 	movi	r3,15
   48544:	e0bff917 	ldw	r2,-28(fp)
   48548:	1884983a 	sll	r2,r3,r2
   4854c:	1007883a 	mov	r3,r2
   48550:	e0bffb17 	ldw	r2,-20(fp)
   48554:	1884703a 	and	r2,r3,r2
   48558:	103ff626 	beq	r2,zero,48534 <__alt_data_end+0xfffe1434>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
   4855c:	00001906 	br	485c4 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
   48560:	00c003c4 	movi	r3,15
   48564:	e0bff917 	ldw	r2,-28(fp)
   48568:	1884983a 	sll	r2,r3,r2
   4856c:	1007883a 	mov	r3,r2
   48570:	e0bffb17 	ldw	r2,-20(fp)
   48574:	1886703a 	and	r3,r3,r2
   48578:	e0bff917 	ldw	r2,-28(fp)
   4857c:	1884d83a 	srl	r2,r3,r2
   48580:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
   48584:	e0bffc17 	ldw	r2,-16(fp)
   48588:	108002a8 	cmpgeui	r2,r2,10
   4858c:	1000041e 	bne	r2,zero,485a0 <alt_printf+0x160>
                            c = '0' + digit;
   48590:	e0bffc17 	ldw	r2,-16(fp)
   48594:	10800c04 	addi	r2,r2,48
   48598:	e0bff805 	stb	r2,-32(fp)
   4859c:	00000306 	br	485ac <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
   485a0:	e0bffc17 	ldw	r2,-16(fp)
   485a4:	108015c4 	addi	r2,r2,87
   485a8:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
   485ac:	e0bff807 	ldb	r2,-32(fp)
   485b0:	1009883a 	mov	r4,r2
   485b4:	004866c0 	call	4866c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
   485b8:	e0bff917 	ldw	r2,-28(fp)
   485bc:	10bfff04 	addi	r2,r2,-4
   485c0:	e0bff915 	stw	r2,-28(fp)
   485c4:	e0bff917 	ldw	r2,-28(fp)
   485c8:	103fe50e 	bge	r2,zero,48560 <__alt_data_end+0xfffe1460>
   485cc:	00001806 	br	48630 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
   485d0:	e0bff807 	ldb	r2,-32(fp)
   485d4:	10801cd8 	cmpnei	r2,r2,115
   485d8:	1000151e 	bne	r2,zero,48630 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
   485dc:	e0bffe17 	ldw	r2,-8(fp)
   485e0:	10c00104 	addi	r3,r2,4
   485e4:	e0fffe15 	stw	r3,-8(fp)
   485e8:	10800017 	ldw	r2,0(r2)
   485ec:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
   485f0:	00000906 	br	48618 <alt_printf+0x1d8>
                      alt_putchar(*s++);
   485f4:	e0bffa17 	ldw	r2,-24(fp)
   485f8:	10c00044 	addi	r3,r2,1
   485fc:	e0fffa15 	stw	r3,-24(fp)
   48600:	10800003 	ldbu	r2,0(r2)
   48604:	10803fcc 	andi	r2,r2,255
   48608:	1080201c 	xori	r2,r2,128
   4860c:	10bfe004 	addi	r2,r2,-128
   48610:	1009883a 	mov	r4,r2
   48614:	004866c0 	call	4866c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
   48618:	e0bffa17 	ldw	r2,-24(fp)
   4861c:	10800003 	ldbu	r2,0(r2)
   48620:	10803fcc 	andi	r2,r2,255
   48624:	1080201c 	xori	r2,r2,128
   48628:	10bfe004 	addi	r2,r2,-128
   4862c:	103ff11e 	bne	r2,zero,485f4 <__alt_data_end+0xfffe14f4>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
   48630:	e0bff717 	ldw	r2,-36(fp)
   48634:	10c00044 	addi	r3,r2,1
   48638:	e0fff715 	stw	r3,-36(fp)
   4863c:	10800003 	ldbu	r2,0(r2)
   48640:	e0bff805 	stb	r2,-32(fp)
   48644:	e0bff807 	ldb	r2,-32(fp)
   48648:	103f8a1e 	bne	r2,zero,48474 <__alt_data_end+0xfffe1374>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
   4864c:	00000106 	br	48654 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
   48650:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
   48654:	0001883a 	nop
   48658:	e037883a 	mov	sp,fp
   4865c:	dfc00117 	ldw	ra,4(sp)
   48660:	df000017 	ldw	fp,0(sp)
   48664:	dec00504 	addi	sp,sp,20
   48668:	f800283a 	ret

0004866c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
   4866c:	defffd04 	addi	sp,sp,-12
   48670:	dfc00215 	stw	ra,8(sp)
   48674:	df000115 	stw	fp,4(sp)
   48678:	df000104 	addi	fp,sp,4
   4867c:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
   48680:	d0a00217 	ldw	r2,-32760(gp)
   48684:	10800217 	ldw	r2,8(r2)
   48688:	100b883a 	mov	r5,r2
   4868c:	e13fff17 	ldw	r4,-4(fp)
   48690:	0048c100 	call	48c10 <putc>
#endif
#endif
}
   48694:	e037883a 	mov	sp,fp
   48698:	dfc00117 	ldw	ra,4(sp)
   4869c:	df000017 	ldw	fp,0(sp)
   486a0:	dec00204 	addi	sp,sp,8
   486a4:	f800283a 	ret

000486a8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   486a8:	defffe04 	addi	sp,sp,-8
   486ac:	df000115 	stw	fp,4(sp)
   486b0:	df000104 	addi	fp,sp,4
   486b4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   486b8:	e0bfff17 	ldw	r2,-4(fp)
   486bc:	108000d0 	cmplti	r2,r2,3
   486c0:	10000d1e 	bne	r2,zero,486f8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   486c4:	00800174 	movhi	r2,5
   486c8:	10a4e504 	addi	r2,r2,-27756
   486cc:	e0ffff17 	ldw	r3,-4(fp)
   486d0:	18c00324 	muli	r3,r3,12
   486d4:	10c5883a 	add	r2,r2,r3
   486d8:	10800204 	addi	r2,r2,8
   486dc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   486e0:	00800174 	movhi	r2,5
   486e4:	10a4e504 	addi	r2,r2,-27756
   486e8:	e0ffff17 	ldw	r3,-4(fp)
   486ec:	18c00324 	muli	r3,r3,12
   486f0:	10c5883a 	add	r2,r2,r3
   486f4:	10000015 	stw	zero,0(r2)
  }
}
   486f8:	0001883a 	nop
   486fc:	e037883a 	mov	sp,fp
   48700:	df000017 	ldw	fp,0(sp)
   48704:	dec00104 	addi	sp,sp,4
   48708:	f800283a 	ret

0004870c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   4870c:	defffa04 	addi	sp,sp,-24
   48710:	df000515 	stw	fp,20(sp)
   48714:	df000504 	addi	fp,sp,20
   48718:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   4871c:	0005303a 	rdctl	r2,status
   48720:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   48724:	e0fffc17 	ldw	r3,-16(fp)
   48728:	00bfff84 	movi	r2,-2
   4872c:	1884703a 	and	r2,r3,r2
   48730:	1001703a 	wrctl	status,r2
  
  return context;
   48734:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   48738:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   4873c:	e0bfff17 	ldw	r2,-4(fp)
   48740:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   48744:	e0bffd17 	ldw	r2,-12(fp)
   48748:	10800017 	ldw	r2,0(r2)
   4874c:	e0fffd17 	ldw	r3,-12(fp)
   48750:	18c00117 	ldw	r3,4(r3)
   48754:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   48758:	e0bffd17 	ldw	r2,-12(fp)
   4875c:	10800117 	ldw	r2,4(r2)
   48760:	e0fffd17 	ldw	r3,-12(fp)
   48764:	18c00017 	ldw	r3,0(r3)
   48768:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   4876c:	e0bffd17 	ldw	r2,-12(fp)
   48770:	e0fffd17 	ldw	r3,-12(fp)
   48774:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   48778:	e0bffd17 	ldw	r2,-12(fp)
   4877c:	e0fffd17 	ldw	r3,-12(fp)
   48780:	10c00015 	stw	r3,0(r2)
   48784:	e0bffb17 	ldw	r2,-20(fp)
   48788:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   4878c:	e0bffe17 	ldw	r2,-8(fp)
   48790:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   48794:	0001883a 	nop
   48798:	e037883a 	mov	sp,fp
   4879c:	df000017 	ldw	fp,0(sp)
   487a0:	dec00104 	addi	sp,sp,4
   487a4:	f800283a 	ret

000487a8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   487a8:	defffb04 	addi	sp,sp,-20
   487ac:	dfc00415 	stw	ra,16(sp)
   487b0:	df000315 	stw	fp,12(sp)
   487b4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   487b8:	d0a01e17 	ldw	r2,-32648(gp)
   487bc:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   487c0:	d0a10b17 	ldw	r2,-31700(gp)
   487c4:	10800044 	addi	r2,r2,1
   487c8:	d0a10b15 	stw	r2,-31700(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   487cc:	00002e06 	br	48888 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   487d0:	e0bffd17 	ldw	r2,-12(fp)
   487d4:	10800017 	ldw	r2,0(r2)
   487d8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   487dc:	e0bffd17 	ldw	r2,-12(fp)
   487e0:	10800403 	ldbu	r2,16(r2)
   487e4:	10803fcc 	andi	r2,r2,255
   487e8:	10000426 	beq	r2,zero,487fc <alt_tick+0x54>
   487ec:	d0a10b17 	ldw	r2,-31700(gp)
   487f0:	1000021e 	bne	r2,zero,487fc <alt_tick+0x54>
    {
      alarm->rollover = 0;
   487f4:	e0bffd17 	ldw	r2,-12(fp)
   487f8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   487fc:	e0bffd17 	ldw	r2,-12(fp)
   48800:	10800217 	ldw	r2,8(r2)
   48804:	d0e10b17 	ldw	r3,-31700(gp)
   48808:	18801d36 	bltu	r3,r2,48880 <alt_tick+0xd8>
   4880c:	e0bffd17 	ldw	r2,-12(fp)
   48810:	10800403 	ldbu	r2,16(r2)
   48814:	10803fcc 	andi	r2,r2,255
   48818:	1000191e 	bne	r2,zero,48880 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   4881c:	e0bffd17 	ldw	r2,-12(fp)
   48820:	10800317 	ldw	r2,12(r2)
   48824:	e0fffd17 	ldw	r3,-12(fp)
   48828:	18c00517 	ldw	r3,20(r3)
   4882c:	1809883a 	mov	r4,r3
   48830:	103ee83a 	callr	r2
   48834:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   48838:	e0bfff17 	ldw	r2,-4(fp)
   4883c:	1000031e 	bne	r2,zero,4884c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   48840:	e13ffd17 	ldw	r4,-12(fp)
   48844:	004870c0 	call	4870c <alt_alarm_stop>
   48848:	00000d06 	br	48880 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   4884c:	e0bffd17 	ldw	r2,-12(fp)
   48850:	10c00217 	ldw	r3,8(r2)
   48854:	e0bfff17 	ldw	r2,-4(fp)
   48858:	1887883a 	add	r3,r3,r2
   4885c:	e0bffd17 	ldw	r2,-12(fp)
   48860:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   48864:	e0bffd17 	ldw	r2,-12(fp)
   48868:	10c00217 	ldw	r3,8(r2)
   4886c:	d0a10b17 	ldw	r2,-31700(gp)
   48870:	1880032e 	bgeu	r3,r2,48880 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   48874:	e0bffd17 	ldw	r2,-12(fp)
   48878:	00c00044 	movi	r3,1
   4887c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   48880:	e0bffe17 	ldw	r2,-8(fp)
   48884:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   48888:	e0fffd17 	ldw	r3,-12(fp)
   4888c:	d0a01e04 	addi	r2,gp,-32648
   48890:	18bfcf1e 	bne	r3,r2,487d0 <__alt_data_end+0xfffe16d0>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   48894:	0001883a 	nop
}
   48898:	0001883a 	nop
   4889c:	e037883a 	mov	sp,fp
   488a0:	dfc00117 	ldw	ra,4(sp)
   488a4:	df000017 	ldw	fp,0(sp)
   488a8:	dec00204 	addi	sp,sp,8
   488ac:	f800283a 	ret

000488b0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   488b0:	deffff04 	addi	sp,sp,-4
   488b4:	df000015 	stw	fp,0(sp)
   488b8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   488bc:	000170fa 	wrctl	ienable,zero
}
   488c0:	0001883a 	nop
   488c4:	e037883a 	mov	sp,fp
   488c8:	df000017 	ldw	fp,0(sp)
   488cc:	dec00104 	addi	sp,sp,4
   488d0:	f800283a 	ret

000488d4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   488d4:	defffb04 	addi	sp,sp,-20
   488d8:	dfc00415 	stw	ra,16(sp)
   488dc:	df000315 	stw	fp,12(sp)
   488e0:	df000304 	addi	fp,sp,12
   488e4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   488e8:	d0a01717 	ldw	r2,-32676(gp)
   488ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   488f0:	00003106 	br	489b8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   488f4:	e0bffd17 	ldw	r2,-12(fp)
   488f8:	10800217 	ldw	r2,8(r2)
   488fc:	1009883a 	mov	r4,r2
   48900:	004499c0 	call	4499c <strlen>
   48904:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   48908:	e0bffd17 	ldw	r2,-12(fp)
   4890c:	10c00217 	ldw	r3,8(r2)
   48910:	e0bffe17 	ldw	r2,-8(fp)
   48914:	10bfffc4 	addi	r2,r2,-1
   48918:	1885883a 	add	r2,r3,r2
   4891c:	10800003 	ldbu	r2,0(r2)
   48920:	10803fcc 	andi	r2,r2,255
   48924:	1080201c 	xori	r2,r2,128
   48928:	10bfe004 	addi	r2,r2,-128
   4892c:	10800bd8 	cmpnei	r2,r2,47
   48930:	1000031e 	bne	r2,zero,48940 <alt_find_file+0x6c>
    {
      len -= 1;
   48934:	e0bffe17 	ldw	r2,-8(fp)
   48938:	10bfffc4 	addi	r2,r2,-1
   4893c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   48940:	e0bffe17 	ldw	r2,-8(fp)
   48944:	e0ffff17 	ldw	r3,-4(fp)
   48948:	1885883a 	add	r2,r3,r2
   4894c:	10800003 	ldbu	r2,0(r2)
   48950:	10803fcc 	andi	r2,r2,255
   48954:	1080201c 	xori	r2,r2,128
   48958:	10bfe004 	addi	r2,r2,-128
   4895c:	10800be0 	cmpeqi	r2,r2,47
   48960:	1000081e 	bne	r2,zero,48984 <alt_find_file+0xb0>
   48964:	e0bffe17 	ldw	r2,-8(fp)
   48968:	e0ffff17 	ldw	r3,-4(fp)
   4896c:	1885883a 	add	r2,r3,r2
   48970:	10800003 	ldbu	r2,0(r2)
   48974:	10803fcc 	andi	r2,r2,255
   48978:	1080201c 	xori	r2,r2,128
   4897c:	10bfe004 	addi	r2,r2,-128
   48980:	10000a1e 	bne	r2,zero,489ac <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   48984:	e0bffd17 	ldw	r2,-12(fp)
   48988:	10800217 	ldw	r2,8(r2)
   4898c:	e0fffe17 	ldw	r3,-8(fp)
   48990:	180d883a 	mov	r6,r3
   48994:	e17fff17 	ldw	r5,-4(fp)
   48998:	1009883a 	mov	r4,r2
   4899c:	0048be00 	call	48be0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   489a0:	1000021e 	bne	r2,zero,489ac <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   489a4:	e0bffd17 	ldw	r2,-12(fp)
   489a8:	00000706 	br	489c8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   489ac:	e0bffd17 	ldw	r2,-12(fp)
   489b0:	10800017 	ldw	r2,0(r2)
   489b4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   489b8:	e0fffd17 	ldw	r3,-12(fp)
   489bc:	d0a01704 	addi	r2,gp,-32676
   489c0:	18bfcc1e 	bne	r3,r2,488f4 <__alt_data_end+0xfffe17f4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   489c4:	0005883a 	mov	r2,zero
}
   489c8:	e037883a 	mov	sp,fp
   489cc:	dfc00117 	ldw	ra,4(sp)
   489d0:	df000017 	ldw	fp,0(sp)
   489d4:	dec00204 	addi	sp,sp,8
   489d8:	f800283a 	ret

000489dc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   489dc:	defffc04 	addi	sp,sp,-16
   489e0:	df000315 	stw	fp,12(sp)
   489e4:	df000304 	addi	fp,sp,12
   489e8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   489ec:	00bffa04 	movi	r2,-24
   489f0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   489f4:	e03ffd15 	stw	zero,-12(fp)
   489f8:	00001906 	br	48a60 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   489fc:	00800174 	movhi	r2,5
   48a00:	10a4e504 	addi	r2,r2,-27756
   48a04:	e0fffd17 	ldw	r3,-12(fp)
   48a08:	18c00324 	muli	r3,r3,12
   48a0c:	10c5883a 	add	r2,r2,r3
   48a10:	10800017 	ldw	r2,0(r2)
   48a14:	10000f1e 	bne	r2,zero,48a54 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   48a18:	00800174 	movhi	r2,5
   48a1c:	10a4e504 	addi	r2,r2,-27756
   48a20:	e0fffd17 	ldw	r3,-12(fp)
   48a24:	18c00324 	muli	r3,r3,12
   48a28:	10c5883a 	add	r2,r2,r3
   48a2c:	e0ffff17 	ldw	r3,-4(fp)
   48a30:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   48a34:	d0e01b17 	ldw	r3,-32660(gp)
   48a38:	e0bffd17 	ldw	r2,-12(fp)
   48a3c:	1880020e 	bge	r3,r2,48a48 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   48a40:	e0bffd17 	ldw	r2,-12(fp)
   48a44:	d0a01b15 	stw	r2,-32660(gp)
      }
      rc = i;
   48a48:	e0bffd17 	ldw	r2,-12(fp)
   48a4c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   48a50:	00000606 	br	48a6c <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   48a54:	e0bffd17 	ldw	r2,-12(fp)
   48a58:	10800044 	addi	r2,r2,1
   48a5c:	e0bffd15 	stw	r2,-12(fp)
   48a60:	e0bffd17 	ldw	r2,-12(fp)
   48a64:	10800810 	cmplti	r2,r2,32
   48a68:	103fe41e 	bne	r2,zero,489fc <__alt_data_end+0xfffe18fc>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   48a6c:	e0bffe17 	ldw	r2,-8(fp)
}
   48a70:	e037883a 	mov	sp,fp
   48a74:	df000017 	ldw	fp,0(sp)
   48a78:	dec00104 	addi	sp,sp,4
   48a7c:	f800283a 	ret

00048a80 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   48a80:	defffb04 	addi	sp,sp,-20
   48a84:	df000415 	stw	fp,16(sp)
   48a88:	df000404 	addi	fp,sp,16
   48a8c:	e13ffe15 	stw	r4,-8(fp)
   48a90:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   48a94:	e0bfff17 	ldw	r2,-4(fp)
   48a98:	10840070 	cmpltui	r2,r2,4097
   48a9c:	1000021e 	bne	r2,zero,48aa8 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   48aa0:	00840004 	movi	r2,4096
   48aa4:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   48aa8:	e0fffe17 	ldw	r3,-8(fp)
   48aac:	e0bfff17 	ldw	r2,-4(fp)
   48ab0:	1885883a 	add	r2,r3,r2
   48ab4:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   48ab8:	e0bffe17 	ldw	r2,-8(fp)
   48abc:	e0bffc15 	stw	r2,-16(fp)
   48ac0:	00000506 	br	48ad8 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   48ac4:	e0bffc17 	ldw	r2,-16(fp)
   48ac8:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   48acc:	e0bffc17 	ldw	r2,-16(fp)
   48ad0:	10800804 	addi	r2,r2,32
   48ad4:	e0bffc15 	stw	r2,-16(fp)
   48ad8:	e0fffc17 	ldw	r3,-16(fp)
   48adc:	e0bffd17 	ldw	r2,-12(fp)
   48ae0:	18bff836 	bltu	r3,r2,48ac4 <__alt_data_end+0xfffe19c4>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   48ae4:	e0bffe17 	ldw	r2,-8(fp)
   48ae8:	108007cc 	andi	r2,r2,31
   48aec:	10000226 	beq	r2,zero,48af8 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   48af0:	e0bffc17 	ldw	r2,-16(fp)
   48af4:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   48af8:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   48afc:	0001883a 	nop
   48b00:	e037883a 	mov	sp,fp
   48b04:	df000017 	ldw	fp,0(sp)
   48b08:	dec00104 	addi	sp,sp,4
   48b0c:	f800283a 	ret

00048b10 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   48b10:	defffe04 	addi	sp,sp,-8
   48b14:	df000115 	stw	fp,4(sp)
   48b18:	df000104 	addi	fp,sp,4
   48b1c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   48b20:	e0bfff17 	ldw	r2,-4(fp)
   48b24:	10bffe84 	addi	r2,r2,-6
   48b28:	10c00428 	cmpgeui	r3,r2,16
   48b2c:	18001a1e 	bne	r3,zero,48b98 <alt_exception_cause_generated_bad_addr+0x88>
   48b30:	100690ba 	slli	r3,r2,2
   48b34:	00800174 	movhi	r2,5
   48b38:	10a2d204 	addi	r2,r2,-29880
   48b3c:	1885883a 	add	r2,r3,r2
   48b40:	10800017 	ldw	r2,0(r2)
   48b44:	1000683a 	jmp	r2
   48b48:	00048b88 	cmpgei	zero,zero,4654
   48b4c:	00048b88 	cmpgei	zero,zero,4654
   48b50:	00048b98 	cmpnei	zero,zero,4654
   48b54:	00048b98 	cmpnei	zero,zero,4654
   48b58:	00048b98 	cmpnei	zero,zero,4654
   48b5c:	00048b88 	cmpgei	zero,zero,4654
   48b60:	00048b90 	cmplti	zero,zero,4654
   48b64:	00048b98 	cmpnei	zero,zero,4654
   48b68:	00048b88 	cmpgei	zero,zero,4654
   48b6c:	00048b88 	cmpgei	zero,zero,4654
   48b70:	00048b98 	cmpnei	zero,zero,4654
   48b74:	00048b88 	cmpgei	zero,zero,4654
   48b78:	00048b90 	cmplti	zero,zero,4654
   48b7c:	00048b98 	cmpnei	zero,zero,4654
   48b80:	00048b98 	cmpnei	zero,zero,4654
   48b84:	00048b88 	cmpgei	zero,zero,4654
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   48b88:	00800044 	movi	r2,1
   48b8c:	00000306 	br	48b9c <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   48b90:	0005883a 	mov	r2,zero
   48b94:	00000106 	br	48b9c <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   48b98:	0005883a 	mov	r2,zero
  }
}
   48b9c:	e037883a 	mov	sp,fp
   48ba0:	df000017 	ldw	fp,0(sp)
   48ba4:	dec00104 	addi	sp,sp,4
   48ba8:	f800283a 	ret

00048bac <atexit>:
   48bac:	200b883a 	mov	r5,r4
   48bb0:	000f883a 	mov	r7,zero
   48bb4:	000d883a 	mov	r6,zero
   48bb8:	0009883a 	mov	r4,zero
   48bbc:	0048cbc1 	jmpi	48cbc <__register_exitproc>

00048bc0 <exit>:
   48bc0:	defffe04 	addi	sp,sp,-8
   48bc4:	000b883a 	mov	r5,zero
   48bc8:	dc000015 	stw	r16,0(sp)
   48bcc:	dfc00115 	stw	ra,4(sp)
   48bd0:	2021883a 	mov	r16,r4
   48bd4:	0048e140 	call	48e14 <__call_exitprocs>
   48bd8:	8009883a 	mov	r4,r16
   48bdc:	0048fa40 	call	48fa4 <_exit>

00048be0 <memcmp>:
   48be0:	218d883a 	add	r6,r4,r6
   48be4:	21800826 	beq	r4,r6,48c08 <memcmp+0x28>
   48be8:	20800003 	ldbu	r2,0(r4)
   48bec:	28c00003 	ldbu	r3,0(r5)
   48bf0:	10c00226 	beq	r2,r3,48bfc <memcmp+0x1c>
   48bf4:	10c5c83a 	sub	r2,r2,r3
   48bf8:	f800283a 	ret
   48bfc:	21000044 	addi	r4,r4,1
   48c00:	29400044 	addi	r5,r5,1
   48c04:	003ff706 	br	48be4 <__alt_data_end+0xfffe1ae4>
   48c08:	0005883a 	mov	r2,zero
   48c0c:	f800283a 	ret

00048c10 <putc>:
   48c10:	defffd04 	addi	sp,sp,-12
   48c14:	00800134 	movhi	r2,4
   48c18:	dc000115 	stw	r16,4(sp)
   48c1c:	dfc00215 	stw	ra,8(sp)
   48c20:	1093d904 	addi	r2,r2,20324
   48c24:	28800115 	stw	r2,4(r5)
   48c28:	00800174 	movhi	r2,5
   48c2c:	10a54704 	addi	r2,r2,-27364
   48c30:	d9000005 	stb	r4,0(sp)
   48c34:	2021883a 	mov	r16,r4
   48c38:	11000017 	ldw	r4,0(r2)
   48c3c:	01c00044 	movi	r7,1
   48c40:	d80d883a 	mov	r6,sp
   48c44:	0044f640 	call	44f64 <__sfvwrite_small_dev>
   48c48:	00ffffc4 	movi	r3,-1
   48c4c:	10c00126 	beq	r2,r3,48c54 <putc+0x44>
   48c50:	8005883a 	mov	r2,r16
   48c54:	dfc00217 	ldw	ra,8(sp)
   48c58:	dc000117 	ldw	r16,4(sp)
   48c5c:	dec00304 	addi	sp,sp,12
   48c60:	f800283a 	ret

00048c64 <_putc_r>:
   48c64:	defffd04 	addi	sp,sp,-12
   48c68:	00800134 	movhi	r2,4
   48c6c:	dc000115 	stw	r16,4(sp)
   48c70:	dfc00215 	stw	ra,8(sp)
   48c74:	1093d904 	addi	r2,r2,20324
   48c78:	30800115 	stw	r2,4(r6)
   48c7c:	00800174 	movhi	r2,5
   48c80:	10a54704 	addi	r2,r2,-27364
   48c84:	11000017 	ldw	r4,0(r2)
   48c88:	2821883a 	mov	r16,r5
   48c8c:	01c00044 	movi	r7,1
   48c90:	300b883a 	mov	r5,r6
   48c94:	d80d883a 	mov	r6,sp
   48c98:	dc000005 	stb	r16,0(sp)
   48c9c:	0044f640 	call	44f64 <__sfvwrite_small_dev>
   48ca0:	00ffffc4 	movi	r3,-1
   48ca4:	10c00126 	beq	r2,r3,48cac <_putc_r+0x48>
   48ca8:	8005883a 	mov	r2,r16
   48cac:	dfc00217 	ldw	ra,8(sp)
   48cb0:	dc000117 	ldw	r16,4(sp)
   48cb4:	dec00304 	addi	sp,sp,12
   48cb8:	f800283a 	ret

00048cbc <__register_exitproc>:
   48cbc:	00800174 	movhi	r2,5
   48cc0:	10a54604 	addi	r2,r2,-27368
   48cc4:	10c00017 	ldw	r3,0(r2)
   48cc8:	defff904 	addi	sp,sp,-28
   48ccc:	dc000015 	stw	r16,0(sp)
   48cd0:	1c000c17 	ldw	r16,48(r3)
   48cd4:	dd400515 	stw	r21,20(sp)
   48cd8:	dd000415 	stw	r20,16(sp)
   48cdc:	dcc00315 	stw	r19,12(sp)
   48ce0:	dc800215 	stw	r18,8(sp)
   48ce4:	dc400115 	stw	r17,4(sp)
   48ce8:	dfc00615 	stw	ra,24(sp)
   48cec:	202b883a 	mov	r21,r4
   48cf0:	2823883a 	mov	r17,r5
   48cf4:	3027883a 	mov	r19,r6
   48cf8:	3825883a 	mov	r18,r7
   48cfc:	1029883a 	mov	r20,r2
   48d00:	8000021e 	bne	r16,zero,48d0c <__register_exitproc+0x50>
   48d04:	1c000d04 	addi	r16,r3,52
   48d08:	1c000c15 	stw	r16,48(r3)
   48d0c:	80800117 	ldw	r2,4(r16)
   48d10:	00c007c4 	movi	r3,31
   48d14:	1880110e 	bge	r3,r2,48d5c <__register_exitproc+0xa0>
   48d18:	00800034 	movhi	r2,0
   48d1c:	10800004 	addi	r2,r2,0
   48d20:	1000021e 	bne	r2,zero,48d2c <__register_exitproc+0x70>
   48d24:	00bfffc4 	movi	r2,-1
   48d28:	00003106 	br	48df0 <__register_exitproc+0x134>
   48d2c:	01002304 	movi	r4,140
   48d30:	00000000 	call	0 <__reset-0x40000>
   48d34:	1021883a 	mov	r16,r2
   48d38:	103ffa26 	beq	r2,zero,48d24 <__alt_data_end+0xfffe1c24>
   48d3c:	10000115 	stw	zero,4(r2)
   48d40:	a0800017 	ldw	r2,0(r20)
   48d44:	10c00c17 	ldw	r3,48(r2)
   48d48:	80c00015 	stw	r3,0(r16)
   48d4c:	14000c15 	stw	r16,48(r2)
   48d50:	80002215 	stw	zero,136(r16)
   48d54:	a8001d26 	beq	r21,zero,48dcc <__register_exitproc+0x110>
   48d58:	00000606 	br	48d74 <__register_exitproc+0xb8>
   48d5c:	a8001b26 	beq	r21,zero,48dcc <__register_exitproc+0x110>
   48d60:	80802217 	ldw	r2,136(r16)
   48d64:	1000091e 	bne	r2,zero,48d8c <__register_exitproc+0xd0>
   48d68:	00800034 	movhi	r2,0
   48d6c:	10800004 	addi	r2,r2,0
   48d70:	103fec26 	beq	r2,zero,48d24 <__alt_data_end+0xfffe1c24>
   48d74:	01004204 	movi	r4,264
   48d78:	00000000 	call	0 <__reset-0x40000>
   48d7c:	103fe926 	beq	r2,zero,48d24 <__alt_data_end+0xfffe1c24>
   48d80:	10004015 	stw	zero,256(r2)
   48d84:	10004115 	stw	zero,260(r2)
   48d88:	80802215 	stw	r2,136(r16)
   48d8c:	81400117 	ldw	r5,4(r16)
   48d90:	01000044 	movi	r4,1
   48d94:	2947883a 	add	r3,r5,r5
   48d98:	18c7883a 	add	r3,r3,r3
   48d9c:	10c7883a 	add	r3,r2,r3
   48da0:	1cc00015 	stw	r19,0(r3)
   48da4:	2148983a 	sll	r4,r4,r5
   48da8:	11404017 	ldw	r5,256(r2)
   48dac:	290ab03a 	or	r5,r5,r4
   48db0:	11404015 	stw	r5,256(r2)
   48db4:	1c802015 	stw	r18,128(r3)
   48db8:	00c00084 	movi	r3,2
   48dbc:	a8c0031e 	bne	r21,r3,48dcc <__register_exitproc+0x110>
   48dc0:	10c04117 	ldw	r3,260(r2)
   48dc4:	1908b03a 	or	r4,r3,r4
   48dc8:	11004115 	stw	r4,260(r2)
   48dcc:	80800117 	ldw	r2,4(r16)
   48dd0:	10c00044 	addi	r3,r2,1
   48dd4:	10800084 	addi	r2,r2,2
   48dd8:	1085883a 	add	r2,r2,r2
   48ddc:	1085883a 	add	r2,r2,r2
   48de0:	80c00115 	stw	r3,4(r16)
   48de4:	80a1883a 	add	r16,r16,r2
   48de8:	84400015 	stw	r17,0(r16)
   48dec:	0005883a 	mov	r2,zero
   48df0:	dfc00617 	ldw	ra,24(sp)
   48df4:	dd400517 	ldw	r21,20(sp)
   48df8:	dd000417 	ldw	r20,16(sp)
   48dfc:	dcc00317 	ldw	r19,12(sp)
   48e00:	dc800217 	ldw	r18,8(sp)
   48e04:	dc400117 	ldw	r17,4(sp)
   48e08:	dc000017 	ldw	r16,0(sp)
   48e0c:	dec00704 	addi	sp,sp,28
   48e10:	f800283a 	ret

00048e14 <__call_exitprocs>:
   48e14:	defff504 	addi	sp,sp,-44
   48e18:	dd000515 	stw	r20,20(sp)
   48e1c:	05000174 	movhi	r20,5
   48e20:	dc800315 	stw	r18,12(sp)
   48e24:	dfc00a15 	stw	ra,40(sp)
   48e28:	df000915 	stw	fp,36(sp)
   48e2c:	ddc00815 	stw	r23,32(sp)
   48e30:	dd800715 	stw	r22,28(sp)
   48e34:	dd400615 	stw	r21,24(sp)
   48e38:	dcc00415 	stw	r19,16(sp)
   48e3c:	dc400215 	stw	r17,8(sp)
   48e40:	dc000115 	stw	r16,4(sp)
   48e44:	d9000015 	stw	r4,0(sp)
   48e48:	2825883a 	mov	r18,r5
   48e4c:	a5254604 	addi	r20,r20,-27368
   48e50:	a4400017 	ldw	r17,0(r20)
   48e54:	8cc00c17 	ldw	r19,48(r17)
   48e58:	8c400c04 	addi	r17,r17,48
   48e5c:	98004526 	beq	r19,zero,48f74 <__call_exitprocs+0x160>
   48e60:	9c000117 	ldw	r16,4(r19)
   48e64:	00900034 	movhi	r2,16384
   48e68:	10bfffc4 	addi	r2,r2,-1
   48e6c:	9d402217 	ldw	r21,136(r19)
   48e70:	85bfffc4 	addi	r22,r16,-1
   48e74:	80a1883a 	add	r16,r16,r2
   48e78:	8421883a 	add	r16,r16,r16
   48e7c:	8421883a 	add	r16,r16,r16
   48e80:	ac2f883a 	add	r23,r21,r16
   48e84:	84000204 	addi	r16,r16,8
   48e88:	9c21883a 	add	r16,r19,r16
   48e8c:	b0002716 	blt	r22,zero,48f2c <__call_exitprocs+0x118>
   48e90:	90000726 	beq	r18,zero,48eb0 <__call_exitprocs+0x9c>
   48e94:	a800041e 	bne	r21,zero,48ea8 <__call_exitprocs+0x94>
   48e98:	b5bfffc4 	addi	r22,r22,-1
   48e9c:	bdffff04 	addi	r23,r23,-4
   48ea0:	843fff04 	addi	r16,r16,-4
   48ea4:	003ff906 	br	48e8c <__alt_data_end+0xfffe1d8c>
   48ea8:	b9002017 	ldw	r4,128(r23)
   48eac:	913ffa1e 	bne	r18,r4,48e98 <__alt_data_end+0xfffe1d98>
   48eb0:	99000117 	ldw	r4,4(r19)
   48eb4:	82000017 	ldw	r8,0(r16)
   48eb8:	213fffc4 	addi	r4,r4,-1
   48ebc:	b100021e 	bne	r22,r4,48ec8 <__call_exitprocs+0xb4>
   48ec0:	9d800115 	stw	r22,4(r19)
   48ec4:	00000106 	br	48ecc <__call_exitprocs+0xb8>
   48ec8:	80000015 	stw	zero,0(r16)
   48ecc:	403ff226 	beq	r8,zero,48e98 <__alt_data_end+0xfffe1d98>
   48ed0:	9f000117 	ldw	fp,4(r19)
   48ed4:	a8000526 	beq	r21,zero,48eec <__call_exitprocs+0xd8>
   48ed8:	00800044 	movi	r2,1
   48edc:	1592983a 	sll	r9,r2,r22
   48ee0:	a9404017 	ldw	r5,256(r21)
   48ee4:	494a703a 	and	r5,r9,r5
   48ee8:	2800021e 	bne	r5,zero,48ef4 <__call_exitprocs+0xe0>
   48eec:	403ee83a 	callr	r8
   48ef0:	00000906 	br	48f18 <__call_exitprocs+0x104>
   48ef4:	a9004117 	ldw	r4,260(r21)
   48ef8:	4908703a 	and	r4,r9,r4
   48efc:	2000041e 	bne	r4,zero,48f10 <__call_exitprocs+0xfc>
   48f00:	b9400017 	ldw	r5,0(r23)
   48f04:	d9000017 	ldw	r4,0(sp)
   48f08:	403ee83a 	callr	r8
   48f0c:	00000206 	br	48f18 <__call_exitprocs+0x104>
   48f10:	b9000017 	ldw	r4,0(r23)
   48f14:	403ee83a 	callr	r8
   48f18:	99000117 	ldw	r4,4(r19)
   48f1c:	e13fcc1e 	bne	fp,r4,48e50 <__alt_data_end+0xfffe1d50>
   48f20:	89000017 	ldw	r4,0(r17)
   48f24:	993fdc26 	beq	r19,r4,48e98 <__alt_data_end+0xfffe1d98>
   48f28:	003fc906 	br	48e50 <__alt_data_end+0xfffe1d50>
   48f2c:	00800034 	movhi	r2,0
   48f30:	10800004 	addi	r2,r2,0
   48f34:	10000f26 	beq	r2,zero,48f74 <__call_exitprocs+0x160>
   48f38:	99400117 	ldw	r5,4(r19)
   48f3c:	99000017 	ldw	r4,0(r19)
   48f40:	2800091e 	bne	r5,zero,48f68 <__call_exitprocs+0x154>
   48f44:	20000826 	beq	r4,zero,48f68 <__call_exitprocs+0x154>
   48f48:	89000015 	stw	r4,0(r17)
   48f4c:	a8000226 	beq	r21,zero,48f58 <__call_exitprocs+0x144>
   48f50:	a809883a 	mov	r4,r21
   48f54:	00000000 	call	0 <__reset-0x40000>
   48f58:	9809883a 	mov	r4,r19
   48f5c:	00000000 	call	0 <__reset-0x40000>
   48f60:	8cc00017 	ldw	r19,0(r17)
   48f64:	003fbd06 	br	48e5c <__alt_data_end+0xfffe1d5c>
   48f68:	9823883a 	mov	r17,r19
   48f6c:	2027883a 	mov	r19,r4
   48f70:	003fba06 	br	48e5c <__alt_data_end+0xfffe1d5c>
   48f74:	dfc00a17 	ldw	ra,40(sp)
   48f78:	df000917 	ldw	fp,36(sp)
   48f7c:	ddc00817 	ldw	r23,32(sp)
   48f80:	dd800717 	ldw	r22,28(sp)
   48f84:	dd400617 	ldw	r21,24(sp)
   48f88:	dd000517 	ldw	r20,20(sp)
   48f8c:	dcc00417 	ldw	r19,16(sp)
   48f90:	dc800317 	ldw	r18,12(sp)
   48f94:	dc400217 	ldw	r17,8(sp)
   48f98:	dc000117 	ldw	r16,4(sp)
   48f9c:	dec00b04 	addi	sp,sp,44
   48fa0:	f800283a 	ret

00048fa4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   48fa4:	defffd04 	addi	sp,sp,-12
   48fa8:	df000215 	stw	fp,8(sp)
   48fac:	df000204 	addi	fp,sp,8
   48fb0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   48fb4:	0001883a 	nop
   48fb8:	e0bfff17 	ldw	r2,-4(fp)
   48fbc:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   48fc0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   48fc4:	10000226 	beq	r2,zero,48fd0 <_exit+0x2c>
    ALT_SIM_FAIL();
   48fc8:	002af070 	cmpltui	zero,zero,43969
   48fcc:	00000106 	br	48fd4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   48fd0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   48fd4:	003fff06 	br	48fd4 <__alt_data_end+0xfffe1ed4>
