set ::env(PROJECT_NAME) param_counter
set ::env(DESIGN_TOP) param_up_counter
set ::env(DESIGN_DIR) RTL_Benchmark/param_counter
set ::env(TOP_VERILOG) RTL_Benchmark/param_up_counter.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) Lut_based
