Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Sat Aug 17 15:43:18 2024 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell SYS_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Sat Aug 17 15:43:26 2024
viaInitial ends at Sat Aug 17 15:43:26 2024
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.144 (Current mem = 189.105M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.1M) ***
Set top cell to SYS_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
*** End library_loading (cpu=0.12min, mem=90.8M, fe_cpu=0.16min, fe_mem=279.9M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell SYS_TOP ...
*** Netlist is unique.
** info: there are 2535 modules.
** info: there are 1970 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.195M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=295.5M) ***
*info - Done with setDoAssign with 30 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/SYS_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/SYS_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/SYS_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> floorPlan -d 240.47 160.47 6.0 6.0 6.0 6.0
Adjusting Core to Left to: 6.1500. Core to Bottom to: 6.1500.
<CMD> addRing -spacing_bottom 0.5 -width_left 1 -width_bottom 1 -width_top 1 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 1 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 8 wires.

<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 60 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 8 wires.

<CMD> windowSelect -8.990 141.383 21.132 105.438
<CMD> windowSelect -19.634 135.359 38.001 94.392
<CMD> zoomBox -20.637 135.158 18.521 95.999
<CMD> selectWire 6.1500 3.3250 7.1500 156.2450 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 7.6500 1.8250 8.6500 157.7450 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> zoomBox 247.853 123.109 191.625 82.344
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 306.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Aug 17 15:48:07 2024

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Aug 17 15:48:07 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> editSplit
<CMD> addRing -spacing_bottom 0.5 -width_left 1 -width_bottom 1 -width_top 1 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 1 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6



<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 60 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.
**WARN: (SOCPP-170):	The power planner failed to create a wire at (66.65, 3.33) (66.65, 156.25).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (126.65, 3.33) (126.65, 156.25).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (186.65, 3.33) (186.65, 156.25).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (68.15, 1.82) (68.15, 157.75).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (128.15, 1.82) (128.15, 157.75).
**WARN: (SOCPP-170):	The power planner failed to create a wire at (188.15, 1.82) (188.15, 157.75).

The power planner created 2 wires.

<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 7 -crossoverViaTopLayer 7 -targetViaBottomLayer 1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Sat Aug 17 15:58:49 2024 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/ahesham/Projects/System_pnr/pnr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.50Ghz)

Begin option processing ...
(from .sroute_8381.conf) srouteConnectPowerBump set to false
(from .sroute_8381.conf) routeSelectNet set to "VSS VDD"
(from .sroute_8381.conf) routeSpecial set to true
(from .sroute_8381.conf) srouteCrossoverViaTopLayer set to 7
(from .sroute_8381.conf) srouteFollowCorePinEnd set to 3
(from .sroute_8381.conf) srouteFollowPadPin set to true
(from .sroute_8381.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_8381.conf) sroutePadPinAllPorts set to true
(from .sroute_8381.conf) sroutePreserveExistingRoutes set to true
(from .sroute_8381.conf) srouteTopLayerLimit set to 6
(from .sroute_8381.conf) srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 483.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 632 macros, 98 used
Read in 97 components
  97 core components: 97 unplaced, 0 placed, 0 fixed
Read in 22 logical pins
Read in 22 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-554):	Top target layer is beyond top routing layer. Set top target layer to 6.
**WARN: (SOCSR-1253):	Net VDD does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VDD does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net VSS does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VSS does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 104
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 52
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 493.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 64 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Aug 17 15:58:50 2024
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Aug 17 15:58:50 2024

sroute post-processing starts at Sat Aug 17 15:58:50 2024
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Aug 17 15:58:50 2024


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 8.88 megs
sroute: Total Peak Memory used = 315.77 megs
<CMD> selectWire 7.6500 1.8250 8.6500 157.7450 6 VDD
<CMD> zoomBox 22.137 149.215 -13.408 123.913
<CMD> deselectAll
<CMD> selectWire 6.1500 3.3250 7.1500 156.2450 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 7.6500 1.8250 8.6500 157.7450 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> windowSelect -29.674 111.261 -21.441 113.871
<CMD_INTERNAL> uiSetTool move
<CMD> selectObject Module dut2
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 315.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 0.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Aug 17 16:00:57 2024

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Aug 17 16:00:57 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox Module dut2 6.289 111.899 66.47 152.059
<CMD> zoomBox 59.488 165.883 -8.790 95.798
<CMD> deselectAll
<CMD> selectObject Module dut5
<CMD> deselectAll
<CMD> selectObject Module dut2
<CMD> setObjFPlanBox Module dut2 -62.931 115.553 -2.661 155.733
<CMD> panCenter -21.441 149.014
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> setObjFPlanBox Module dut2 6.551 111.9385 66.821 152.1185
<CMD> zoomBox 54.468 163.473 21.936 127.126
<CMD> zoomBox 32.806 157.808 5.597 148.339
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panCenter 47.840 146.404
<CMD_INTERNAL> uiSetTool select
<CMD> deselectAll
<CMD> selectObject Module dut2
<CMD> deselectAll
<CMD> selectObject Module dut2
<CMD> zoomBox 79.469 124.214 -16.521 91.883
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isSelectable 0
<CMD> deselectAll
<CMD> selectObject Module dut2
<CMD> deselectAll
<CMD> selectObject Module dut2
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox Module dut2 6.560 106.492 66.830 152.520
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isSelectable 1
<CMD_INTERNAL> uiSetTool select
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 80 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=315.8M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:04.2 mem=374.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.0 mem=389.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1890 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2013 #term=8410 #term/net=4.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=22
stdCell: 1890 single + 0 double + 0 multi
Total standard cell length = 9.8256 (mm), area = 0.0282 (mm^2)


Average module density = 0.846.
Density for module 'dut2' = 0.741.
       = stdcell_area 1742 (2050 um^2) / alloc_area 2352 (2768 um^2).
Density for the rest of the design = 0.855.
       = stdcell_area 22223 (26150 um^2) / alloc_area 26004 (30599 um^2).
Pin Density = 0.351.
            = total # of pins 8410 / total Instance area 23965.




Identified 1 spare or floating instance, with no clusters.

Iteration  1: Total net bbox = 3.539e-10 (1.62e-10 1.92e-10)
              Est.  stn bbox = 3.539e-10 (1.62e-10 1.92e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 394.7M
Iteration  2: Total net bbox = 3.539e-10 (1.62e-10 1.92e-10)
              Est.  stn bbox = 3.539e-10 (1.62e-10 1.92e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 394.7M
Iteration  3: Total net bbox = 6.841e+03 (3.17e+03 3.67e+03)
              Est.  stn bbox = 6.841e+03 (3.17e+03 3.67e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 394.9M
Iteration  4: Total net bbox = 2.707e+04 (1.46e+04 1.25e+04)
              Est.  stn bbox = 2.707e+04 (1.46e+04 1.25e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 394.9M
Iteration  5: Total net bbox = 3.179e+04 (1.73e+04 1.45e+04)
              Est.  stn bbox = 3.179e+04 (1.73e+04 1.45e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 394.9M
Iteration  6: Total net bbox = 3.502e+04 (1.93e+04 1.57e+04)
              Est.  stn bbox = 3.502e+04 (1.93e+04 1.57e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 394.9M
Iteration  7: Total net bbox = 3.819e+04 (2.18e+04 1.64e+04)
              Est.  stn bbox = 5.024e+04 (2.87e+04 2.16e+04)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 394.1M
Iteration  8: Total net bbox = 3.819e+04 (2.18e+04 1.64e+04)
              Est.  stn bbox = 5.024e+04 (2.87e+04 2.16e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 394.6M
Iteration  9: Total net bbox = 4.073e+04 (2.22e+04 1.86e+04)
              Est.  stn bbox = 4.073e+04 (2.22e+04 1.86e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 395.6M
Iteration 10: Total net bbox = 4.477e+04 (2.61e+04 1.87e+04)
              Est.  stn bbox = 5.761e+04 (3.35e+04 2.41e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 395.6M
Iteration 11: Total net bbox = 4.745e+04 (2.88e+04 1.87e+04)
              Est.  stn bbox = 6.053e+04 (3.64e+04 2.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 395.6M
*** cost = 4.745e+04 (2.88e+04 1.87e+04) (cpu for global=0:00:04.9) real=0:00:05.0***
Core Placement runtime cpu: 0:00:04.0 real: 0:00:04.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 4.874e+04 = 2.982e+04 H + 1.892e+04 V
wire length = 4.259e+04 = 2.396e+04 H + 1.863e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        23.78 um
  inst (dut3/reg_file_reg[2][3]) with max move: (54.53, 123.82) -> (75.44, 120.95)
  mean    (X+Y) =         4.79 um
Total instances flipped : 49
Total instances moved : 1513
*** cpu=0:00:00.1   mem=395.0M  mem(used)=0.0M***
Total net length = 4.261e+04 (2.399e+04 1.863e+04) (ext = 1.002e+03)
*** End of Placement (cpu=0:00:11.2, real=0:00:11.0, mem=395.0M) ***

default core: bins with density >  0.75 =   75 % ( 36 / 48 )
*** Free Virtual Timing Model ...(mem=395.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 394.0M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=394.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=225, multi-gpins=451, moved blk term=0/95

Phase 1a route (0:00:00.0 394.0M):
Est net length = 5.568e+04um = 2.981e+04H + 2.587e+04V
Usage: (16.0%H 17.7%V) = (3.598e+04um 4.614e+04um) = (17472 16069)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 23 = 0 (0.00% H) + 23 (0.37% V)
Number obstruct path=22 reroute=0

Phase 1b route (0:00:00.0 394.0M):
Usage: (16.0%H 17.7%V) = (3.594e+04um 4.618e+04um) = (17451 16080)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Phase 1c route (0:00:00.0 394.0M):
Usage: (15.9%H 17.7%V) = (3.575e+04um 4.610e+04um) = (17359 16052)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Phase 1d route (0:00:00.0 394.0M):
Usage: (15.9%H 17.7%V) = (3.575e+04um 4.610e+04um) = (17360 16053)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1e route (0:00:00.0 394.0M):
Usage: (15.9%H 17.7%V) = (3.578e+04um 4.610e+04um) = (17371 16055)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1f route (0:00:00.0 394.0M):
Usage: (15.9%H 17.7%V) = (3.579e+04um 4.611e+04um) = (17378 16058)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	57	 0.91%
  1:	0	 0.00%	64	 1.02%
  2:	0	 0.00%	69	 1.10%
  3:	0	 0.00%	35	 0.56%
  4:	1	 0.02%	11	 0.18%
  5:	4	 0.06%	23	 0.37%
  6:	13	 0.21%	20	 0.32%
  7:	23	 0.36%	61	 0.97%
  8:	31	 0.49%	124	 1.98%
  9:	62	 0.98%	318	 5.07%
 10:	151	 2.39%	485	 7.73%
 11:	320	 5.06%	782	12.46%
 12:	465	 7.35%	1193	19.01%
 13:	724	11.45%	1220	19.44%
 14:	1134	17.93%	971	15.47%
 15:	1298	20.52%	797	12.70%
 16:	1150	18.18%	11	 0.18%
 17:	589	 9.31%	9	 0.14%
 18:	245	 3.87%	17	 0.27%
 20:	115	 1.82%	6	 0.10%



*** Memory Usage v0.144 (Current mem = 394.012M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 394.0M):


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 18.1%V) = (3.694e+04um 4.723e+04um) = (17934 16448)
Overflow: 23 = 0 (0.00% H) + 23 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	57	 0.91%
  1:	0	 0.00%	59	 0.94%
  2:	0	 0.00%	66	 1.05%
  3:	0	 0.00%	34	 0.54%
  4:	3	 0.05%	13	 0.21%
  5:	11	 0.17%	23	 0.37%
  6:	19	 0.30%	32	 0.51%
  7:	24	 0.38%	82	 1.31%
  8:	37	 0.58%	138	 2.20%
  9:	81	 1.28%	307	 4.89%
 10:	173	 2.74%	452	 7.20%
 11:	324	 5.12%	778	12.40%
 12:	477	 7.54%	1192	18.99%
 13:	738	11.67%	1217	19.39%
 14:	1121	17.72%	967	15.41%
 15:	1266	20.02%	796	12.68%
 16:	1120	17.71%	11	 0.18%
 17:	574	 9.08%	10	 0.16%
 18:	242	 3.83%	16	 0.25%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 394.0M) ***


Total length: 5.813e+04um, number of vias: 17308
M1(H) length: 2.453e+00um, number of vias: 8388
M2(V) length: 2.215e+04um, number of vias: 7507
M3(H) length: 2.678e+04um, number of vias: 1088
M4(V) length: 6.208e+03um, number of vias: 289
M5(H) length: 2.720e+03um, number of vias: 36
M6(V) length: 2.698e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 394.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=394.0M) ***
Peak Memory Usage was 394.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=394.0M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 394.012M)
************ Recovering area ***************
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.2 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
*** CDM Built up (cpu=0:00:00.7  mem= 394.0M) ***
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 84.515% **

*** starting 1-st reclaim pass: 1472 instances 
*** starting 2-nd reclaim pass: 213 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 45 Downsize = 1 **
** Density Change = 0.607% **
** Density after area reclaim = 83.908% **
*** Finished Area Reclaim (0:00:01.4) ***
*** Starting sequential cell resizing ***
density before resizing = 83.908%

*summary:      0 instances changed cell type
density after resizing = 83.908%
*** Finish sequential cell resizing (cpu=0:00:00.3 mem=394.0M) ***
*** Starting trialRoute (mem=394.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=224, multi-gpins=448, moved blk term=0/94

Phase 1a route (0:00:00.0 394.0M):
Est net length = 5.621e+04um = 3.022e+04H + 2.599e+04V
Usage: (16.1%H 17.7%V) = (3.635e+04um 4.606e+04um) = (17648 16038)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 23 = 0 (0.00% H) + 23 (0.37% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 394.0M):
Usage: (16.1%H 17.7%V) = (3.631e+04um 4.609e+04um) = (17628 16050)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Phase 1c route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.612e+04um 4.602e+04um) = (17536 16024)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Phase 1d route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.612e+04um 4.602e+04um) = (17537 16025)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1e route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.614e+04um 4.602e+04um) = (17548 16027)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1f route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.616e+04um 4.603e+04um) = (17555 16030)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	60	 0.96%
  1:	0	 0.00%	61	 0.97%
  2:	0	 0.00%	70	 1.12%
  3:	0	 0.00%	34	 0.54%
  4:	3	 0.05%	10	 0.16%
  5:	5	 0.08%	22	 0.35%
  6:	11	 0.17%	24	 0.38%
  7:	25	 0.40%	65	 1.04%
  8:	37	 0.58%	128	 2.04%
  9:	61	 0.96%	322	 5.13%
 10:	157	 2.48%	459	 7.31%
 11:	343	 5.42%	784	12.49%
 12:	462	 7.30%	1178	18.77%
 13:	697	11.02%	1233	19.65%
 14:	1141	18.04%	979	15.60%
 15:	1303	20.60%	803	12.79%
 16:	1146	18.12%	9	 0.14%
 17:	585	 9.25%	9	 0.14%
 18:	234	 3.70%	17	 0.27%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 394.012M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 394.0M):


*** After '-updateRemainTrks' operation: 

Usage: (16.6%H 18.1%V) = (3.735e+04um 4.727e+04um) = (18136 16461)
Overflow: 23 = 0 (0.00% H) + 23 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	61	 0.97%
  1:	0	 0.00%	54	 0.86%
  2:	0	 0.00%	68	 1.08%
  3:	0	 0.00%	33	 0.53%
  4:	5	 0.08%	11	 0.18%
  5:	11	 0.17%	22	 0.35%
  6:	18	 0.28%	43	 0.69%
  7:	29	 0.46%	88	 1.40%
  8:	44	 0.70%	138	 2.20%
  9:	79	 1.25%	317	 5.05%
 10:	183	 2.89%	428	 6.82%
 11:	336	 5.31%	773	12.32%
 12:	477	 7.54%	1171	18.66%
 13:	718	11.35%	1232	19.63%
 14:	1124	17.77%	973	15.50%
 15:	1276	20.17%	803	12.79%
 16:	1108	17.52%	9	 0.14%
 17:	571	 9.03%	10	 0.16%
 18:	231	 3.65%	16	 0.25%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 394.0M) ***


Total length: 5.867e+04um, number of vias: 17242
M1(H) length: 2.453e+00um, number of vias: 8298
M2(V) length: 2.206e+04um, number of vias: 7469
M3(H) length: 2.684e+04um, number of vias: 1129
M4(V) length: 6.399e+03um, number of vias: 315
M5(H) length: 3.091e+03um, number of vias: 31
M6(V) length: 2.739e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 394.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=394.0M) ***
Peak Memory Usage was 394.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=394.0M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 394.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.2 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
*** CDM Built up (cpu=0:00:00.6  mem= 394.0M) ***
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 394.0M **
*info: Start fixing DRV (Mem = 394.01M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (394.0M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 48 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=394.0M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.839082
Start fixing design rules ... (0:00:00.0 394.0M)
Done fixing design rule (0:00:01.8 394.0M)

Summary:
14 buffers added on 9 nets (with 28 drivers resized)

Density after buffering = 0.843031
*** Completed dpFixDRCViolation (0:00:01.8 394.0M)

*** Starting trialRoute (mem=394.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=234, multi-gpins=468, moved blk term=0/93

Phase 1a route (0:00:00.0 394.0M):
Est net length = 5.616e+04um = 3.018e+04H + 2.598e+04V
Usage: (16.1%H 17.7%V) = (3.632e+04um 4.607e+04um) = (17634 16042)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 24 = 0 (0.00% H) + 24 (0.39% V)
Number obstruct path=22 reroute=0

Phase 1b route (0:00:00.0 394.0M):
Usage: (16.1%H 17.7%V) = (3.627e+04um 4.611e+04um) = (17612 16056)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Phase 1c route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.612e+04um 4.605e+04um) = (17537 16037)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Phase 1d route (0:00:00.0 394.0M):
Usage: (16.0%H 17.7%V) = (3.612e+04um 4.606e+04um) = (17538 16038)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1e route (0:00:00.0 394.0M):
Usage: (16.0%H 17.7%V) = (3.614e+04um 4.606e+04um) = (17549 16040)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1f route (0:00:00.0 394.0M):
Usage: (16.1%H 17.7%V) = (3.616e+04um 4.607e+04um) = (17558 16043)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	60	 0.96%
  1:	0	 0.00%	61	 0.97%
  2:	0	 0.00%	70	 1.12%
  3:	0	 0.00%	34	 0.54%
  4:	3	 0.05%	12	 0.19%
  5:	5	 0.08%	18	 0.29%
  6:	11	 0.17%	25	 0.40%
  7:	25	 0.40%	62	 0.99%
  8:	39	 0.62%	129	 2.06%
  9:	63	 1.00%	328	 5.23%
 10:	157	 2.48%	464	 7.39%
 11:	325	 5.14%	784	12.49%
 12:	480	 7.59%	1199	19.10%
 13:	708	11.19%	1185	18.88%
 14:	1111	17.57%	990	15.77%
 15:	1293	20.44%	811	12.92%
 16:	1185	18.74%	9	 0.14%
 17:	585	 9.25%	9	 0.14%
 18:	220	 3.48%	17	 0.27%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 394.012M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 394.0M):


*** After '-updateRemainTrks' operation: 

Usage: (16.6%H 18.1%V) = (3.734e+04um 4.727e+04um) = (18130 16460)
Overflow: 23 = 0 (0.00% H) + 23 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	61	 0.97%
  1:	0	 0.00%	54	 0.86%
  2:	0	 0.00%	69	 1.10%
  3:	0	 0.00%	34	 0.54%
  4:	5	 0.08%	9	 0.14%
  5:	11	 0.17%	19	 0.30%
  6:	19	 0.30%	43	 0.69%
  7:	25	 0.40%	82	 1.31%
  8:	49	 0.77%	137	 2.18%
  9:	81	 1.28%	328	 5.23%
 10:	182	 2.88%	438	 6.98%
 11:	319	 5.04%	765	12.19%
 12:	495	 7.83%	1199	19.10%
 13:	728	11.51%	1186	18.90%
 14:	1093	17.28%	981	15.63%
 15:	1262	19.95%	810	12.91%
 16:	1157	18.29%	9	 0.14%
 17:	566	 8.95%	9	 0.14%
 18:	218	 3.45%	17	 0.27%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.3 394.0M) ***


Total length: 5.865e+04um, number of vias: 17259
M1(H) length: 2.453e+00um, number of vias: 8326
M2(V) length: 2.203e+04um, number of vias: 7476
M3(H) length: 2.694e+04um, number of vias: 1119
M4(V) length: 6.451e+03um, number of vias: 307
M5(H) length: 2.961e+03um, number of vias: 31
M6(V) length: 2.718e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 394.0M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=394.0M) ***
Peak Memory Usage was 394.0M 
*** Finished trialRoute (cpu=0:00:00.4 mem=394.0M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 394.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.2 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
*** CDM Built up (cpu=0:00:00.7  mem= 394.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    16
*info:   Prev Max tran violations:   838
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 394.01M).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 394.0M **
*** Starting optFanout (394.0M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 48 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=394.0M) ***
Start fixing timing ... (0:00:00.1 394.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 394.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.843031
*** Completed optFanout (0:00:00.2 394.0M)

**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 394.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 84.303% **

*** starting 1-st reclaim pass: 1441 instances 
*** starting 2-nd reclaim pass: 103 instances 


** Area Reclaim Summary: Buffer Deletion = 1 Declone = 1 Downsize = 10 **
** Density Change = 0.078% **
** Density after area reclaim = 84.226% **
*** Finished Area Reclaim (0:00:01.3) ***
*** Starting trialRoute (mem=394.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=232, multi-gpins=464, moved blk term=0/93

Phase 1a route (0:00:00.0 394.0M):
Est net length = 5.611e+04um = 3.013e+04H + 2.598e+04V
Usage: (16.1%H 17.7%V) = (3.627e+04um 4.605e+04um) = (17612 16037)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 24 = 0 (0.00% H) + 24 (0.39% V)
Number obstruct path=22 reroute=0

Phase 1b route (0:00:00.0 394.0M):
Usage: (16.1%H 17.7%V) = (3.623e+04um 4.609e+04um) = (17590 16051)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Phase 1c route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.607e+04um 4.604e+04um) = (17513 16031)
Overflow: 25 = 0 (0.00% H) + 25 (0.39% V)

Phase 1d route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.607e+04um 4.604e+04um) = (17514 16032)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Phase 1e route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.609e+04um 4.604e+04um) = (17525 16034)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1f route (0:00:00.0 394.0M):
Usage: (16.0%H 17.6%V) = (3.611e+04um 4.605e+04um) = (17534 16037)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	60	 0.96%
  1:	0	 0.00%	61	 0.97%
  2:	0	 0.00%	70	 1.12%
  3:	0	 0.00%	34	 0.54%
  4:	3	 0.05%	12	 0.19%
  5:	4	 0.06%	17	 0.27%
  6:	12	 0.19%	25	 0.40%
  7:	24	 0.38%	62	 0.99%
  8:	35	 0.55%	129	 2.06%
  9:	61	 0.96%	325	 5.18%
 10:	156	 2.47%	466	 7.43%
 11:	330	 5.22%	785	12.51%
 12:	481	 7.60%	1197	19.07%
 13:	708	11.19%	1190	18.96%
 14:	1118	17.68%	994	15.84%
 15:	1290	20.40%	805	12.83%
 16:	1183	18.70%	9	 0.14%
 17:	583	 9.22%	9	 0.14%
 18:	222	 3.51%	17	 0.27%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 394.012M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 394.0M):


*** After '-updateRemainTrks' operation: 

Usage: (16.5%H 18.1%V) = (3.727e+04um 4.723e+04um) = (18098 16447)
Overflow: 23 = 0 (0.00% H) + 23 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	61	 0.97%
  1:	0	 0.00%	54	 0.86%
  2:	0	 0.00%	69	 1.10%
  3:	0	 0.00%	34	 0.54%
  4:	5	 0.08%	8	 0.13%
  5:	10	 0.16%	18	 0.29%
  6:	19	 0.30%	40	 0.64%
  7:	26	 0.41%	87	 1.39%
  8:	42	 0.66%	133	 2.12%
  9:	80	 1.26%	329	 5.24%
 10:	179	 2.83%	437	 6.96%
 11:	331	 5.23%	773	12.32%
 12:	492	 7.78%	1191	18.98%
 13:	727	11.49%	1190	18.96%
 14:	1099	17.38%	987	15.73%
 15:	1259	19.91%	804	12.81%
 16:	1156	18.28%	9	 0.14%
 17:	565	 8.93%	9	 0.14%
 18:	220	 3.48%	17	 0.27%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 394.0M) ***


Total length: 5.857e+04um, number of vias: 17239
M1(H) length: 2.453e+00um, number of vias: 8322
M2(V) length: 2.210e+04um, number of vias: 7477
M3(H) length: 2.693e+04um, number of vias: 1113
M4(V) length: 6.435e+03um, number of vias: 300
M5(H) length: 2.902e+03um, number of vias: 27
M6(V) length: 1.997e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 394.0M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=394.0M) ***
Peak Memory Usage was 394.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=394.0M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 394.012M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.2 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 394.0M)
Number of Loop : 0
Start delay calculation (mem=394.012M)...
Delay calculation completed.
(0:00:00.1 394.012M 0)
*** CDM Built up (cpu=0:00:00.7  mem= 394.0M) ***
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 394.0M **
*** Timing Is met
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.2)
**optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 394.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=394.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:04.3 mem=394.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.1 mem=394.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=1857 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1980 #term=8344 #term/net=4.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=22
stdCell: 1857 single + 0 double + 0 multi
Total standard cell length = 9.7920 (mm), area = 0.0281 (mm^2)


Average module density = 0.843.
Density for module 'dut2' = 0.738.
       = stdcell_area 1736 (2043 um^2) / alloc_area 2352 (2768 um^2).
Density for the rest of the design = 0.852.
       = stdcell_area 22147 (26060 um^2) / alloc_area 26004 (30599 um^2).
Pin Density = 0.349.
            = total # of pins 8344 / total Instance area 23883.




Identified 1 spare or floating instance, with no clusters.

Iteration 11: Total net bbox = 4.552e+04 (2.68e+04 1.88e+04)
              Est.  stn bbox = 5.910e+04 (3.46e+04 2.45e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 398.5M
Iteration 12: Total net bbox = 4.799e+04 (2.92e+04 1.88e+04)
              Est.  stn bbox = 6.180e+04 (3.73e+04 2.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 397.7M
*** cost = 4.799e+04 (2.92e+04 1.88e+04) (cpu for global=0:00:01.0) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 4.949e+04 = 3.041e+04 H + 1.908e+04 V
wire length = 4.335e+04 = 2.458e+04 H + 1.877e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        35.26 um
  inst (FE_OFC1_scan_rst_sync1_mux_out) with max move: (76.67, 100.86) -> (41.41, 100.86)
  mean    (X+Y) =         4.87 um
Total instances flipped : 58
Total instances moved : 1494
*** cpu=0:00:00.1   mem=397.8M  mem(used)=0.0M***
Total net length = 4.334e+04 (2.458e+04 1.876e+04) (ext = 7.478e+02)
*** End of Placement (cpu=0:00:08.2, real=0:00:09.0, mem=397.8M) ***

default core: bins with density >  0.75 = 70.8 % ( 34 / 48 )
*** Free Virtual Timing Model ...(mem=397.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:33, real = 0: 0:34, mem = 397.8M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE

INFO: Total Number of Tie Cells (TIELOM) placed: 2
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE

INFO: Total Number of Tie Cells (TIEHIM) placed: 4
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 397.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.7  MEM: 0.0M)

<CMD> deselectAll
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Aug 17 16:12:37 2024

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net rx_div/HTIE_LTIEHI_NET: no routing.
Net tx_div/HTIE_LTIEHI_NET: no routing.
Net uart_clk_rst_sync/HTIE_LTIEHI_NET: no routing.
Net ref_clk_rst_sync/HTIE_LTIEHI_NET: no routing.
Net rx_div/LTIE_LTIELO_NET: no routing.
Net dut0/LTIE_LTIELO_NET: no routing.
Net FE_OFN13_SE: no routing.
Net dut0/FE_OFN12_address_3_: no routing.
Net dut3/FE_OFN11_SO_3_: no routing.
Net dut5/dut2/FE_OFN10_SO_1_: no routing.
Net dut5/dut2/FE_OFN9_SO_2_: no routing.
Net uart_clk_rst_sync/FE_OFN8_SO_0_: no routing.
Net FE_OFN6_scan_rst_sync2_mux_out: no routing.
Net FE_OFN5_scan_rst_sync2_mux_out: no routing.
Net dut5/FE_OFN4_scan_rst_sync1_mux_out: no routing.
Net FE_OFN3_scan_rst_sync1_mux_out: no routing.
Net dut5/FE_OFN2_scan_rst_sync1_mux_out: no routing.
Net FE_OFN1_scan_rst_sync1_mux_out: no routing.
Net FE_OFN0_scan_rst_sync1_mux_out: no routing.
Net SI[4]: no routing.
Net SI[3]: no routing.
Net SI[2]: no routing.
Net SI[1]: no routing.
Net SI[0]: no routing.
Net SO[4]: no routing.
Net SO[3]: no routing.
Net SO[2]: no routing.
Net SO[1]: no routing.
Net SO[0]: no routing.
Net Ref_clk: no routing.
Net Uart_clk: no routing.
Net rst_n: no routing.
Net rx_in: no routing.
Net SE: no routing.
Net TESTMODE: no routing.
Net SCAN_CLK: no routing.
Net SCAN_RST: no routing.
Net tx_out: no routing.
Net stop_error: no routing.
Net parity_error: no routing.
Net start_glitch: no routing.
Net scan_clk_uart_clk_mux_out: no routing.
Net scan_clk_ref_clk_mux_out: no routing.
Net tx_clk: no routing.
Net scan_clk_uart_tx_clk_mux_out: no routing.
Net rx_clk: no routing.
Net scan_clk_uart_rx_clk_mux_out: no routing.
Net scan_rst_mux_out: no routing.
Net ref_sync_rst: no routing.
Net scan_rst_sync1_mux_out: no routing.
Net uart_sync_rst: no routing.
Net scan_rst_sync2_mux_out: no routing.
Net out_valid: no routing.
Net rx_d_valid: no routing.
Net full_flag: no routing.
Net rd_data_valid: no routing.
Net alu_en: no routing.
Net clk_en: no routing.
Net w_en: no routing.
Net r_en: no routing.
Net w_inc: no routing.
Net data_valid: no routing.
Net gated_clk: no routing.
Net rd_inc: no routing.
Net empty_flag: no routing.
Net busy: no routing.
Net _1_net_: no routing.
Net n5: no routing.
Net n6: no routing.
Net n7: no routing.
Net n8: no routing.
Net n9: no routing.
Net n10: no routing.
Net n11: no routing.
Net n12: no routing.
Net n13: no routing.
Net n18: no routing.
Net n19: no routing.
Net n20: no routing.
Net n21: no routing.
Net n24: no routing.
Net n25: no routing.
Net n26: no routing.
Net n27: no routing.
Net n28: no routing.
Net n29: no routing.
Net n34: no routing.
Net n38: no routing.
Net n41: no routing.
Net n42: no routing.
Net n43: no routing.
Net n44: no routing.
Net n45: no routing.
Net n46: no routing.
Net n47: no routing.
Net n48: no routing.
Net n49: no routing.
Net n50: no routing.
Net n51: no routing.
Net n52: no routing.
Net n53: no routing.
Net reg2[7]: no routing.
Net reg2[6]: no routing.
Net reg2[5]: no routing.
Net reg2[4]: no routing.
Net reg2[3]: no routing.
Net reg2[2]: no routing.
Net reg2[1]: no routing.
Net reg2[0]: no routing.
Net out[3]: no routing.
Net out[2]: no routing.
Net out[1]: no routing.
Net out[0]: no routing.
Net alu_out[15]: no routing.
Net alu_out[14]: no routing.
Net alu_out[13]: no routing.
Net alu_out[12]: no routing.
Net alu_out[11]: no routing.
Net alu_out[10]: no routing.
Net alu_out[9]: no routing.
Net alu_out[8]: no routing.
Net alu_out[7]: no routing.
Net alu_out[6]: no routing.
Net alu_out[5]: no routing.
Net alu_out[4]: no routing.
Net alu_out[3]: no routing.
Net alu_out[2]: no routing.
Net alu_out[1]: no routing.
Net alu_out[0]: no routing.
Net rx_P_data[7]: no routing.
Net rx_P_data[6]: no routing.
Net rx_P_data[5]: no routing.
Net rx_P_data[4]: no routing.
Net rx_P_data[3]: no routing.
Net rx_P_data[2]: no routing.
Net rx_P_data[1]: no routing.
Net rx_P_data[0]: no routing.
Net rd_data[7]: no routing.
Net rd_data[6]: no routing.
Net rd_data[5]: no routing.
Net rd_data[4]: no routing.
Net rd_data[3]: no routing.
Net rd_data[2]: no routing.
Net rd_data[1]: no routing.
Net rd_data[0]: no routing.
Net alu_fun[3]: no routing.
Net alu_fun[2]: no routing.
Net alu_fun[1]: no routing.
Net alu_fun[0]: no routing.
Net address[3]: no routing.
Net address[2]: no routing.
Net address[1]: no routing.
Net address[0]: no routing.
Net w_data[7]: no routing.
Net w_data[6]: no routing.
Net w_data[5]: no routing.
Net w_data[4]: no routing.
Net w_data[3]: no routing.
Net w_data[2]: no routing.
Net w_data[1]: no routing.
Net w_data[0]: no routing.
Net tx_P_data[7]: no routing.
Net tx_P_data[6]: no routing.
Net tx_P_data[5]: no routing.
Net tx_P_data[4]: no routing.
Net tx_P_data[3]: no routing.
Net tx_P_data[2]: no routing.
Net tx_P_data[1]: no routing.
Net tx_P_data[0]: no routing.
Net p_data[7]: no routing.
Net p_data[6]: no routing.
Net p_data[5]: no routing.
Net p_data[4]: no routing.
Net p_data[3]: no routing.
Net p_data[2]: no routing.
Net p_data[1]: no routing.
Net p_data[0]: no routing.
Net reg0[7]: no routing.
Net reg0[6]: no routing.
Net reg0[5]: no routing.
Net reg0[4]: no routing.
Net reg0[3]: no routing.
Net reg0[2]: no routing.
Net reg0[1]: no routing.
Net reg0[0]: no routing.
Net reg1[7]: no routing.
Net reg1[6]: no routing.
Net reg1[5]: no routing.
Net reg1[4]: no routing.
Net reg1[3]: no routing.
Net reg1[2]: no routing.
Net reg1[1]: no routing.
Net reg1[0]: no routing.
Net reg3[7]: no routing.
Net reg3[6]: no routing.
Net reg3[5]: no routing.
Net reg3[4]: no routing.
Net reg3[3]: no routing.
Net reg3[2]: no routing.
Net reg3[1]: no routing.
Net reg3[0]: no routing.
Net fifo_rd_data[7]: no routing.
Net fifo_rd_data[6]: no routing.
Net fifo_rd_data[5]: no routing.
Net fifo_rd_data[4]: no routing.
Net fifo_rd_data[3]: no routing.
Net fifo_rd_data[2]: no routing.
Net fifo_rd_data[1]: no routing.
Net fifo_rd_data[0]: no routing.
Net dut0/n17: no routing.
Net dut0/n18: no routing.
Net dut0/n19: no routing.
Net dut0/n26: no routing.
Net dut0/n27: no routing.
Net dut0/n28: no routing.
Net dut0/n29: no routing.
Net dut0/n30: no routing.
Net dut0/n31: no routing.
Net dut0/n32: no routing.
Net dut0/n33: no routing.
Net dut0/n34: no routing.
Net dut0/n35: no routing.
Net dut0/n36: no routing.
Net dut0/n37: no routing.
Net dut0/n38: no routing.
Net dut0/n39: no routing.
Net dut0/n40: no routing.
Net dut0/n41: no routing.
Net dut0/n42: no routing.
Net dut0/n43: no routing.
Net dut0/n44: no routing.
Net dut0/n45: no routing.
Net dut0/n46: no routing.
Net dut0/n47: no routing.
Net dut0/n48: no routing.
Net dut0/n49: no routing.
Net dut0/n50: no routing.
Net dut0/n51: no routing.
Net dut0/n52: no routing.
Net dut0/n53: no routing.
Net dut0/n54: no routing.
Net dut0/n55: no routing.
Net dut0/n56: no routing.
Net dut0/n57: no routing.
Net dut0/n58: no routing.
Net dut0/n59: no routing.
Net dut0/n60: no routing.
Net dut0/n61: no routing.
Net dut0/n62: no routing.
Net dut0/n63: no routing.
Net dut0/n64: no routing.
Net dut0/n65: no routing.
Net dut0/n66: no routing.
Net dut0/n67: no routing.
Net dut0/n68: no routing.
Net dut0/n69: no routing.
Net dut0/n70: no routing.
Net dut0/n71: no routing.
Net dut0/n72: no routing.
Net dut0/n73: no routing.
Net dut0/n74: no routing.
Net dut0/n75: no routing.
Net dut0/n76: no routing.
Net dut0/n77: no routing.
Net dut0/n78: no routing.
Net dut0/n79: no routing.
Net dut0/n80: no routing.
Net dut0/n81: no routing.
Net dut0/n82: no routing.
Net dut0/n83: no routing.
Net dut0/n84: no routing.
Net dut0/n85: no routing.
Net dut0/n86: no routing.
Net dut0/n87: no routing.
Net dut0/n88: no routing.
Net dut0/n89: no routing.
Net dut0/n90: no routing.
Net dut0/n91: no routing.
Net dut0/n92: no routing.
Net dut0/n93: no routing.
Net dut0/n94: no routing.
Net dut0/n15: no routing.
Net dut0/n16: no routing.
Net dut0/n20: no routing.
Net dut0/n21: no routing.
Net dut0/n22: no routing.
Net dut0/n23: no routing.
Net dut0/n24: no routing.
Net dut0/n25: no routing.
Net dut0/n96: no routing.
Net dut0/n97: no routing.
Net dut0/n98: no routing.
Net dut0/n100: no routing.
Net dut0/current_state[3]: no routing.
Net dut0/current_state[2]: no routing.
Net dut0/current_state[1]: no routing.
Net dut0/current_state[0]: no routing.
Net dut1/sync_bus_enable: no routing.
Net dut1/mux_enable: no routing.
Net dut1/n1: no routing.
Net dut1/n2: no routing.
Net dut1/dut3/n3: no routing.
Net dut1/dut3/n5: no routing.
Net dut1/dut3/n7: no routing.
Net dut1/dut3/n9: no routing.
Net dut1/dut3/n11: no routing.
Net dut1/dut3/n13: no routing.
Net dut1/dut3/n15: no routing.
Net dut1/dut3/n17: no routing.
Net dut1/dut3/n1: no routing.
Net dut2/data_sampler_enable: no routing.
Net dut2/sampling_tick: no routing.
Net dut2/sampled_bit: no routing.
Net dut2/counter_enable: no routing.
Net dut2/deserializer_enable: no routing.
Net dut2/edge_done_tick: no routing.
Net dut2/data_done_tick: no routing.
Net dut2/parity_check_enable: no routing.
Net dut2/start_check_enable: no routing.
Net dut2/stop_check_enable: no routing.
Net dut2/n3: no routing.
Net dut2/n4: no routing.
Net dut2/n5: no routing.
Net dut2/n6: no routing.
Net dut2/dut0/n1: no routing.
Net dut2/dut0/n3: no routing.
Net dut2/dut0/n7: no routing.
Net dut2/dut0/n9: no routing.
Net dut2/dut0/n11: no routing.
Net dut2/dut0/n13: no routing.
Net dut2/dut0/n15: no routing.
Net dut2/dut0/n2: no routing.
Net dut2/dut0/n5: no routing.
Net dut2/dut0/n6: no routing.
Net dut2/dut0/sampled_data[2]: no routing.
Net dut2/dut0/sampled_data[1]: no routing.
Net dut2/dut0/sampled_data[0]: no routing.
Net dut2/dut1/N4: no routing.
Net dut2/dut1/N5: no routing.
Net dut2/dut1/N6: no routing.
Net dut2/dut1/N7: no routing.
Net dut2/dut1/N8: no routing.
Net dut2/dut1/N9: no routing.
Net dut2/dut1/N12: no routing.
Net dut2/dut1/N13: no routing.
Net dut2/dut1/N14: no routing.
Net dut2/dut1/N15: no routing.
Net dut2/dut1/N16: no routing.
Net dut2/dut1/N17: no routing.
Net dut2/dut1/N19: no routing.
Net dut2/dut1/N20: no routing.
Net dut2/dut1/N21: no routing.
Net dut2/dut1/N22: no routing.
Net dut2/dut1/N23: no routing.
Net dut2/dut1/N29: no routing.
Net dut2/dut1/N30: no routing.
Net dut2/dut1/N31: no routing.
Net dut2/dut1/N32: no routing.
Net dut2/dut1/N33: no routing.
Net dut2/dut1/N34: no routing.
Net dut2/dut1/N35: no routing.
Net dut2/dut1/N36: no routing.
Net dut2/dut1/N37: no routing.
Net dut2/dut1/N38: no routing.
Net dut2/dut1/N39: no routing.
Net dut2/dut1/N40: no routing.
Net dut2/dut1/n34: no routing.
Net dut2/dut1/n35: no routing.
Net dut2/dut1/n36: no routing.
Net dut2/dut1/add_24/carry[5]: no routing.
Net dut2/dut1/add_24/carry[4]: no routing.
Net dut2/dut1/add_24/carry[3]: no routing.
Net dut2/dut1/add_24/carry[2]: no routing.
Net dut2/dut1/add_17/carry[4]: no routing.
Net dut2/dut1/add_17/carry[3]: no routing.
Net dut2/dut1/add_17/carry[2]: no routing.
Net dut2/dut1/n1: no routing.
Net dut2/dut1/n2: no routing.
Net dut2/dut1/n3: no routing.
Net dut2/dut1/n4: no routing.
Net dut2/dut1/n5: no routing.
Net dut2/dut1/n6: no routing.
Net dut2/dut1/n7: no routing.
Net dut2/dut1/n8: no routing.
Net dut2/dut1/n9: no routing.
Net dut2/dut1/n10: no routing.
Net dut2/dut1/n11: no routing.
Net dut2/dut1/n12: no routing.
Net dut2/dut1/n13: no routing.
Net dut2/dut1/n14: no routing.
Net dut2/dut1/n24: no routing.
Net dut2/dut1/n25: no routing.
Net dut2/dut1/n26: no routing.
Net dut2/dut1/n27: no routing.
Net dut2/dut1/n28: no routing.
Net dut2/dut1/n29: no routing.
Net dut2/dut1/n30: no routing.
Net dut2/dut1/n31: no routing.
Net dut2/dut1/n32: no routing.
Net dut2/dut1/n33: no routing.
Net dut2/dut1/n37: no routing.
Net dut2/dut1/n38: no routing.
Net dut2/dut1/n39: no routing.
Net dut2/dut1/n40: no routing.
Net dut2/dut1/n41: no routing.
Net dut2/dut1/n42: no routing.
Net dut2/dut1/n43: no routing.
Net dut2/dut1/n44: no routing.
Net dut2/dut1/n45: no routing.
Net dut2/dut1/n46: no routing.
Net dut2/dut1/n47: no routing.
Net dut2/dut1/n48: no routing.
Net dut2/dut1/n49: no routing.
Net dut2/dut1/n50: no routing.
Net dut2/dut1/n51: no routing.
Net dut2/dut1/n52: no routing.
Net dut2/dut1/n53: no routing.
Net dut2/dut1/n54: no routing.
Net dut2/dut1/n55: no routing.
Net dut2/dut1/n56: no routing.
Net dut2/dut1/n57: no routing.
Net dut2/dut1/n58: no routing.
Net dut2/dut1/n59: no routing.
Net dut2/dut1/n60: no routing.
Net dut2/dut1/n61: no routing.
Net dut2/dut1/edge_counter[4]: no routing.
Net dut2/dut1/edge_counter[3]: no routing.
Net dut2/dut1/edge_counter[2]: no routing.
Net dut2/dut1/edge_counter[1]: no routing.
Net dut2/dut1/edge_counter[0]: no routing.
Net dut2/dut1/data_bit_counter[2]: no routing.
Net dut2/dut1/data_bit_counter[1]: no routing.
Net dut2/dut1/data_bit_counter[0]: no routing.
Net dut2/dut2/n12: no routing.
Net dut2/dut2/n13: no routing.
Net dut2/dut2/n14: no routing.
Net dut2/dut2/n15: no routing.
Net dut2/dut2/n16: no routing.
Net dut2/dut2/n17: no routing.
Net dut2/dut2/n18: no routing.
Net dut2/dut2/n19: no routing.
Net dut2/dut2/n20: no routing.
Net dut2/dut2/n21: no routing.
Net dut2/dut2/n22: no routing.
Net dut2/dut2/n4: no routing.
Net dut2/dut2/n5: no routing.
Net dut2/dut2/n6: no routing.
Net dut2/dut2/n8: no routing.
Net dut2/dut2/n9: no routing.
Net dut2/dut2/n10: no routing.
Net dut2/dut2/n11: no routing.
Net dut2/dut2/current_state[2]: no routing.
Net dut2/dut2/current_state[1]: no routing.
Net dut2/dut2/current_state[0]: no routing.
Net dut2/dut2/next_state[2]: no routing.
Net dut2/dut2/next_state[1]: no routing.
Net dut2/dut2/next_state[0]: no routing.
Net dut2/dut3/n10: no routing.
Net dut2/dut3/n12: no routing.
Net dut2/dut3/n14: no routing.
Net dut2/dut3/n16: no routing.
Net dut2/dut3/n18: no routing.
Net dut2/dut3/n20: no routing.
Net dut2/dut3/n22: no routing.
Net dut2/dut3/n24: no routing.
Net dut2/dut3/n3: no routing.
Net dut2/dut3/n4: no routing.
Net dut2/dut3/n5: no routing.
Net dut2/dut3/n6: no routing.
Net dut2/dut3/n7: no routing.
Net dut2/dut3/n8: no routing.
Net dut2/dut3/n25: no routing.
Net dut2/dut4/n11: no routing.
Net dut2/dut4/n1: no routing.
Net dut2/dut4/n3: no routing.
Net dut2/dut4/n4: no routing.
Net dut2/dut4/n5: no routing.
Net dut2/dut4/n6: no routing.
Net dut2/dut4/n7: no routing.
Net dut2/dut4/n9: no routing.
Net dut2/dut4/n10: no routing.
Net dut2/dut4/n2: no routing.
Net dut2/dut6/n5: no routing.
Net dut2/dut6/n3: no routing.
Net dut2/dut6/n4: no routing.
Net dut2/dut6/n7: no routing.
Net dut2/dut6/n8: no routing.
Net dut2/dut6/n1: no routing.
Net dut3/reg_file[4][7]: no routing.
Net dut3/reg_file[4][6]: no routing.
Net dut3/reg_file[4][5]: no routing.
Net dut3/reg_file[4][4]: no routing.
Net dut3/reg_file[4][3]: no routing.
Net dut3/reg_file[4][2]: no routing.
Net dut3/reg_file[4][1]: no routing.
Net dut3/reg_file[4][0]: no routing.
Net dut3/reg_file[5][7]: no routing.
Net dut3/reg_file[5][6]: no routing.
Net dut3/reg_file[5][5]: no routing.
Net dut3/reg_file[5][4]: no routing.
Net dut3/reg_file[5][3]: no routing.
Net dut3/reg_file[5][2]: no routing.
Net dut3/reg_file[5][1]: no routing.
Net dut3/reg_file[5][0]: no routing.
Net dut3/reg_file[6][7]: no routing.
Net dut3/reg_file[6][6]: no routing.
Net dut3/reg_file[6][5]: no routing.
Net dut3/reg_file[6][4]: no routing.
Net dut3/reg_file[6][3]: no routing.
Net dut3/reg_file[6][2]: no routing.
Net dut3/reg_file[6][1]: no routing.
Net dut3/reg_file[6][0]: no routing.
Net dut3/reg_file[7][7]: no routing.
Net dut3/reg_file[7][6]: no routing.
Net dut3/reg_file[7][5]: no routing.
Net dut3/reg_file[7][4]: no routing.
Net dut3/reg_file[7][3]: no routing.
Net dut3/reg_file[7][2]: no routing.
Net dut3/reg_file[7][1]: no routing.
Net dut3/reg_file[7][0]: no routing.
Net dut3/reg_file[8][7]: no routing.
Net dut3/reg_file[8][6]: no routing.
Net dut3/reg_file[8][5]: no routing.
Net dut3/reg_file[8][4]: no routing.
Net dut3/reg_file[8][3]: no routing.
Net dut3/reg_file[8][2]: no routing.
Net dut3/reg_file[8][1]: no routing.
Net dut3/reg_file[8][0]: no routing.
Net dut3/reg_file[9][7]: no routing.
Net dut3/reg_file[9][6]: no routing.
Net dut3/reg_file[9][5]: no routing.
Net dut3/reg_file[9][4]: no routing.
Net dut3/reg_file[9][3]: no routing.
Net dut3/reg_file[9][2]: no routing.
Net dut3/reg_file[9][1]: no routing.
Net dut3/reg_file[9][0]: no routing.
Net dut3/reg_file[10][7]: no routing.
Net dut3/reg_file[10][6]: no routing.
Net dut3/reg_file[10][5]: no routing.
Net dut3/reg_file[10][4]: no routing.
Net dut3/reg_file[10][3]: no routing.
Net dut3/reg_file[10][2]: no routing.
Net dut3/reg_file[10][1]: no routing.
Net dut3/reg_file[10][0]: no routing.
Net dut3/reg_file[11][7]: no routing.
Net dut3/reg_file[11][6]: no routing.
Net dut3/reg_file[11][5]: no routing.
Net dut3/reg_file[11][4]: no routing.
Net dut3/reg_file[11][3]: no routing.
Net dut3/reg_file[11][2]: no routing.
Net dut3/reg_file[11][1]: no routing.
Net dut3/reg_file[11][0]: no routing.
Net dut3/reg_file[12][7]: no routing.
Net dut3/reg_file[12][6]: no routing.
Net dut3/reg_file[12][5]: no routing.
Net dut3/reg_file[12][4]: no routing.
Net dut3/reg_file[12][3]: no routing.
Net dut3/reg_file[12][2]: no routing.
Net dut3/reg_file[12][1]: no routing.
Net dut3/reg_file[12][0]: no routing.
Net dut3/reg_file[13][7]: no routing.
Net dut3/reg_file[13][5]: no routing.
Net dut3/reg_file[13][4]: no routing.
Net dut3/reg_file[13][3]: no routing.
Net dut3/reg_file[13][2]: no routing.
Net dut3/reg_file[13][1]: no routing.
Net dut3/reg_file[13][0]: no routing.
Net dut3/reg_file[14][7]: no routing.
Net dut3/reg_file[14][6]: no routing.
Net dut3/reg_file[14][5]: no routing.
Net dut3/reg_file[14][4]: no routing.
Net dut3/reg_file[14][3]: no routing.
Net dut3/reg_file[14][2]: no routing.
Net dut3/reg_file[14][1]: no routing.
Net dut3/reg_file[14][0]: no routing.
Net dut3/reg_file[15][6]: no routing.
Net dut3/reg_file[15][5]: no routing.
Net dut3/reg_file[15][4]: no routing.
Net dut3/reg_file[15][3]: no routing.
Net dut3/reg_file[15][2]: no routing.
Net dut3/reg_file[15][1]: no routing.
Net dut3/reg_file[15][0]: no routing.
Net dut3/N35: no routing.
Net dut3/N36: no routing.
Net dut3/N37: no routing.
Net dut3/N38: no routing.
Net dut3/N39: no routing.
Net dut3/N40: no routing.
Net dut3/N41: no routing.
Net dut3/N42: no routing.
Net dut3/n1: no routing.
Net dut3/n2: no routing.
Net dut3/n11: no routing.
Net dut3/n12: no routing.
Net dut3/n13: no routing.
Net dut3/n14: no routing.
Net dut3/n15: no routing.
Net dut3/n16: no routing.
Net dut3/n17: no routing.
Net dut3/n18: no routing.
Net dut3/n19: no routing.
Net dut3/n20: no routing.
Net dut3/n21: no routing.
Net dut3/n22: no routing.
Net dut3/n23: no routing.
Net dut3/n24: no routing.
Net dut3/n26: no routing.
Net dut3/n27: no routing.
Net dut3/n28: no routing.
Net dut3/n29: no routing.
Net dut3/n32: no routing.
Net dut3/n33: no routing.
Net dut3/n34: no routing.
Net dut3/n35: no routing.
Net dut3/n36: no routing.
Net dut3/n37: no routing.
Net dut3/n176: no routing.
Net dut3/n177: no routing.
Net dut3/n178: no routing.
Net dut3/n179: no routing.
Net dut3/n180: no routing.
Net dut3/n181: no routing.
Net dut3/n182: no routing.
Net dut3/n183: no routing.
Net dut3/n184: no routing.
Net dut3/n185: no routing.
Net dut3/n186: no routing.
Net dut3/n187: no routing.
Net dut3/n188: no routing.
Net dut3/n189: no routing.
Net dut3/n190: no routing.
Net dut3/n191: no routing.
Net dut3/n192: no routing.
Net dut3/n193: no routing.
Net dut3/n194: no routing.
Net dut3/n195: no routing.
Net dut3/n196: no routing.
Net dut3/n197: no routing.
Net dut3/n198: no routing.
Net dut3/n199: no routing.
Net dut3/n200: no routing.
Net dut3/n201: no routing.
Net dut3/n202: no routing.
Net dut3/n203: no routing.
Net dut3/n204: no routing.
Net dut3/n205: no routing.
Net dut3/n206: no routing.
Net dut3/n207: no routing.
Net dut3/n208: no routing.
Net dut3/n209: no routing.
Net dut3/n210: no routing.
Net dut3/n211: no routing.
Net dut3/n212: no routing.
Net dut3/n213: no routing.
Net dut3/n214: no routing.
Net dut3/n215: no routing.
Net dut3/n216: no routing.
Net dut3/n217: no routing.
Net dut3/n218: no routing.
Net dut3/n219: no routing.
Net dut3/n220: no routing.
Net dut3/n221: no routing.
Net dut3/n222: no routing.
Net dut3/n223: no routing.
Net dut3/n224: no routing.
Net dut3/n225: no routing.
Net dut3/n226: no routing.
Net dut3/n227: no routing.
Net dut3/n228: no routing.
Net dut3/n229: no routing.
Net dut3/n230: no routing.
Net dut3/n231: no routing.
Net dut3/n232: no routing.
Net dut3/n233: no routing.
Net dut3/n234: no routing.
Net dut3/n235: no routing.
Net dut3/n236: no routing.
Net dut3/n237: no routing.
Net dut3/n238: no routing.
Net dut3/n239: no routing.
Net dut3/n240: no routing.
Net dut3/n241: no routing.
Net dut3/n242: no routing.
Net dut3/n243: no routing.
Net dut3/n244: no routing.
Net dut3/n245: no routing.
Net dut3/n246: no routing.
Net dut3/n247: no routing.
Net dut3/n248: no routing.
Net dut3/n249: no routing.
Net dut3/n250: no routing.
Net dut3/n251: no routing.
Net dut3/n252: no routing.
Net dut3/n253: no routing.
Net dut3/n254: no routing.
Net dut3/n255: no routing.
Net dut3/n256: no routing.
Net dut3/n257: no routing.
Net dut3/n258: no routing.
Net dut3/n259: no routing.
Net dut3/n260: no routing.
Net dut3/n261: no routing.
Net dut3/n262: no routing.
Net dut3/n263: no routing.
Net dut3/n264: no routing.
Net dut3/n265: no routing.
Net dut3/n266: no routing.
Net dut3/n267: no routing.
Net dut3/n268: no routing.
Net dut3/n269: no routing.
Net dut3/n270: no routing.
Net dut3/n271: no routing.
Net dut3/n272: no routing.
Net dut3/n273: no routing.
Net dut3/n274: no routing.
Net dut3/n275: no routing.
Net dut3/n276: no routing.
Net dut3/n277: no routing.
Net dut3/n278: no routing.
Net dut3/n279: no routing.
Net dut3/n280: no routing.
Net dut3/n281: no routing.
Net dut3/n282: no routing.
Net dut3/n283: no routing.
Net dut3/n284: no routing.
Net dut3/n285: no routing.
Net dut3/n286: no routing.
Net dut3/n287: no routing.
Net dut3/n288: no routing.
Net dut3/n289: no routing.
Net dut3/n290: no routing.
Net dut3/n291: no routing.
Net dut3/n292: no routing.
Net dut3/n293: no routing.
Net dut3/n294: no routing.
Net dut3/n295: no routing.
Net dut3/n296: no routing.
Net dut3/n297: no routing.
Net dut3/n298: no routing.
Net dut3/n299: no routing.
Net dut3/n300: no routing.
Net dut3/n301: no routing.
Net dut3/n302: no routing.
Net dut3/n303: no routing.
Net dut3/n304: no routing.
Net dut3/n305: no routing.
Net dut3/n306: no routing.
Net dut3/n307: no routing.
Net dut3/n308: no routing.
Net dut3/n309: no routing.
Net dut3/n310: no routing.
Net dut3/n311: no routing.
Net dut3/n312: no routing.
Net dut3/n4: no routing.
Net dut3/n5: no routing.
Net dut3/n6: no routing.
Net dut3/n7: no routing.
Net dut3/n8: no routing.
Net dut3/n9: no routing.
Net dut3/n10: no routing.
Net dut3/n25: no routing.
Net dut3/n30: no routing.
Net dut3/n31: no routing.
Net dut3/n38: no routing.
Net dut3/n313: no routing.
Net dut3/n314: no routing.
Net dut3/n315: no routing.
Net dut3/n316: no routing.
Net dut3/n317: no routing.
Net dut3/n318: no routing.
Net dut3/n319: no routing.
Net dut3/n320: no routing.
Net dut3/n321: no routing.
Net dut3/n322: no routing.
Net dut3/n323: no routing.
Net dut3/n324: no routing.
Net dut3/n325: no routing.
Net dut3/n326: no routing.
Net dut3/n327: no routing.
Net dut3/n328: no routing.
Net dut3/n329: no routing.
Net dut3/n330: no routing.
Net dut3/n331: no routing.
Net dut3/n332: no routing.
Net dut3/n333: no routing.
Net dut3/n335: no routing.
Net dut3/n336: no routing.
Net dut3/n346: no routing.
Net dut3/n347: no routing.
Net dut3/n363: no routing.
Net dut3/n364: no routing.
Net dut3/n365: no routing.
Net dut3/n366: no routing.
Net dut3/n367: no routing.
Net dut3/n368: no routing.
Net dut3/n369: no routing.
Net dut3/n370: no routing.
Net dut3/n371: no routing.
Net dut3/n372: no routing.
Net dut3/n377: no routing.
Net dut3/n378: no routing.
Net dut3/n379: no routing.
Net dut3/n380: no routing.
Net dut3/n381: no routing.
Net dut3/n382: no routing.
Net dut4/N92: no routing.
Net dut4/N93: no routing.
Net dut4/N94: no routing.
Net dut4/N95: no routing.
Net dut4/N96: no routing.
Net dut4/N97: no routing.
Net dut4/N98: no routing.
Net dut4/N99: no routing.
Net dut4/N100: no routing.
Net dut4/N101: no routing.
Net dut4/N102: no routing.
Net dut4/N103: no routing.
Net dut4/N104: no routing.
Net dut4/N105: no routing.
Net dut4/N106: no routing.
Net dut4/N107: no routing.
Net dut4/N108: no routing.
Net dut4/N109: no routing.
Net dut4/N110: no routing.
Net dut4/N111: no routing.
Net dut4/N112: no routing.
Net dut4/N113: no routing.
Net dut4/N114: no routing.
Net dut4/N115: no routing.
Net dut4/N116: no routing.
Net dut4/N117: no routing.
Net dut4/N118: no routing.
Net dut4/N119: no routing.
Net dut4/N120: no routing.
Net dut4/N121: no routing.
Net dut4/N122: no routing.
Net dut4/N123: no routing.
Net dut4/N124: no routing.
Net dut4/N125: no routing.
Net dut4/N126: no routing.
Net dut4/N127: no routing.
Net dut4/N128: no routing.
Net dut4/N129: no routing.
Net dut4/N130: no routing.
Net dut4/N131: no routing.
Net dut4/N132: no routing.
Net dut4/N133: no routing.
Net dut4/N158: no routing.
Net dut4/N159: no routing.
Net dut4/N160: no routing.
Net dut4/N178: no routing.
Net dut4/n10: no routing.
Net dut4/n11: no routing.
Net dut4/n12: no routing.
Net dut4/n13: no routing.
Net dut4/n14: no routing.
Net dut4/n16: no routing.
Net dut4/n18: no routing.
Net dut4/n19: no routing.
Net dut4/n21: no routing.
Net dut4/n22: no routing.
Net dut4/n24: no routing.
Net dut4/n27: no routing.
Net dut4/n28: no routing.
Net dut4/n29: no routing.
Net dut4/n30: no routing.
Net dut4/n31: no routing.
Net dut4/n33: no routing.
Net dut4/n35: no routing.
Net dut4/n36: no routing.
Net dut4/n37: no routing.
Net dut4/n38: no routing.
Net dut4/n39: no routing.
Net dut4/n41: no routing.
Net dut4/n42: no routing.
Net dut4/n43: no routing.
Net dut4/n44: no routing.
Net dut4/n45: no routing.
Net dut4/n48: no routing.
Net dut4/n49: no routing.
Net dut4/n50: no routing.
Net dut4/n51: no routing.
Net dut4/n52: no routing.
Net dut4/n53: no routing.
Net dut4/n54: no routing.
Net dut4/n55: no routing.
Net dut4/n56: no routing.
Net dut4/n58: no routing.
Net dut4/n59: no routing.
Net dut4/n62: no routing.
Net dut4/n63: no routing.
Net dut4/n64: no routing.
Net dut4/n65: no routing.
Net dut4/n66: no routing.
Net dut4/n67: no routing.
Net dut4/n70: no routing.
Net dut4/n71: no routing.
Net dut4/n72: no routing.
Net dut4/n73: no routing.
Net dut4/n74: no routing.
Net dut4/n75: no routing.
Net dut4/n78: no routing.
Net dut4/n79: no routing.
Net dut4/n80: no routing.
Net dut4/n81: no routing.
Net dut4/n82: no routing.
Net dut4/n83: no routing.
Net dut4/n86: no routing.
Net dut4/n87: no routing.
Net dut4/n88: no routing.
Net dut4/n89: no routing.
Net dut4/n90: no routing.
Net dut4/n91: no routing.
Net dut4/n92: no routing.
Net dut4/n95: no routing.
Net dut4/n96: no routing.
Net dut4/n97: no routing.
Net dut4/n98: no routing.
Net dut4/n99: no routing.
Net dut4/n101: no routing.
Net dut4/n102: no routing.
Net dut4/n104: no routing.
Net dut4/n105: no routing.
Net dut4/n106: no routing.
Net dut4/n110: no routing.
Net dut4/n111: no routing.
Net dut4/n112: no routing.
Net dut4/n113: no routing.
Net dut4/n114: no routing.
Net dut4/n115: no routing.
Net dut4/n116: no routing.
Net dut4/n117: no routing.
Net dut4/n118: no routing.
Net dut4/n119: no routing.
Net dut4/n120: no routing.
Net dut4/n121: no routing.
Net dut4/n122: no routing.
Net dut4/n124: no routing.
Net dut4/n126: no routing.
Net dut4/n128: no routing.
Net dut4/n130: no routing.
Net dut4/n132: no routing.
Net dut4/n134: no routing.
Net dut4/n136: no routing.
Net dut4/n138: no routing.
Net dut4/n140: no routing.
Net dut4/n142: no routing.
Net dut4/n144: no routing.
Net dut4/n146: no routing.
Net dut4/n148: no routing.
Net dut4/n150: no routing.
Net dut4/n152: no routing.
Net dut4/n154: no routing.
Net dut4/n26: no routing.
Net dut4/n32: no routing.
Net dut4/n34: no routing.
Net dut4/n40: no routing.
Net dut4/n46: no routing.
Net dut4/n47: no routing.
Net dut4/n57: no routing.
Net dut4/n60: no routing.
Net dut4/n61: no routing.
Net dut4/n68: no routing.
Net dut4/n69: no routing.
Net dut4/n76: no routing.
Net dut4/n77: no routing.
Net dut4/n84: no routing.
Net dut4/n85: no routing.
Net dut4/n93: no routing.
Net dut4/n94: no routing.
Net dut4/n100: no routing.
Net dut4/n103: no routing.
Net dut4/n107: no routing.
Net dut4/n108: no routing.
Net dut4/n109: no routing.
Net dut4/n156: no routing.
Net dut4/n157: no routing.
Net dut4/n158: no routing.
Net dut4/n159: no routing.
Net dut4/n160: no routing.
Net dut4/n161: no routing.
Net dut4/n162: no routing.
Net dut4/n163: no routing.
Net dut4/n164: no routing.
Net dut4/n165: no routing.
Net dut4/n166: no routing.
Net dut4/n167: no routing.
Net dut4/n168: no routing.
Net dut4/n169: no routing.
Net dut4/n170: no routing.
Net dut4/n171: no routing.
Net dut4/n172: no routing.
Net dut4/n173: no routing.
Net dut4/n174: no routing.
Net dut4/n175: no routing.
Net dut4/n176: no routing.
Net dut4/n177: no routing.
Net dut4/n178: no routing.
Net dut4/n179: no routing.
Net dut4/n180: no routing.
**WARN: (SOCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000

Begin Summary 
    1000 Problem(s) [ 98]: Net has no global routing and no special routing.
    1000 total info(s) created.
End Summary

End Time: Sat Aug 17 16:12:37 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 7 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=397.8M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.1 mem=397.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.6 mem=397.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1856 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1979 #term=8350 #term/net=4.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=22
stdCell: 1856 single + 0 double + 0 multi
Total standard cell length = 9.7801 (mm), area = 0.0281 (mm^2)


Average module density = 0.842.
Density for module 'dut2' = 0.738.
       = stdcell_area 1736 (2043 um^2) / alloc_area 2352 (2768 um^2).
Density for the rest of the design = 0.851.
       = stdcell_area 22118 (26026 um^2) / alloc_area 26004 (30599 um^2).
Pin Density = 0.350.
            = total # of pins 8350 / total Instance area 23854.





Iteration  1: Total net bbox = 5.446e+03 (2.78e+03 2.67e+03)
              Est.  stn bbox = 5.446e+03 (2.78e+03 2.67e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 401.6M
Iteration  2: Total net bbox = 5.446e+03 (2.78e+03 2.67e+03)
              Est.  stn bbox = 5.446e+03 (2.78e+03 2.67e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 401.6M
Iteration  3: Total net bbox = 1.169e+04 (5.69e+03 6.00e+03)
              Est.  stn bbox = 1.169e+04 (5.69e+03 6.00e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 401.7M
Iteration  4: Total net bbox = 3.024e+04 (1.67e+04 1.35e+04)
              Est.  stn bbox = 3.024e+04 (1.67e+04 1.35e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 401.7M
Iteration  5: Total net bbox = 3.273e+04 (1.86e+04 1.41e+04)
              Est.  stn bbox = 3.273e+04 (1.86e+04 1.41e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 401.7M
Iteration  6: Total net bbox = 3.652e+04 (2.07e+04 1.59e+04)
              Est.  stn bbox = 3.652e+04 (2.07e+04 1.59e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 401.7M
Iteration  7: Total net bbox = 4.045e+04 (2.43e+04 1.61e+04)
              Est.  stn bbox = 5.327e+04 (3.20e+04 2.12e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 401.7M
Iteration  8: Total net bbox = 4.045e+04 (2.43e+04 1.61e+04)
              Est.  stn bbox = 5.327e+04 (3.20e+04 2.12e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 401.7M
Iteration  9: Total net bbox = 4.115e+04 (2.30e+04 1.82e+04)
              Est.  stn bbox = 4.115e+04 (2.30e+04 1.82e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 402.3M
Iteration 10: Total net bbox = 4.461e+04 (2.63e+04 1.83e+04)
              Est.  stn bbox = 5.802e+04 (3.43e+04 2.37e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 402.3M
Iteration 11: Total net bbox = 4.709e+04 (2.87e+04 1.84e+04)
              Est.  stn bbox = 6.067e+04 (3.69e+04 2.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 402.3M
*** cost = 4.709e+04 (2.87e+04 1.84e+04) (cpu for global=0:00:02.7) real=0:00:02.0***
Core Placement runtime cpu: 0:00:02.1 real: 0:00:02.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 4.830e+04 = 2.955e+04 H + 1.876e+04 V
wire length = 4.277e+04 = 2.424e+04 H + 1.854e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        35.26 um
  inst (dut5/dut2/U159) with max move: (145.14, 40.59) -> (115.62, 46.33)
  mean    (X+Y) =         4.59 um
Total instances flipped : 50
Total instances moved : 1419
*** cpu=0:00:00.1   mem=402.3M  mem(used)=0.0M***
Total net length = 4.283e+04 (2.424e+04 1.859e+04) (ext = 6.472e+02)
*** End of Placement (cpu=0:00:07.2, real=0:00:08.0, mem=402.3M) ***

default core: bins with density >  0.75 =   75 % ( 36 / 48 )
*** Free Virtual Timing Model ...(mem=402.3M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.3M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=402.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=206, multi-gpins=412, moved blk term=0/105

Phase 1a route (0:00:00.0 402.3M):
Est net length = 5.595e+04um = 2.978e+04H + 2.616e+04V
Usage: (16.0%H 17.7%V) = (3.598e+04um 4.616e+04um) = (17468 16074)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.593e+04um 4.621e+04um) = (17444 16091)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)

Phase 1c route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1d route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1e route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.11%
--------------------------------------
  0:	0	 0.00%	29	 0.46%
  1:	0	 0.00%	53	 0.84%
  2:	0	 0.00%	94	 1.50%
  3:	0	 0.00%	43	 0.69%
  4:	2	 0.03%	12	 0.19%
  5:	4	 0.06%	11	 0.18%
  6:	6	 0.09%	29	 0.46%
  7:	14	 0.22%	71	 1.13%
  8:	44	 0.70%	126	 2.01%
  9:	68	 1.08%	323	 5.15%
 10:	128	 2.02%	480	 7.65%
 11:	265	 4.19%	772	12.30%
 12:	538	 8.51%	1225	19.52%
 13:	775	12.25%	1182	18.83%
 14:	1086	17.17%	1017	16.20%
 15:	1288	20.36%	757	12.06%
 16:	1185	18.74%	13	 0.21%
 17:	574	 9.08%	8	 0.13%
 18:	233	 3.68%	18	 0.29%
 20:	115	 1.82%	6	 0.10%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 402.301M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 402.3M):


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 18.1%V) = (3.693e+04um 4.735e+04um) = (17928 16488)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	58	 0.92%
  2:	0	 0.00%	87	 1.39%
  3:	0	 0.00%	43	 0.69%
  4:	5	 0.08%	11	 0.18%
  5:	10	 0.16%	17	 0.27%
  6:	5	 0.08%	44	 0.70%
  7:	27	 0.43%	72	 1.15%
  8:	51	 0.81%	136	 2.17%
  9:	68	 1.08%	352	 5.61%
 10:	158	 2.50%	440	 7.01%
 11:	291	 4.60%	758	12.08%
 12:	527	 8.33%	1235	19.68%
 13:	796	12.58%	1171	18.66%
 14:	1079	17.06%	1002	15.97%
 15:	1257	19.87%	759	12.09%
 16:	1155	18.26%	12	 0.19%
 17:	550	 8.70%	8	 0.13%
 18:	231	 3.65%	18	 0.29%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 402.3M) ***


Total length: 5.828e+04um, number of vias: 17242
M1(H) length: 2.303e+00um, number of vias: 8328
M2(V) length: 2.284e+04um, number of vias: 7508
M3(H) length: 2.636e+04um, number of vias: 1093
M4(V) length: 5.886e+03um, number of vias: 289
M5(H) length: 3.033e+03um, number of vias: 22
M6(V) length: 1.624e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.1 402.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=402.3M) ***
Peak Memory Usage was 402.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=402.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.301M)
************ Recovering area ***************
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.2 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 402.3M) ***
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 84.123% **

*** starting 1-st reclaim pass: 1432 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 84.123% **
*** Finished Area Reclaim (0:00:00.8) ***
*** Starting sequential cell resizing ***
density before resizing = 84.123%

*summary:      0 instances changed cell type
density after resizing = 84.123%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=402.3M) ***
*** Starting trialRoute (mem=402.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=206, multi-gpins=412, moved blk term=0/105

Phase 1a route (0:00:00.0 402.3M):
Est net length = 5.595e+04um = 2.978e+04H + 2.616e+04V
Usage: (16.0%H 17.7%V) = (3.598e+04um 4.616e+04um) = (17468 16074)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.593e+04um 4.621e+04um) = (17444 16091)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)

Phase 1c route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1d route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1e route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Usage: (15.9%H 17.7%V) = (3.574e+04um 4.612e+04um) = (17350 16062)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.11%
--------------------------------------
  0:	0	 0.00%	29	 0.46%
  1:	0	 0.00%	53	 0.84%
  2:	0	 0.00%	94	 1.50%
  3:	0	 0.00%	43	 0.69%
  4:	2	 0.03%	12	 0.19%
  5:	4	 0.06%	11	 0.18%
  6:	6	 0.09%	29	 0.46%
  7:	14	 0.22%	71	 1.13%
  8:	44	 0.70%	126	 2.01%
  9:	68	 1.08%	323	 5.15%
 10:	128	 2.02%	480	 7.65%
 11:	265	 4.19%	772	12.30%
 12:	538	 8.51%	1225	19.52%
 13:	775	12.25%	1182	18.83%
 14:	1086	17.17%	1017	16.20%
 15:	1288	20.36%	757	12.06%
 16:	1185	18.74%	13	 0.21%
 17:	574	 9.08%	8	 0.13%
 18:	233	 3.68%	18	 0.29%
 20:	115	 1.82%	6	 0.10%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 402.301M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 402.3M):


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 18.1%V) = (3.693e+04um 4.735e+04um) = (17928 16488)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	58	 0.92%
  2:	0	 0.00%	87	 1.39%
  3:	0	 0.00%	43	 0.69%
  4:	5	 0.08%	11	 0.18%
  5:	10	 0.16%	17	 0.27%
  6:	5	 0.08%	44	 0.70%
  7:	27	 0.43%	72	 1.15%
  8:	51	 0.81%	136	 2.17%
  9:	68	 1.08%	352	 5.61%
 10:	158	 2.50%	440	 7.01%
 11:	291	 4.60%	758	12.08%
 12:	527	 8.33%	1235	19.68%
 13:	796	12.58%	1171	18.66%
 14:	1079	17.06%	1002	15.97%
 15:	1257	19.87%	759	12.09%
 16:	1155	18.26%	12	 0.19%
 17:	550	 8.70%	8	 0.13%
 18:	231	 3.65%	18	 0.29%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 402.3M) ***


Total length: 5.828e+04um, number of vias: 17242
M1(H) length: 2.303e+00um, number of vias: 8328
M2(V) length: 2.284e+04um, number of vias: 7508
M3(H) length: 2.636e+04um, number of vias: 1093
M4(V) length: 5.886e+03um, number of vias: 289
M5(H) length: 3.033e+03um, number of vias: 22
M6(V) length: 1.624e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.1 402.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=402.3M) ***
Peak Memory Usage was 402.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=402.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.301M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.2 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 402.3M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 402.3M **
*info: Start fixing DRV (Mem = 402.30M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (402.3M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 48 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=402.3M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.841233
Start fixing design rules ... (0:00:00.0 402.3M)
Done fixing design rule (0:00:00.8 402.3M)

Summary:
8 buffers added on 4 nets (with 7 drivers resized)

Density after buffering = 0.843455
*** Completed dpFixDRCViolation (0:00:00.9 402.3M)

*** Starting trialRoute (mem=402.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=212, multi-gpins=424, moved blk term=0/105

Phase 1a route (0:00:00.0 402.3M):
Est net length = 5.590e+04um = 2.971e+04H + 2.619e+04V
Usage: (15.9%H 17.7%V) = (3.591e+04um 4.622e+04um) = (17434 16094)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.586e+04um 4.627e+04um) = (17409 16111)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)

Phase 1c route (0:00:00.0 402.3M):
Usage: (15.8%H 17.7%V) = (3.569e+04um 4.619e+04um) = (17329 16085)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1d route (0:00:00.0 402.3M):
Usage: (15.8%H 17.7%V) = (3.569e+04um 4.619e+04um) = (17329 16085)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1e route (0:00:00.0 402.3M):
Usage: (15.8%H 17.7%V) = (3.569e+04um 4.619e+04um) = (17329 16085)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Usage: (15.8%H 17.7%V) = (3.569e+04um 4.619e+04um) = (17329 16085)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.11%
--------------------------------------
  0:	0	 0.00%	31	 0.49%
  1:	0	 0.00%	51	 0.81%
  2:	0	 0.00%	94	 1.50%
  3:	0	 0.00%	43	 0.69%
  4:	2	 0.03%	12	 0.19%
  5:	4	 0.06%	11	 0.18%
  6:	6	 0.09%	30	 0.48%
  7:	14	 0.22%	72	 1.15%
  8:	39	 0.62%	122	 1.94%
  9:	71	 1.12%	324	 5.16%
 10:	127	 2.01%	488	 7.78%
 11:	267	 4.22%	771	12.28%
 12:	538	 8.51%	1219	19.42%
 13:	772	12.21%	1189	18.95%
 14:	1098	17.36%	1011	16.11%
 15:	1269	20.06%	756	12.05%
 16:	1195	18.89%	13	 0.21%
 17:	574	 9.08%	8	 0.13%
 18:	234	 3.70%	18	 0.29%
 20:	115	 1.82%	6	 0.10%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 402.301M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 402.3M):


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 18.2%V) = (3.687e+04um 4.739e+04um) = (17901 16501)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	56	 0.89%
  2:	0	 0.00%	89	 1.42%
  3:	0	 0.00%	43	 0.69%
  4:	5	 0.08%	11	 0.18%
  5:	9	 0.14%	17	 0.27%
  6:	6	 0.09%	43	 0.69%
  7:	25	 0.40%	77	 1.23%
  8:	46	 0.73%	132	 2.10%
  9:	74	 1.17%	349	 5.56%
 10:	156	 2.47%	448	 7.14%
 11:	294	 4.65%	755	12.03%
 12:	524	 8.28%	1232	19.63%
 13:	790	12.49%	1179	18.79%
 14:	1097	17.34%	996	15.87%
 15:	1240	19.60%	759	12.09%
 16:	1162	18.37%	11	 0.18%
 17:	550	 8.70%	8	 0.13%
 18:	232	 3.67%	18	 0.29%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 402.3M) ***


Total length: 5.828e+04um, number of vias: 17253
M1(H) length: 2.303e+00um, number of vias: 8344
M2(V) length: 2.298e+04um, number of vias: 7504
M3(H) length: 2.630e+04um, number of vias: 1098
M4(V) length: 5.785e+03um, number of vias: 283
M5(H) length: 3.041e+03um, number of vias: 22
M6(V) length: 1.620e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.1 402.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=402.3M) ***
Peak Memory Usage was 402.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=402.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.301M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.2 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 402.3M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   411
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 402.30M).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 402.3M **
*** Starting optFanout (402.3M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 48 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=402.3M) ***
Start fixing timing ... (0:00:00.0 402.3M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 402.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.843455
*** Completed optFanout (0:00:00.1 402.3M)

**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 402.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 84.345% **

*** starting 1-st reclaim pass: 1440 instances 
*** starting 2-nd reclaim pass: 47 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 5 **
** Density Change = 0.035% **
** Density after area reclaim = 84.310% **
*** Finished Area Reclaim (0:00:00.8) ***
*** Starting trialRoute (mem=402.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=210, multi-gpins=420, moved blk term=0/105

Phase 1a route (0:00:00.0 402.3M):
Est net length = 5.590e+04um = 2.972e+04H + 2.619e+04V
Usage: (15.9%H 17.7%V) = (3.592e+04um 4.622e+04um) = (17437 16094)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 402.3M):
Usage: (15.9%H 17.7%V) = (3.586e+04um 4.627e+04um) = (17412 16111)
Overflow: 10 = 0 (0.00% H) + 10 (0.17% V)

Phase 1c route (0:00:00.0 402.3M):
Usage: (15.8%H 17.7%V) = (3.570e+04um 4.619e+04um) = (17332 16085)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1d route (0:00:00.0 402.3M):
Usage: (15.8%H 17.7%V) = (3.570e+04um 4.619e+04um) = (17332 16085)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1e route (0:00:00.0 402.3M):
Usage: (15.8%H 17.7%V) = (3.570e+04um 4.619e+04um) = (17332 16085)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Usage: (15.8%H 17.7%V) = (3.570e+04um 4.619e+04um) = (17332 16085)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.11%
--------------------------------------
  0:	0	 0.00%	31	 0.49%
  1:	0	 0.00%	51	 0.81%
  2:	0	 0.00%	94	 1.50%
  3:	0	 0.00%	43	 0.69%
  4:	2	 0.03%	12	 0.19%
  5:	4	 0.06%	11	 0.18%
  6:	6	 0.09%	30	 0.48%
  7:	14	 0.22%	72	 1.15%
  8:	39	 0.62%	122	 1.94%
  9:	71	 1.12%	323	 5.15%
 10:	127	 2.01%	488	 7.78%
 11:	267	 4.22%	770	12.27%
 12:	538	 8.51%	1224	19.50%
 13:	775	12.25%	1187	18.91%
 14:	1096	17.33%	1010	16.09%
 15:	1269	20.06%	756	12.05%
 16:	1192	18.85%	13	 0.21%
 17:	576	 9.11%	8	 0.13%
 18:	234	 3.70%	18	 0.29%
 20:	115	 1.82%	6	 0.10%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 402.301M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 402.3M):


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 18.2%V) = (3.688e+04um 4.739e+04um) = (17904 16501)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	8	 0.13%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	56	 0.89%
  2:	0	 0.00%	89	 1.42%
  3:	0	 0.00%	43	 0.69%
  4:	5	 0.08%	11	 0.18%
  5:	9	 0.14%	17	 0.27%
  6:	6	 0.09%	43	 0.69%
  7:	25	 0.40%	77	 1.23%
  8:	46	 0.73%	132	 2.10%
  9:	74	 1.17%	348	 5.54%
 10:	156	 2.47%	447	 7.12%
 11:	294	 4.65%	756	12.05%
 12:	524	 8.28%	1236	19.69%
 13:	793	12.54%	1177	18.75%
 14:	1094	17.30%	995	15.85%
 15:	1241	19.62%	759	12.09%
 16:	1160	18.34%	11	 0.18%
 17:	551	 8.71%	8	 0.13%
 18:	232	 3.67%	18	 0.29%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 402.3M) ***


Total length: 5.827e+04um, number of vias: 17254
M1(H) length: 2.303e+00um, number of vias: 8344
M2(V) length: 2.297e+04um, number of vias: 7506
M3(H) length: 2.630e+04um, number of vias: 1097
M4(V) length: 5.792e+03um, number of vias: 283
M5(H) length: 3.041e+03um, number of vias: 22
M6(V) length: 1.620e+02um, number of vias: 2
M7(H) length: 4.510e+00um
*** Completed Phase 2 route (0:00:00.0 402.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=402.3M) ***
Peak Memory Usage was 402.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=402.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 402.301M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.2 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 402.3M)
Number of Loop : 0
Start delay calculation (mem=402.301M)...
Delay calculation completed.
(0:00:00.1 402.301M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 402.3M) ***
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 402.3M **
*** Timing Is met
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 402.3M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=402.3M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.0 mem=402.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.5 mem=402.3M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=1864 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1987 #term=8366 #term/net=4.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=22
stdCell: 1864 single + 0 double + 0 multi
Total standard cell length = 9.8019 (mm), area = 0.0281 (mm^2)


Average module density = 0.844.
Density for module 'dut2' = 0.740.
       = stdcell_area 1740 (2047 um^2) / alloc_area 2352 (2768 um^2).
Density for the rest of the design = 0.852.
       = stdcell_area 22167 (26084 um^2) / alloc_area 26004 (30599 um^2).
Pin Density = 0.350.
            = total # of pins 8366 / total Instance area 23907.





Iteration 11: Total net bbox = 4.546e+04 (2.65e+04 1.90e+04)
              Est.  stn bbox = 5.911e+04 (3.44e+04 2.47e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 405.0M
Iteration 12: Total net bbox = 4.814e+04 (2.91e+04 1.90e+04)
              Est.  stn bbox = 6.202e+04 (3.73e+04 2.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 404.1M
*** cost = 4.814e+04 (2.91e+04 1.90e+04) (cpu for global=0:00:00.8) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.7 real: 0:00:00.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 4.916e+04 = 2.979e+04 H + 1.937e+04 V
wire length = 4.367e+04 = 2.459e+04 H + 1.908e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        23.78 um
  inst (dut3/U14) with max move: (104.14, 83.64) -> (83.23, 80.77)
  mean    (X+Y) =         4.56 um
Total instances flipped : 45
Total instances moved : 1486
*** cpu=0:00:00.1   mem=402.9M  mem(used)=0.0M***
Total net length = 4.372e+04 (2.461e+04 1.910e+04) (ext = 6.587e+02)
*** End of Placement (cpu=0:00:05.7, real=0:00:06.0, mem=402.9M) ***

default core: bins with density >  0.75 =   75 % ( 36 / 48 )
*** Free Virtual Timing Model ...(mem=402.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:21, real = 0: 0:22, mem = 402.9M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 2 logical insts of cell TIELOM with prefix LTIE

INFO: Total Number of Tie Cells (TIELOM) placed: 2
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 4 logical insts of cell TIEHIM with prefix HTIE

INFO: Total Number of Tie Cells (TIEHIM) placed: 4
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> selectObject Module dut2
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: SCAN_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: Uart_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: Ref_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (326) instances, and (0) nets in Clock Ref_clk.
*** Changed status on (100) instances, and (0) nets in Clock Uart_clk.
*** Changed status on (0) instances, and (0) nets in Clock SCAN_CLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Ref_clk.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Uart_clk.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock SCAN_CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 402.910M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 402.910M)

Start to trace clock trees ...
*** Begin Tracer (mem=402.9M) ***
Tracing Clock SCAN_CLK ...
Tracing Clock Uart_clk ...
 ** Pin scan_clk_uart_clk_mux/U1/Y is a crossover pin between Clock SCAN_CLK and Uart_clk
Tracing Clock Ref_clk ...
 ** Pin scan_clk_ref_clk_mux/U1/Y is a crossover pin between Clock SCAN_CLK and Ref_clk
*** End Tracer (mem=402.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 402.910M)

****** Clock Tree (SCAN_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 413
Nr.          Rising  Sync Pins  : 413
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_rx_clk_mux_out (26-leaf) (maxFan=50) (mem=402.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  4 fence channel(s), 
 4 channel(s).
Trig. Edge Skew=5[429,434] N26 B1 G1 A8(8.0) L[2,2] score=1885 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_rx_clk_mux_out (cpu=0:00:00.2, real=0:00:01.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 1

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_tx_clk_mux_out (44-leaf) (maxFan=50) (mem=402.9M)

Trig. Edge Skew=8[471,480] N44 B1 G1 A8(8.0) L[2,2] score=1936 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_tx_clk_mux_out (cpu=0:00:00.4, real=0:00:00.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 2

Input_Pin:  (dut9/dut0/CK)
Output_Pin: (dut9/dut0/ECK)
Output_Net: (gated_clk)   
**** CK_START: TopDown Tree Construction for gated_clk (17-leaf) (maxFan=50) (mem=402.9M)

Trig. Edge Skew=4[429,433] N17 B1 G1 A8(8.0) L[2,2] score=1864 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for gated_clk (cpu=0:00:00.1, real=0:00:00.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 3

Input_Pin:  (scan_clk_ref_clk_mux/U1/B1)
Output_Pin: (scan_clk_ref_clk_mux/U1/Y)
Output_Net: (scan_clk_ref_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_ref_clk_mux_out (308-leaf) (1 macro model) (maxFan=50) (mem=402.9M)

Trig. Edge Skew=58[865,923] N308 B13 G2 A47(46.7) L[3,5] C0/3 score=7494 cpu=0:00:12.0 mem=403M 

**** CK_END: TopDown Tree Construction for scan_clk_ref_clk_mux_out (cpu=0:00:12.2, real=0:00:12.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 4

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 5

Input_Pin:  (rx_div/U19/A0N)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=402.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 6

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 7

Input_Pin:  (rx_div/U19/B1)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 8

Input_Pin:  (rx_div/clk_reg_reg/CK)
Output_Pin: (rx_div/clk_reg_reg/QN)
Output_Net: (rx_div/n65)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=402.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 9

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 10

Input_Pin:  (tx_div/U19/A0N)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=402.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 11

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 12

Input_Pin:  (tx_div/U19/B1)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 13

Input_Pin:  (tx_div/clk_reg_reg/CK)
Output_Pin: (tx_div/clk_reg_reg/QN)
Output_Net: (tx_div/n16)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=402.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 14

Input_Pin:  (scan_clk_uart_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_clk_mux_out (23-leaf) (4 macro model) (maxFan=50) (mem=402.9M)

1: ckNode L0_0_INVX4M: loc not Legalized (251348 279232)=>(259940 276340) 5um
2: ckNode L0_0_INVX4M: loc not Legalized (238221 291572)=>(234520 287820) 3um
4: ckNode L0_0_INVX4M: loc not Legalized (268560 284094)=>(264040 276340) 6um
Trig. Edge Skew=62[1287,1350] N23 B11 G5 A53(53.3) L[1,8] C0/7 score=11646 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_clk_mux_out (cpu=0:00:00.3, real=0:00:01.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
11 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (SCAN_CLK)
Output_Net: (SCAN_CLK)   
**** CK_START: TopDown Tree Construction for SCAN_CLK (4-leaf) (4 macro model) (maxFan=50) (mem=402.9M)

5: ckNode L0_0_INVX2M: loc not Legalized (189030 295619)=>(186140 293560) 2um
6: ckNode L0_0_INVX2M: loc not Legalized (201320 295614)=>(198440 293560) 2um
Trig. Edge Skew=63[1364,1427] N4 B13 G5 A29(28.7) L[3,9] C1/7 score=11574 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for SCAN_CLK (cpu=0:00:00.1, real=0:00:00.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)

****** Clock Tree (Uart_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 271267(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 89
Nr.          Rising  Sync Pins  : 97
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 1

Input_Pin:  (rx_div/U19/A0N)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 2

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 3

Input_Pin:  (rx_div/U19/B1)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 4

Input_Pin:  (rx_div/clk_reg_reg/CK)
Output_Pin: (rx_div/clk_reg_reg/QN)
Output_Net: (rx_div/n65)   
*** Find 1 Excluded Nodes.
SubTree No: 5

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 6

Input_Pin:  (tx_div/U19/A0N)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 7

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 8

Input_Pin:  (tx_div/U19/B1)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 9

Input_Pin:  (tx_div/clk_reg_reg/CK)
Output_Pin: (tx_div/clk_reg_reg/QN)
Output_Net: (tx_div/n16)   
*** Find 1 Excluded Nodes.
SubTree No: 10

Input_Pin:  (scan_clk_uart_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (Uart_clk)
Output_Net: (Uart_clk)   
**** CK_START: TopDown Tree Construction for Uart_clk (1-leaf) (1 macro model) (maxFan=50) (mem=402.9M)

Trig. Edge Skew=63[1325,1388] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=2109 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for Uart_clk (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)

****** Clock Tree (Ref_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 20000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 324
Nr.          Rising  Sync Pins  : 325
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (dut9/dut0/CK)
Output_Pin: (dut9/dut0/ECK)
Output_Net: (gated_clk)   
SubTree No: 1

Input_Pin:  (scan_clk_ref_clk_mux/U1/A0)
Output_Pin: (scan_clk_ref_clk_mux/U1/Y)
Output_Net: (scan_clk_ref_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=402.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (Ref_clk)
Output_Net: (Ref_clk)   
**** CK_START: TopDown Tree Construction for Ref_clk (1-leaf) (1 macro model) (maxFan=50) (mem=402.9M)

Trig. Edge Skew=56[903,959] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=2018 cpu=0:00:00.0 mem=403M 

**** CK_END: TopDown Tree Construction for Ref_clk (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)



**** CK_START: Update Database (mem=402.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=402.9M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.37 um
  inst (scan_clk_uart_clk_mux_out__L3_I0) with max move: (126.69, 149.65) -> (191.06, 149.65)
  mean    (X+Y) =         6.53 um
Total instances moved : 301
*** cpu=0:00:00.0   mem=402.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 402.910M)
Resetting all latency settings from fanout cone of port 'Ref_clk'
Resetting all latency settings from fanout cone of port 'Uart_clk'
Resetting all latency settings from fanout cone of port 'SCAN_CLK'
Resetting all latency settings from fanout cone of pin 'dut9/dut0/ECK'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'dut9/dut0/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=402.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 402.914M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 413
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut5/dut5/q2_reg[4]/CK 1707.2(ps)
Min trig. edge delay at sink(R): dut6/uut2/parity_bit_reg/CK 1368.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1368.5~1707.2(ps)      0~100000(ps)        
Fall Phase Delay               : 1414.5~1744.4(ps)      0~100000(ps)        
Trig. Edge Skew                : 338.7(ps)              200(ps)             
Rise Skew                      : 338.7(ps)              
Fall Skew                      : 329.9(ps)              
Max. Rise Buffer Tran.         : 465.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 302.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 333.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 152(ps)                400(ps)             
Min. Rise Buffer Tran.         : 25.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 53.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 52.2(ps)               0(ps)               

view setup1_analysis_view : skew = 338.7ps (required = 200ps)
view setup2_analysis_view : skew = 338.7ps (required = 200ps)
view setup3_analysis_view : skew = 338.7ps (required = 200ps)
view hold1_analysis_view : skew = 149ps (required = 200ps)
view hold2_analysis_view : skew = 149ps (required = 200ps)
view hold3_analysis_view : skew = 149ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): rx_div/counter_reg[2]/CK 1545.6(ps)
Min trig. edge delay at sink(R): dut6/uut2/parity_bit_reg/CK 1330.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1330.9~1545.6(ps)      0~271267(ps)        
Fall Phase Delay               : 1376.9~1596.6(ps)      0~271267(ps)        
Trig. Edge Skew                : 214.7(ps)              200(ps)             
Rise Skew                      : 214.7(ps)              
Fall Skew                      : 219.7(ps)              
Max. Rise Buffer Tran.         : 444.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 299.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 106.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 91.2(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 53.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 52.2(ps)               0(ps)               

view setup1_analysis_view : skew = 214.7ps (required = 200ps)
view setup2_analysis_view : skew = 214.7ps (required = 200ps)
view setup3_analysis_view : skew = 214.7ps (required = 200ps)
view hold1_analysis_view : skew = 104.5ps (required = 200ps)
view hold2_analysis_view : skew = 104.5ps (required = 200ps)
view hold3_analysis_view : skew = 104.5ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut3/reg_file_reg[13][7]/CK 967.1(ps)
Min trig. edge delay at sink(R): dut4/out_valid_reg/CK 924.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 924.4~967.1(ps)        0~20000(ps)         
Fall Phase Delay               : 867~892.5(ps)          0~20000(ps)         
Trig. Edge Skew                : 42.7(ps)               200(ps)             
Rise Skew                      : 42.7(ps)               
Fall Skew                      : 25.5(ps)               
Max. Rise Buffer Tran.         : 333.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 202.1(ps)              400(ps)             
Max. Rise Sink Tran.           : 333.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 152(ps)                400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 57.6(ps)               0(ps)               

view setup1_analysis_view : skew = 42.7ps (required = 200ps)
view setup2_analysis_view : skew = 42.7ps (required = 200ps)
view setup3_analysis_view : skew = 42.7ps (required = 200ps)
view hold1_analysis_view : skew = 51.1ps (required = 200ps)
view hold2_analysis_view : skew = 51.1ps (required = 200ps)
view hold3_analysis_view : skew = 51.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Sat Aug 17 16:19:44 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.40%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.20%
#
#  56 nets (2.69%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5028 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 260 um.
#Total wire length on LAYER METAL3 = 2835 um.
#Total wire length on LAYER METAL4 = 1748 um.
#Total wire length on LAYER METAL5 = 154 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 31 um.
#Total number of vias = 1194
#Up-Via Summary (total 1194):
#           
#-----------------------
#  Metal 1          455
#  Metal 2          438
#  Metal 3          287
#  Metal 4           10
#  Metal 5            2
#  Metal 6            2
#-----------------------
#                  1194 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 91.7% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 402.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5191 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 75 um.
#Total wire length on LAYER METAL3 = 2899 um.
#Total wire length on LAYER METAL4 = 2214 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1687
#Up-Via Summary (total 1687):
#           
#-----------------------
#  Metal 1          527
#  Metal 2          521
#  Metal 3          639
#-----------------------
#                  1687 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Aug 17 16:19:48 2024
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 413
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut5/dut5/q2_reg[1]/CK 1740.4(ps)
Min trig. edge delay at sink(R): dut2/dut3/p_data_reg[4]/CK 1438.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1438.6~1740.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1459.8~1771.5(ps)      0~100000(ps)        
Trig. Edge Skew                : 301.8(ps)              200(ps)             
Rise Skew                      : 301.8(ps)              
Fall Skew                      : 311.7(ps)              
Max. Rise Buffer Tran.         : 480.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 315(ps)                400(ps)             
Max. Rise Sink Tran.           : 347.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 158.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 25.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               

view setup1_analysis_view : skew = 301.8ps (required = 200ps)
view setup2_analysis_view : skew = 301.8ps (required = 200ps)
view setup3_analysis_view : skew = 301.8ps (required = 200ps)
view hold1_analysis_view : skew = 116.8ps (required = 200ps)
view hold2_analysis_view : skew = 116.8ps (required = 200ps)
view hold3_analysis_view : skew = 116.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): rx_div/counter_reg[2]/CK 1598.3(ps)
Min trig. edge delay at sink(R): dut2/dut3/p_data_reg[4]/CK 1400.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1400.7~1598.3(ps)      0~271267(ps)        
Fall Phase Delay               : 1490.5~1650.8(ps)      0~271267(ps)        
Trig. Edge Skew                : 197.6(ps)              200(ps)             
Rise Skew                      : 197.6(ps)              
Fall Skew                      : 160.3(ps)              
Max. Rise Buffer Tran.         : 468.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 314.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 109.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 93.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               

view setup1_analysis_view : skew = 197.6ps (required = 200ps)
view setup2_analysis_view : skew = 197.6ps (required = 200ps)
view setup3_analysis_view : skew = 197.6ps (required = 200ps)
view hold1_analysis_view : skew = 83ps (required = 200ps)
view hold2_analysis_view : skew = 83ps (required = 200ps)
view hold3_analysis_view : skew = 83ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut3/reg_file_reg[0][7]/CK 990.2(ps)
Min trig. edge delay at sink(R): dut4/out_valid_reg/CK 930.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 930.1~990.2(ps)        0~20000(ps)         
Fall Phase Delay               : 874.9~908.2(ps)        0~20000(ps)         
Trig. Edge Skew                : 60.1(ps)               200(ps)             
Rise Skew                      : 60.1(ps)               
Fall Skew                      : 33.3(ps)               
Max. Rise Buffer Tran.         : 333.7(ps)              400(ps)             
Max. Fall Buffer Tran.         : 202(ps)                400(ps)             
Max. Rise Sink Tran.           : 347.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 158.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.8(ps)               0(ps)               

view setup1_analysis_view : skew = 60.1ps (required = 200ps)
view setup2_analysis_view : skew = 60.1ps (required = 200ps)
view setup3_analysis_view : skew = 60.1ps (required = 200ps)
view hold1_analysis_view : skew = 61.6ps (required = 200ps)
view hold2_analysis_view : skew = 61.6ps (required = 200ps)
view hold3_analysis_view : skew = 61.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'SCAN_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'Uart_clk' is redundant
View 'setup3_analysis_view' in clock tree 'Uart_clk' is redundant
View 'hold2_analysis_view' in clock tree 'Uart_clk' is redundant
View 'hold3_analysis_view' in clock tree 'Uart_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'Ref_clk' is redundant
View 'setup3_analysis_view' in clock tree 'Ref_clk' is redundant
View 'hold2_analysis_view' in clock tree 'Ref_clk' is redundant
View 'hold3_analysis_view' in clock tree 'Ref_clk' is redundant
Selecting the worst MMMC view of clock tree 'SCAN_CLK' ...
Optimizing clock tree 'SCAN_CLK' in 'setup1_analysis_view' view ...

Calculating clk-route-only downstream delay for clock tree 'SCAN_CLK' ...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree SCAN_CLK has reconvergent cell(s).
Resized (CLKBUFX40M->BUFX32M): scan_clk_uart_rx_clk_mux_out__L1_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=402.9M) ***
Selecting the worst MMMC view of clock tree 'Uart_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=402.9M) ***
Selecting the worst MMMC view of clock tree 'Ref_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=402.9M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.05 um
  inst (scan_clk_uart_rx_clk_mux_out__L1_I0) with max move: (66.01, 138.17) -> (63.96, 138.17)
  mean    (X+Y) =         1.70 um
Total instances moved : 7
*** cpu=0:00:00.0   mem=402.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 402.914M)

globalDetailRoute

#Start globalDetailRoute on Sat Aug 17 16:19:48 2024
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#4 routed nets are extracted.
#    1 (0.05%) extracted nets are partially routed.
#52 routed nets are imported.
#1979 (94.96%) nets are without wires.
#49 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2084.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.40%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.20%
#
#  56 nets (2.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5191 um.
#Total half perimeter of net bounding box = 3308 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 75 um.
#Total wire length on LAYER METAL3 = 2899 um.
#Total wire length on LAYER METAL4 = 2214 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1687
#Up-Via Summary (total 1687):
#           
#-----------------------
#  Metal 1          527
#  Metal 2          521
#  Metal 3          639
#-----------------------
#                  1687 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 434.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 33.3% of the total area was rechecked for DRC, and 4.2% required routing.
#3.1% of the total area is being checked for drcs
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5193 um.
#Total half perimeter of net bounding box = 3308 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 75 um.
#Total wire length on LAYER METAL3 = 2897 um.
#Total wire length on LAYER METAL4 = 2216 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1685
#Up-Via Summary (total 1685):
#           
#-----------------------
#  Metal 1          527
#  Metal 2          519
#  Metal 3          639
#-----------------------
#                  1685 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#Total wire length = 5193 um.
#Total half perimeter of net bounding box = 3308 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 75 um.
#Total wire length on LAYER METAL3 = 2897 um.
#Total wire length on LAYER METAL4 = 2216 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1685
#Up-Via Summary (total 1685):
#           
#-----------------------
#  Metal 1          527
#  Metal 2          519
#  Metal 3          639
#-----------------------
#                  1685 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 434.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 434.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Aug 17 16:19:48 2024
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:00.4 mem=413.9M) ***
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 413
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut5/dut5/q2_reg[1]/CK 1740.4(ps)
Min trig. edge delay at sink(R): dut6/uut2/parity_bit_reg/CK 1450.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1450.8~1740.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1459.8~1771.5(ps)      0~100000(ps)        
Trig. Edge Skew                : 289.6(ps)              200(ps)             
Rise Skew                      : 289.6(ps)              
Fall Skew                      : 311.7(ps)              
Max. Rise Buffer Tran.         : 480.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 315(ps)                400(ps)             
Max. Rise Sink Tran.           : 347.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 158.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 25.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               

view setup1_analysis_view : skew = 289.6ps (required = 200ps)
view setup2_analysis_view : skew = 289.6ps (required = 200ps)
view setup3_analysis_view : skew = 289.6ps (required = 200ps)
view hold1_analysis_view : skew = 111.5ps (required = 200ps)
view hold2_analysis_view : skew = 111.5ps (required = 200ps)
view hold3_analysis_view : skew = 111.5ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): rx_div/counter_reg[2]/CK 1598.3(ps)
Min trig. edge delay at sink(R): dut6/uut2/parity_bit_reg/CK 1412.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1412.9~1598.3(ps)      0~271267(ps)        
Fall Phase Delay               : 1490.5~1650.8(ps)      0~271267(ps)        
Trig. Edge Skew                : 185.4(ps)              200(ps)             
Rise Skew                      : 185.4(ps)              
Fall Skew                      : 160.3(ps)              
Max. Rise Buffer Tran.         : 468.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 314.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 109.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 93.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               

view setup1_analysis_view : skew = 185.4ps (required = 200ps)
view setup2_analysis_view : skew = 185.4ps (required = 200ps)
view setup3_analysis_view : skew = 185.4ps (required = 200ps)
view hold1_analysis_view : skew = 77.7ps (required = 200ps)
view hold2_analysis_view : skew = 77.7ps (required = 200ps)
view hold3_analysis_view : skew = 77.7ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut3/reg_file_reg[0][7]/CK 990.2(ps)
Min trig. edge delay at sink(R): dut4/out_valid_reg/CK 930.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 930.1~990.2(ps)        0~20000(ps)         
Fall Phase Delay               : 874.9~908.2(ps)        0~20000(ps)         
Trig. Edge Skew                : 60.1(ps)               200(ps)             
Rise Skew                      : 60.1(ps)               
Fall Skew                      : 33.3(ps)               
Max. Rise Buffer Tran.         : 333.7(ps)              400(ps)             
Max. Fall Buffer Tran.         : 202(ps)                400(ps)             
Max. Rise Sink Tran.           : 347.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 158.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.8(ps)               0(ps)               

view setup1_analysis_view : skew = 60.1ps (required = 200ps)
view setup2_analysis_view : skew = 60.1ps (required = 200ps)
view setup3_analysis_view : skew = 60.1ps (required = 200ps)
view hold1_analysis_view : skew = 61.6ps (required = 200ps)
view hold2_analysis_view : skew = 61.6ps (required = 200ps)
view hold3_analysis_view : skew = 61.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'setup1_analysis_view' ...
The clock tree SCAN_CLK has crossover cell(s).
The clock tree Uart_clk has crossover cell(s).
The clock tree Ref_clk has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 413
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut5/dut5/q2_reg[1]/CK 1740.4(ps)
Min trig. edge delay at sink(R): dut6/uut2/parity_bit_reg/CK 1450.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1450.8~1740.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1459.8~1771.5(ps)      0~100000(ps)        
Trig. Edge Skew                : 289.6(ps)              200(ps)             
Rise Skew                      : 289.6(ps)              
Fall Skew                      : 311.7(ps)              
Max. Rise Buffer Tran.         : 480.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 315(ps)                400(ps)             
Max. Rise Sink Tran.           : 347.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 158.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 25.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               

view setup1_analysis_view : skew = 289.6ps (required = 200ps)
view setup2_analysis_view : skew = 289.6ps (required = 200ps)
view setup3_analysis_view : skew = 289.6ps (required = 200ps)
view hold1_analysis_view : skew = 111.5ps (required = 200ps)
view hold2_analysis_view : skew = 111.5ps (required = 200ps)
view hold3_analysis_view : skew = 111.5ps (required = 200ps)


Clock SCAN_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree Uart_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): rx_div/counter_reg[2]/CK 1598.3(ps)
Min trig. edge delay at sink(R): dut6/uut2/parity_bit_reg/CK 1412.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1412.9~1598.3(ps)      0~271267(ps)        
Fall Phase Delay               : 1490.5~1650.8(ps)      0~271267(ps)        
Trig. Edge Skew                : 185.4(ps)              200(ps)             
Rise Skew                      : 185.4(ps)              
Fall Skew                      : 160.3(ps)              
Max. Rise Buffer Tran.         : 468.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 314.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 109.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 93.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 54.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               

view setup1_analysis_view : skew = 185.4ps (required = 200ps)
view setup2_analysis_view : skew = 185.4ps (required = 200ps)
view setup3_analysis_view : skew = 185.4ps (required = 200ps)
view hold1_analysis_view : skew = 77.7ps (required = 200ps)
view hold2_analysis_view : skew = 77.7ps (required = 200ps)
view hold3_analysis_view : skew = 77.7ps (required = 200ps)


Clock Uart_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree Ref_clk has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): dut3/reg_file_reg[0][7]/CK 990.2(ps)
Min trig. edge delay at sink(R): dut4/out_valid_reg/CK 930.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 930.1~990.2(ps)        0~20000(ps)         
Fall Phase Delay               : 874.9~908.2(ps)        0~20000(ps)         
Trig. Edge Skew                : 60.1(ps)               200(ps)             
Rise Skew                      : 60.1(ps)               
Fall Skew                      : 33.3(ps)               
Max. Rise Buffer Tran.         : 333.7(ps)              400(ps)             
Max. Fall Buffer Tran.         : 202(ps)                400(ps)             
Max. Rise Sink Tran.           : 347.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 158.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.8(ps)               0(ps)               

view setup1_analysis_view : skew = 60.1ps (required = 200ps)
view setup2_analysis_view : skew = 60.1ps (required = 200ps)
view setup3_analysis_view : skew = 60.1ps (required = 200ps)
view hold1_analysis_view : skew = 61.6ps (required = 200ps)
view hold2_analysis_view : skew = 61.6ps (required = 200ps)
view hold3_analysis_view : skew = 61.6ps (required = 200ps)


Clock Ref_clk has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide SYS_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:18.0, real=0:00:19.0, mem=413.9M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=413.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 56
There are 56 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 56 prerouted nets with extraSpace.
Number of multi-gpin terms=213, multi-gpins=427, moved blk term=0/98

Phase 1a route (0:00:00.0 413.9M):
Est net length = 5.496e+04um = 3.016e+04H + 2.480e+04V
Usage: (20.9%H 21.0%V) = (4.710e+04um 5.495e+04um) = (22883 19094)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)
Number obstruct path=20 reroute=0

There are 56 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.706e+04um 5.499e+04um) = (22864 19109)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)

Phase 1c route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.696e+04um 5.494e+04um) = (22811 19091)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Phase 1d route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.696e+04um 5.494e+04um) = (22811 19091)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Phase 1e route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.697e+04um 5.495e+04um) = (22816 19093)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Phase 1f route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.699e+04um 5.496e+04um) = (22830 19096)
Overflow: 35 = 0 (0.00% H) + 35 (0.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.02%
 -6:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	19	 0.30%
--------------------------------------
  0:	0	 0.00%	51	 0.81%
  1:	1	 0.02%	42	 0.67%
  2:	0	 0.00%	65	 1.04%
  3:	5	 0.08%	44	 0.70%
  4:	14	 0.22%	22	 0.35%
  5:	27	 0.43%	30	 0.48%
  6:	38	 0.60%	66	 1.05%
  7:	64	 1.01%	129	 2.06%
  8:	101	 1.60%	220	 3.51%
  9:	186	 2.94%	482	 7.68%
 10:	338	 5.34%	647	10.31%
 11:	480	 7.59%	869	13.85%
 12:	659	10.42%	1128	17.97%
 13:	829	13.11%	906	14.44%
 14:	920	14.55%	775	12.35%
 15:	1018	16.09%	732	11.66%
 16:	952	15.05%	12	 0.19%
 17:	441	 6.97%	8	 0.13%
 18:	174	 2.75%	14	 0.22%
 19:	1	 0.02%	0	 0.00%
 20:	77	 1.22%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 413.918M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 413.9M):
There are 56 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.4%H 21.5%V) = (4.819e+04um 5.627e+04um) = (23410 19554)
Overflow: 45 = 0 (0.00% H) + 45 (0.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.02%
 -6:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	7	 0.11%
 -1:	0	 0.00%	23	 0.37%
--------------------------------------
  0:	0	 0.00%	47	 0.75%
  1:	1	 0.02%	47	 0.75%
  2:	0	 0.00%	64	 1.02%
  3:	5	 0.08%	46	 0.73%
  4:	19	 0.30%	21	 0.33%
  5:	30	 0.47%	40	 0.64%
  6:	40	 0.63%	82	 1.31%
  7:	79	 1.25%	139	 2.21%
  8:	120	 1.90%	252	 4.02%
  9:	195	 3.08%	455	 7.25%
 10:	344	 5.44%	636	10.13%
 11:	502	 7.94%	849	13.53%
 12:	656	10.37%	1117	17.80%
 13:	834	13.19%	909	14.48%
 14:	903	14.28%	766	12.21%
 15:	995	15.73%	730	11.63%
 16:	926	14.64%	13	 0.21%
 17:	432	 6.83%	7	 0.11%
 18:	166	 2.62%	14	 0.22%
 19:	1	 0.02%	0	 0.00%
 20:	77	 1.22%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 413.9M) ***


Total length: 6.322e+04um, number of vias: 18249
M1(H) length: 6.812e+00um, number of vias: 8438
M2(V) length: 2.237e+04um, number of vias: 7736
M3(H) length: 2.984e+04um, number of vias: 1761
M4(V) length: 7.785e+03um, number of vias: 289
M5(H) length: 2.994e+03um, number of vias: 25
M6(V) length: 2.152e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 413.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=413.9M) ***
Peak Memory Usage was 413.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=413.9M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 413.918M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.413  |  2.413  | 17.380  | 76.744  |   N/A   | 17.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1251   |  1231   |   424   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 86.277%
Routing Overflow: 0.00% H and 0.72% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 1.19 sec
Total Real time: 1.0 sec
Total Memory Usage: 413.917969 Mbytes
<CMD> windowSelect 266.329 134.355 266.329 136.162
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=413.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 56
There are 56 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 56 prerouted nets with extraSpace.
Number of multi-gpin terms=213, multi-gpins=427, moved blk term=0/98

Phase 1a route (0:00:00.0 413.9M):
Est net length = 5.496e+04um = 3.016e+04H + 2.480e+04V
Usage: (20.9%H 21.0%V) = (4.710e+04um 5.495e+04um) = (22883 19094)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)
Number obstruct path=20 reroute=0

There are 56 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.706e+04um 5.499e+04um) = (22864 19109)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)

Phase 1c route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.696e+04um 5.494e+04um) = (22811 19091)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Phase 1d route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.696e+04um 5.494e+04um) = (22811 19091)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Phase 1e route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.697e+04um 5.495e+04um) = (22816 19093)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Phase 1f route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.699e+04um 5.496e+04um) = (22830 19096)
Overflow: 35 = 0 (0.00% H) + 35 (0.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.02%
 -6:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	19	 0.30%
--------------------------------------
  0:	0	 0.00%	51	 0.81%
  1:	1	 0.02%	42	 0.67%
  2:	0	 0.00%	65	 1.04%
  3:	5	 0.08%	44	 0.70%
  4:	14	 0.22%	22	 0.35%
  5:	27	 0.43%	30	 0.48%
  6:	38	 0.60%	66	 1.05%
  7:	64	 1.01%	129	 2.06%
  8:	101	 1.60%	220	 3.51%
  9:	186	 2.94%	482	 7.68%
 10:	338	 5.34%	647	10.31%
 11:	480	 7.59%	869	13.85%
 12:	659	10.42%	1128	17.97%
 13:	829	13.11%	906	14.44%
 14:	920	14.55%	775	12.35%
 15:	1018	16.09%	732	11.66%
 16:	952	15.05%	12	 0.19%
 17:	441	 6.97%	8	 0.13%
 18:	174	 2.75%	14	 0.22%
 19:	1	 0.02%	0	 0.00%
 20:	77	 1.22%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 413.918M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 413.9M):
There are 56 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.4%H 21.5%V) = (4.819e+04um 5.627e+04um) = (23410 19554)
Overflow: 45 = 0 (0.00% H) + 45 (0.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.02%
 -6:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	7	 0.11%
 -1:	0	 0.00%	23	 0.37%
--------------------------------------
  0:	0	 0.00%	47	 0.75%
  1:	1	 0.02%	47	 0.75%
  2:	0	 0.00%	64	 1.02%
  3:	5	 0.08%	46	 0.73%
  4:	19	 0.30%	21	 0.33%
  5:	30	 0.47%	40	 0.64%
  6:	40	 0.63%	82	 1.31%
  7:	79	 1.25%	139	 2.21%
  8:	120	 1.90%	252	 4.02%
  9:	195	 3.08%	455	 7.25%
 10:	344	 5.44%	636	10.13%
 11:	502	 7.94%	849	13.53%
 12:	656	10.37%	1117	17.80%
 13:	834	13.19%	909	14.48%
 14:	903	14.28%	766	12.21%
 15:	995	15.73%	730	11.63%
 16:	926	14.64%	13	 0.21%
 17:	432	 6.83%	7	 0.11%
 18:	166	 2.62%	14	 0.22%
 19:	1	 0.02%	0	 0.00%
 20:	77	 1.22%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 413.9M) ***


Total length: 6.322e+04um, number of vias: 18249
M1(H) length: 6.812e+00um, number of vias: 8438
M2(V) length: 2.237e+04um, number of vias: 7736
M3(H) length: 2.984e+04um, number of vias: 1761
M4(V) length: 7.785e+03um, number of vias: 289
M5(H) length: 2.994e+03um, number of vias: 25
M6(V) length: 2.152e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 413.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=413.9M) ***
Peak Memory Usage was 413.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=413.9M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 413.918M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.413  |  2.413  | 17.380  | 76.744  |   N/A   | 17.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1251   |  1231   |   424   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 86.277%
Routing Overflow: 0.00% H and 0.72% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.26 sec
Total Real time: 1.0 sec
Total Memory Usage: 413.917969 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=413.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 56
There are 56 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 56 prerouted nets with extraSpace.
Number of multi-gpin terms=213, multi-gpins=427, moved blk term=0/98

Phase 1a route (0:00:00.0 413.9M):
Est net length = 5.496e+04um = 3.016e+04H + 2.480e+04V
Usage: (20.9%H 21.0%V) = (4.710e+04um 5.495e+04um) = (22883 19094)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)
Number obstruct path=20 reroute=0

There are 56 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.706e+04um 5.499e+04um) = (22864 19109)
Overflow: 48 = 0 (0.00% H) + 48 (0.76% V)

Phase 1c route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.696e+04um 5.494e+04um) = (22811 19091)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Phase 1d route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.696e+04um 5.494e+04um) = (22811 19091)
Overflow: 47 = 0 (0.00% H) + 47 (0.75% V)

Phase 1e route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.697e+04um 5.495e+04um) = (22816 19093)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Phase 1f route (0:00:00.0 413.9M):
Usage: (20.9%H 21.0%V) = (4.699e+04um 5.496e+04um) = (22830 19096)
Overflow: 35 = 0 (0.00% H) + 35 (0.56% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.02%
 -6:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	19	 0.30%
--------------------------------------
  0:	0	 0.00%	51	 0.81%
  1:	1	 0.02%	42	 0.67%
  2:	0	 0.00%	65	 1.04%
  3:	5	 0.08%	44	 0.70%
  4:	14	 0.22%	22	 0.35%
  5:	27	 0.43%	30	 0.48%
  6:	38	 0.60%	66	 1.05%
  7:	64	 1.01%	129	 2.06%
  8:	101	 1.60%	220	 3.51%
  9:	186	 2.94%	482	 7.68%
 10:	338	 5.34%	647	10.31%
 11:	480	 7.59%	869	13.85%
 12:	659	10.42%	1128	17.97%
 13:	829	13.11%	906	14.44%
 14:	920	14.55%	775	12.35%
 15:	1018	16.09%	732	11.66%
 16:	952	15.05%	12	 0.19%
 17:	441	 6.97%	8	 0.13%
 18:	174	 2.75%	14	 0.22%
 19:	1	 0.02%	0	 0.00%
 20:	77	 1.22%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 413.918M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 413.9M):
There are 56 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.4%H 21.5%V) = (4.819e+04um 5.627e+04um) = (23410 19554)
Overflow: 45 = 0 (0.00% H) + 45 (0.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.02%
 -6:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	7	 0.11%
 -1:	0	 0.00%	23	 0.37%
--------------------------------------
  0:	0	 0.00%	47	 0.75%
  1:	1	 0.02%	47	 0.75%
  2:	0	 0.00%	64	 1.02%
  3:	5	 0.08%	46	 0.73%
  4:	19	 0.30%	21	 0.33%
  5:	30	 0.47%	40	 0.64%
  6:	40	 0.63%	82	 1.31%
  7:	79	 1.25%	139	 2.21%
  8:	120	 1.90%	252	 4.02%
  9:	195	 3.08%	455	 7.25%
 10:	344	 5.44%	636	10.13%
 11:	502	 7.94%	849	13.53%
 12:	656	10.37%	1117	17.80%
 13:	834	13.19%	909	14.48%
 14:	903	14.28%	766	12.21%
 15:	995	15.73%	730	11.63%
 16:	926	14.64%	13	 0.21%
 17:	432	 6.83%	7	 0.11%
 18:	166	 2.62%	14	 0.22%
 19:	1	 0.02%	0	 0.00%
 20:	77	 1.22%	6	 0.10%



*** Completed Phase 1 route (0:00:00.2 413.9M) ***


Total length: 6.322e+04um, number of vias: 18249
M1(H) length: 6.812e+00um, number of vias: 8438
M2(V) length: 2.237e+04um, number of vias: 7736
M3(H) length: 2.984e+04um, number of vias: 1761
M4(V) length: 7.785e+03um, number of vias: 289
M5(H) length: 2.994e+03um, number of vias: 25
M6(V) length: 2.152e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 413.9M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=413.9M) ***
Peak Memory Usage was 413.9M 
*** Finished trialRoute (cpu=0:00:00.3 mem=413.9M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 413.918M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.572  | -0.379  | -0.572  | 20.974  |   N/A   |  0.467  |
|           TNS (ns):| -27.550 | -0.757  | -26.793 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   122   |    2    |   120   |    0    |   N/A   |    0    |
|          All Paths:|  1251   |  1231   |   424   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 86.277%
Routing Overflow: 0.00% H and 0.72% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.34 sec
Total Real time: 1.0 sec
Total Memory Usage: 413.917969 Mbytes
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 3 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 14 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 40 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 96 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 223 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 283 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 380 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 1039 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 3004 DRC violations (CPU: 0:00:00.3).
*INFO: Found no DRC violations to fix.
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Iteration 1-#1, Found 3004 DRC violations (CPU: 0:00:00.3).
*INFO: End DRC Checks. (CPU: 0:00:00.6 MEM: 8.2M).
