#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 30 23:12:30 2024
# Process ID: 252228
# Current directory: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl
# Log file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/mb_usb_hdmi_top.vds
# Journal file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14435/Desktop/ECE385/Final Project/provided/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/14435/Desktop/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 209848
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/14435/Desktop/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.461 ; gain = 408.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Final_mb' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:12]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_axi_uartlite_0_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_axi_uartlite_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_clk_wiz_1_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_clk_wiz_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_axi_gpio_0_1' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_axi_gpio_0_1' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_axi_gpio_0_2' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_axi_gpio_0_2' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_axi_gpio_0_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_axi_gpio_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_mdm_1_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_mdm_1_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_microblaze_0_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_microblaze_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_microblaze_0_axi_intc_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_microblaze_0_axi_intc_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_microblaze_0_axi_periph_0' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:688]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_JB21Q' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:1924]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_JB21Q' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:1924]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1U8NZSV' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2056]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1U8NZSV' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2056]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_168V4T' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2188]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_168V4T' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2188]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1TBER24' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2320]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1TBER24' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2320]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_2UMAL4' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_2UMAL4' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2452]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1RK83JT' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2598]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1RK83JT' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2598]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4BJLI3' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2730]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4BJLI3' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2730]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1QCZXIY' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2862]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1QCZXIY' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2862]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1X1BQZG' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3228]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1X1BQZG' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3228]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_xbar_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_xbar_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (24) of module 'Final_mb_xbar_0' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:1885]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (24) of module 'Final_mb_xbar_0' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:1889]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_microblaze_0_axi_periph_0' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:688]
WARNING: [Synth 8-7071] port 'M04_AXI_araddr' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_arvalid' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_awaddr' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_awvalid' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_bready' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_rready' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_wdata' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_wstrb' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7071] port 'M04_AXI_wvalid' of module 'Final_mb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'Final_mb_microblaze_0_axi_periph_0' has 177 connections declared, but only 166 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:429]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1NTN23E' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2994]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_dlmb_bram_if_cntlr_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_dlmb_v10_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_dlmb_v10_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Final_mb_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3140]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'Final_mb_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3140]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_ilmb_bram_if_cntlr_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_ilmb_v10_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_ilmb_v10_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Final_mb_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3186]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'Final_mb_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3186]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_lmb_bram_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_lmb_bram_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'Final_mb_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3211]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'Final_mb_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3211]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'Final_mb_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:3211]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1NTN23E' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:2994]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_microblaze_0_xlconcat_0' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_xlconcat_0/synth/Final_mb_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_microblaze_0_xlconcat_0' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_xlconcat_0/synth/Final_mb_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_rst_clk_wiz_1_100M_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Final_mb_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:624]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Final_mb_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:624]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'Final_mb_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:624]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_axi_quad_spi_0_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_axi_quad_spi_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'Final_mb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:633]
WARNING: [Synth 8-7071] port 'io1_o' of module 'Final_mb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:633]
WARNING: [Synth 8-7071] port 'io1_t' of module 'Final_mb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:633]
WARNING: [Synth 8-7071] port 'sck_t' of module 'Final_mb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:633]
WARNING: [Synth 8-7071] port 'ss_t' of module 'Final_mb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:633]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'Final_mb_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:633]
INFO: [Synth 8-6157] synthesizing module 'Final_mb_axi_timer_0_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb_axi_timer_0_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/Final_mb_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'Final_mb_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:662]
WARNING: [Synth 8-7071] port 'generateout1' of module 'Final_mb_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:662]
WARNING: [Synth 8-7071] port 'pwm0' of module 'Final_mb_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:662]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'Final_mb_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:662]
INFO: [Synth 8-6155] done synthesizing module 'Final_mb' (0#1) [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/synth/Final_mb.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/mb_usb_hdmi_top.sv:214]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/mb_usb_hdmi_top.sv:214]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'new_clk_player' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/new_clk.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'new_clk_player' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/new_clk.sv:24]
INFO: [Synth 8-6157] synthesizing module 'new_clk_bomb' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/new_clk.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'new_clk_bomb' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/new_clk.sv:41]
INFO: [Synth 8-6157] synthesizing module 'player1' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player1.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'player1' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'player2' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player2.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'player2' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'bomb' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:94]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'bomb' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:45]
INFO: [Synth 8-6157] synthesizing module 'explode_judge' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/explode_juege.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'explode_judge' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/explode_juege.sv:22]
INFO: [Synth 8-6157] synthesizing module 'count_player_bombed' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/count_player_bombed.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'count_player_bombed' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/count_player_bombed.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Life_counter' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/Life_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Life_counter' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/Life_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'colormapper_test' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/colormapper_test.sv:26]
INFO: [Synth 8-6157] synthesizing module 'is_player' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/Check_player.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'is_player' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/Check_player.sv:23]
INFO: [Synth 8-6157] synthesizing module 'check_bomb' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/Check_player.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'check_bomb' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/Check_player.sv:84]
INFO: [Synth 8-6157] synthesizing module 'check_bomb_wave' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/check_bomb_wave.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'check_bomb_wave' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/check_bomb_wave.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tree_addr' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tree_addr' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'house_addr' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'house_addr' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:117]
INFO: [Synth 8-6157] synthesizing module 'stone_addr' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'stone_addr' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:211]
WARNING: [Synth 8-689] width (12) of port connection 'addra_stone' does not match port width (13) of module 'stone_addr' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/colormapper_test.sv:431]
INFO: [Synth 8-6157] synthesizing module 'gameover_addr' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:305]
INFO: [Synth 8-6155] done synthesizing module 'gameover_addr' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/barrier_addr.sv:305]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_GA' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_GA_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_GA' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_GA_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_ME' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_ME_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_ME' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_ME_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_OV' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_OV_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_OV' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_OV_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_ER' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_ER_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_ER' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_ER_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'player1_address' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'player1_address' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:23]
INFO: [Synth 8-6157] synthesizing module 'player2_address' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'player2_address' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:117]
INFO: [Synth 8-6157] synthesizing module 'bomb1_address' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_address.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bomb1_address' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_address.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bomb2_address' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_address.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'bomb2_address' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_address.sv:51]
INFO: [Synth 8-6157] synthesizing module 'bomb_wave_address' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_wave_address.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'bomb_wave_address' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_wave_address.sv:21]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_barrier_house' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_barrier_house_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_barrier_house' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_barrier_house_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_barrier_tree' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_barrier_tree_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_barrier_tree' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_barrier_tree_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_barrier_stone' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_barrier_stone_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_barrier_stone' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_barrier_stone_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0_kun' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_0_kun_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0_kun' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_0_kun_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_kun_bombed' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_kun_bombed_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_kun_bombed' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_kun_bombed_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_single_basketball' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_basketball_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_single_basketball' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_basketball_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_single_basketball_bombed' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_basketball_bombed_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_single_basketball_bombed' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_basketball_bombed_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_doll' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_doll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_doll' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_doll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_doll_bombed' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_doll_bombed_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_doll_bombed' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_doll_bombed_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_single_waterball' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_waterball_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_single_waterball' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_waterball_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_single_waterball_bombed' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_waterball_bombed_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_single_waterball_bombed' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/.Xil/Vivado-252228-BOOK-SIO57HHSUH/realtime/blk_mem_gen_single_waterball_bombed_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'colormapper_test' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/colormapper_test.sv:26]
INFO: [Synth 8-6157] synthesizing module 'beep_music' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'beep_music' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music.sv:23]
INFO: [Synth 8-6157] synthesizing module 'beep_music_2' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music_2.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music_2.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'beep_music_2' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/beep_music_2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/imports/provided/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-87] always_comb on 'bomb_exp_ctr_reg' did not result in combinational logic [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:151]
WARNING: [Synth 8-87] always_comb on 'Bomb_X_reg' did not result in combinational logic [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:156]
WARNING: [Synth 8-87] always_comb on 'Bomb_Y_reg' did not result in combinational logic [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:158]
WARNING: [Synth 8-87] always_comb on 'addra_player1_reg' did not result in combinational logic [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:52]
WARNING: [Synth 8-87] always_comb on 'addra_player2_reg' did not result in combinational logic [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:146]
WARNING: [Synth 8-87] always_comb on 'addra_bomb_wave_reg' did not result in combinational logic [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_wave_address.sv:52]
WARNING: [Synth 8-7129] Port player2_up[1] in module player2_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port player2_up[0] in module player2_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port player2_down[1] in module player2_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port player2_down[0] in module player2_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[9][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[8][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[7][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[6][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[5][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[4][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[3][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[2][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][4] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][3] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][2] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][1] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[1][0] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[0][9] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[0][8] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[0][7] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[0][6] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[0][5] in module bomb is either unconnected or has no load
WARNING: [Synth 8-7129] Port barrier[0][4] in module bomb is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1349.035 ; gain = 534.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1349.035 ; gain = 534.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1349.035 ; gain = 534.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1349.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_stone_1/blk_mem_gen_barrier_stone/blk_mem_gen_barrier_stone_in_context.xdc] for cell 'color_instance/nolabel_line489'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_stone_1/blk_mem_gen_barrier_stone/blk_mem_gen_barrier_stone_in_context.xdc] for cell 'color_instance/nolabel_line489'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0_in_context.xdc] for cell 'Final_mb/microblaze_0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0_in_context.xdc] for cell 'Final_mb/microblaze_0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_v10_0/Final_mb_dlmb_v10_0/Final_mb_dlmb_v10_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_v10_0/Final_mb_dlmb_v10_0/Final_mb_dlmb_v10_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_v10_0/Final_mb_ilmb_v10_0/Final_mb_dlmb_v10_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_v10_0/Final_mb_ilmb_v10_0/Final_mb_dlmb_v10_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_bram_if_cntlr_0/Final_mb_dlmb_bram_if_cntlr_0/Final_mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_bram_if_cntlr_0/Final_mb_dlmb_bram_if_cntlr_0/Final_mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_bram_if_cntlr_0/Final_mb_ilmb_bram_if_cntlr_0/Final_mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_bram_if_cntlr_0/Final_mb_ilmb_bram_if_cntlr_0/Final_mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_lmb_bram_0/Final_mb_lmb_bram_0/Final_mb_lmb_bram_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_lmb_bram_0/Final_mb_lmb_bram_0/Final_mb_lmb_bram_0_in_context.xdc] for cell 'Final_mb/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_xbar_0/Final_mb_xbar_0/Final_mb_xbar_0_in_context.xdc] for cell 'Final_mb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_xbar_0/Final_mb_xbar_0/Final_mb_xbar_0_in_context.xdc] for cell 'Final_mb/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0_in_context.xdc] for cell 'Final_mb/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0_in_context.xdc] for cell 'Final_mb/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0/Final_mb_mdm_1_0_in_context.xdc] for cell 'Final_mb/mdm_1'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0/Final_mb_mdm_1_0_in_context.xdc] for cell 'Final_mb/mdm_1'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_in_context.xdc] for cell 'Final_mb/clk_wiz_1'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_in_context.xdc] for cell 'Final_mb/clk_wiz_1'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0_in_context.xdc] for cell 'Final_mb/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0_in_context.xdc] for cell 'Final_mb/axi_uartlite_0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0_in_context.xdc] for cell 'Final_mb/timer_usb_axi'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0_in_context.xdc] for cell 'Final_mb/timer_usb_axi'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0_in_context.xdc] for cell 'Final_mb/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0_in_context.xdc] for cell 'Final_mb/gpio_usb_rst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1_in_context.xdc] for cell 'Final_mb/gpio_usb_int'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1_in_context.xdc] for cell 'Final_mb/gpio_usb_int'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2_in_context.xdc] for cell 'Final_mb/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2_in_context.xdc] for cell 'Final_mb/gpio_usb_keycode'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_in_context.xdc] for cell 'Final_mb/spi_usb'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_in_context.xdc] for cell 'Final_mb/spi_usb'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_tree/blk_mem_gen_barrier_tree/blk_mem_gen_barrier_tree_in_context.xdc] for cell 'color_instance/nolabel_line488'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_tree/blk_mem_gen_barrier_tree/blk_mem_gen_barrier_tree_in_context.xdc] for cell 'color_instance/nolabel_line488'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_house/blk_mem_gen_barrier_house/blk_mem_gen_barrier_house_in_context.xdc] for cell 'color_instance/nolabel_line487'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_house/blk_mem_gen_barrier_house/blk_mem_gen_barrier_house_in_context.xdc] for cell 'color_instance/nolabel_line487'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll/blk_mem_gen_doll/blk_mem_gen_doll_in_context.xdc] for cell 'color_instance/nolabel_line508'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll/blk_mem_gen_doll/blk_mem_gen_doll_in_context.xdc] for cell 'color_instance/nolabel_line508'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_0_kun/blk_mem_gen_0_kun/blk_mem_gen_0_kun_in_context.xdc] for cell 'color_instance/nolabel_line493'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_0_kun/blk_mem_gen_0_kun/blk_mem_gen_0_kun_in_context.xdc] for cell 'color_instance/nolabel_line493'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_kun_bombed/blk_mem_gen_kun_bombed/blk_mem_gen_kun_bombed_in_context.xdc] for cell 'color_instance/nolabel_line494'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_kun_bombed/blk_mem_gen_kun_bombed/blk_mem_gen_kun_bombed_in_context.xdc] for cell 'color_instance/nolabel_line494'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll_bombed/blk_mem_gen_doll_bombed/blk_mem_gen_doll_bombed_in_context.xdc] for cell 'color_instance/nolabel_line509'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll_bombed/blk_mem_gen_doll_bombed/blk_mem_gen_doll_bombed_in_context.xdc] for cell 'color_instance/nolabel_line509'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball/blk_mem_gen_single_basketball/blk_mem_gen_single_basketball_in_context.xdc] for cell 'color_instance/nolabel_line499'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball/blk_mem_gen_single_basketball/blk_mem_gen_single_basketball_in_context.xdc] for cell 'color_instance/nolabel_line499'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line500'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line500'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line503'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line503'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball/blk_mem_gen_single_waterball/blk_mem_gen_single_waterball_in_context.xdc] for cell 'color_instance/nolabel_line513'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball/blk_mem_gen_single_waterball/blk_mem_gen_single_waterball_in_context.xdc] for cell 'color_instance/nolabel_line513'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line514'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line514'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line517'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed_in_context.xdc] for cell 'color_instance/nolabel_line517'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_GA/blk_mem_gen_GA/blk_mem_gen_GA_in_context.xdc] for cell 'color_instance/nolabel_line463'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_GA/blk_mem_gen_GA/blk_mem_gen_GA_in_context.xdc] for cell 'color_instance/nolabel_line463'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME/blk_mem_gen_ME_in_context.xdc] for cell 'color_instance/nolabel_line464'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME/blk_mem_gen_ME_in_context.xdc] for cell 'color_instance/nolabel_line464'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV/blk_mem_gen_OV_in_context.xdc] for cell 'color_instance/nolabel_line465'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV/blk_mem_gen_OV_in_context.xdc] for cell 'color_instance/nolabel_line465'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER/blk_mem_gen_ER_in_context.xdc] for cell 'color_instance/nolabel_line466'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER/blk_mem_gen_ER_in_context.xdc] for cell 'color_instance/nolabel_line466'
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1450.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1450.094 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Final_mb/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Final_mb/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line463' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line464' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line465' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line466' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line487' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line488' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line489' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line493' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line494' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line499' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line500' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line503' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line508' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line509' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line513' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line514' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_instance/nolabel_line517' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/14435/Desktop/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1451.207 ; gain = 636.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1451.207 ; gain = 636.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line489. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Final_mb/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line488. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line487. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line508. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line493. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line494. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line509. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line499. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line500. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line503. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line513. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line514. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line517. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line463. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line464. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line465. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line466. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1451.207 ; gain = 636.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bomb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                           000000
              countdown1 |                  000000000000010 |                           000001
              countdown2 |                  000000000000100 |                           000010
              countdown3 |                  000000000001000 |                           000011
              countdown4 |                  000000000010000 |                           000100
              countdown5 |                  000000000100000 |                           000101
              countdown6 |                  000000001000000 |                           000110
              countdown7 |                  000000010000000 |                           000111
              countdown8 |                  000000100000000 |                           001000
              countdown9 |                  000001000000000 |                           001001
             countdown10 |                  000010000000000 |                           001010
                    exp1 |                  000100000000000 |                           001011
                    exp2 |                  001000000000000 |                           001100
                    exp3 |                  010000000000000 |                           001101
                    exp4 |                  100000000000000 |                           001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bomb'
WARNING: [Synth 8-327] inferring latch for variable 'Bomb_X_reg' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:156]
WARNING: [Synth 8-327] inferring latch for variable 'Bomb_Y_reg' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:158]
WARNING: [Synth 8-327] inferring latch for variable 'bomb_exp_ctr_reg' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb.sv:151]
WARNING: [Synth 8-327] inferring latch for variable 'addra_player1_reg' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'addra_player2_reg' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/player_address.sv:146]
WARNING: [Synth 8-327] inferring latch for variable 'addra_bomb_wave_reg' [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/sources_1/new/bomb_wave_address.sv:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.207 ; gain = 636.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 12    
	   3 Input   12 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 20    
	   2 Input   11 Bit       Adders := 24    
	   3 Input   11 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 35    
	   3 Input   10 Bit       Adders := 64    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  15 Input   15 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 5     
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 14    
	   2 Input   12 Bit        Muxes := 31    
	   2 Input   10 Bit        Muxes := 27    
	   5 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 26    
	  15 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (bomb1/Bomb_X_reg[5]) is unused and will be removed from module mb_usb_hdmi_top.
WARNING: [Synth 8-3332] Sequential element (bomb2/Bomb_X_reg[5]) is unused and will be removed from module mb_usb_hdmi_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:54 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|beep_music   | pre_set    | 64x18         | LUT            | 
|beep_music_2 | pre_set    | 64x18         | LUT            | 
|beep_music   | pre_set    | 64x18         | LUT            | 
|beep_music_2 | pre_set    | 64x18         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |Final_mb_xbar_0                      |         1|
|2     |Final_mb_axi_uartlite_0_0            |         1|
|3     |Final_mb_clk_wiz_1_0                 |         1|
|4     |Final_mb_axi_gpio_0_1                |         1|
|5     |Final_mb_axi_gpio_0_2                |         1|
|6     |Final_mb_axi_gpio_0_0                |         1|
|7     |Final_mb_mdm_1_0                     |         1|
|8     |Final_mb_microblaze_0_0              |         1|
|9     |Final_mb_microblaze_0_axi_intc_0     |         1|
|10    |Final_mb_rst_clk_wiz_1_100M_0        |         1|
|11    |Final_mb_axi_quad_spi_0_0            |         1|
|12    |Final_mb_axi_timer_0_0               |         1|
|13    |Final_mb_dlmb_bram_if_cntlr_0        |         1|
|14    |Final_mb_dlmb_v10_0                  |         1|
|15    |Final_mb_ilmb_bram_if_cntlr_0        |         1|
|16    |Final_mb_ilmb_v10_0                  |         1|
|17    |Final_mb_lmb_bram_0                  |         1|
|18    |clk_wiz_0                            |         1|
|19    |hdmi_tx_0                            |         1|
|20    |blk_mem_gen_GA                       |         1|
|21    |blk_mem_gen_ME                       |         1|
|22    |blk_mem_gen_OV                       |         1|
|23    |blk_mem_gen_ER                       |         1|
|24    |blk_mem_gen_barrier_house            |         1|
|25    |blk_mem_gen_barrier_tree             |         1|
|26    |blk_mem_gen_barrier_stone            |         1|
|27    |blk_mem_gen_0_kun                    |         1|
|28    |blk_mem_gen_kun_bombed               |         1|
|29    |blk_mem_gen_single_basketball        |         1|
|30    |blk_mem_gen_single_basketball_bombed |         2|
|31    |blk_mem_gen_doll                     |         1|
|32    |blk_mem_gen_doll_bombed              |         1|
|33    |blk_mem_gen_single_waterball         |         1|
|34    |blk_mem_gen_single_waterball_bombed  |         2|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |Final_mb_axi_gpio_0                  |     3|
|4     |Final_mb_axi_quad_spi_0              |     1|
|5     |Final_mb_axi_timer_0                 |     1|
|6     |Final_mb_axi_uartlite_0              |     1|
|7     |Final_mb_clk_wiz_1                   |     1|
|8     |Final_mb_dlmb_bram_if_cntlr          |     1|
|9     |Final_mb_dlmb_v10                    |     1|
|10    |Final_mb_ilmb_bram_if_cntlr          |     1|
|11    |Final_mb_ilmb_v10                    |     1|
|12    |Final_mb_lmb_bram                    |     1|
|13    |Final_mb_mdm_1                       |     1|
|14    |Final_mb_microblaze_0                |     1|
|15    |Final_mb_microblaze_0_axi_intc       |     1|
|16    |Final_mb_rst_clk_wiz_1_100M          |     1|
|17    |Final_mb_xbar                        |     1|
|18    |blk_mem_gen_0_kun                    |     1|
|19    |blk_mem_gen_ER                       |     1|
|20    |blk_mem_gen_GA                       |     1|
|21    |blk_mem_gen_ME                       |     1|
|22    |blk_mem_gen_OV                       |     1|
|23    |blk_mem_gen_barrier_house            |     1|
|24    |blk_mem_gen_barrier_stone            |     1|
|25    |blk_mem_gen_barrier_tree             |     1|
|26    |blk_mem_gen_doll                     |     1|
|27    |blk_mem_gen_doll_bombed              |     1|
|28    |blk_mem_gen_kun_bombed               |     1|
|29    |blk_mem_gen_single_basketball        |     1|
|30    |blk_mem_gen_single_basketball_bombed |     2|
|32    |blk_mem_gen_single_waterball         |     1|
|33    |blk_mem_gen_single_waterball_bombed  |     2|
|35    |clk_wiz                              |     1|
|36    |hdmi_tx                              |     1|
|37    |BUFG                                 |     1|
|38    |CARRY4                               |   492|
|39    |LUT1                                 |   526|
|40    |LUT2                                 |   622|
|41    |LUT3                                 |   112|
|42    |LUT4                                 |   365|
|43    |LUT5                                 |   200|
|44    |LUT6                                 |   655|
|45    |MUXF7                                |    37|
|46    |FDCE                                 |   156|
|47    |FDPE                                 |    10|
|48    |FDRE                                 |    74|
|49    |FDSE                                 |     2|
|50    |LD                                   |    22|
|51    |LDC                                  |    53|
|52    |IBUF                                 |     4|
|53    |OBUF                                 |    31|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:02:08 . Memory (MB): peak = 1564.027 ; gain = 647.148
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1564.027 ; gain = 749.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1564.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1564.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 22 instances
  LDC => LDCE: 53 instances

Synth Design complete, checksum: 8a3841b6
INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 173 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 23:15:13 2024...
