{"vcs1":{"timestamp_begin":1747653360.646470185, "rt":8.63, "ut":8.87, "st":0.59}}
{"vcselab":{"timestamp_begin":1747653369.350916996, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747653369.788757877, "rt":0.44, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747653359.962248383}
{"VCS_COMP_START_TIME": 1747653359.962248383}
{"VCS_COMP_END_TIME": 1747653370.370803561}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488080}}
{"vcselab": {"peak_mem": 183884}}
