**** Tlsim Version 16.2 ****

**** Tlsim command line ****
 tlsim -e 2.992000e+04 -r 0.200000 -o waveforms.sim -dl delay.dl -dst distortion.dst -log tlsim.log -ocycle cycle.msm main.spc


Number of Nodes in this circuit = 20


Statistics on N-line elements:
 Number of 'n' type multi-conductor elements = 2
 Type-of-N-element  #elms Max_Length TotalLength

 1-line-N-elm     2   1e-06    2e-06
 Total Interconnect Length = 2e-06
 Total Coupled Length = 0

 Following is some statistics on Model usage
   Model-Type      Model-Name     Number-of-Models-in-this-circuit

   bdrvr         SPARTAN7_LVCMOS33_S_12_HR_Typ_27degC               2 
  No of 'Bdrvr' type model instance = 2

 Time Step at Start = 1e-10



 Simulation will start at t=0 and end at t=2.99201e-05. 



 Un-reasonable long simulation time specified.  Changed to 1e-05. 



 Simulation Complete 


**** Transient Simulation Statistics ****

    Number Of time step solutions = 100000

**** Tlsim Run Times ****

    Start time = Fri Dec  1 14:39:56 2023

    Finish time = Fri Dec  1 14:39:58 2023

    Elapsed time = 0 hours, 0 minutes, and 2 seconds