$date
	Thu Apr 24 10:45:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ updown $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 3 % count [2:0] $end
$var wire 1 # rst $end
$var wire 1 $ updown $end
$var reg 3 & temp [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
1#
0"
bx !
$end
#5
b0 !
b0 %
b0 &
1"
#10
0"
#13
1$
0#
#15
b1 !
b1 %
b1 &
1"
#20
0"
#25
b10 !
b10 %
b10 &
1"
#30
0"
#35
b11 !
b11 %
b11 &
1"
#40
0"
#45
b100 !
b100 %
b100 &
1"
#50
0"
#55
b101 !
b101 %
b101 &
1"
#60
0"
#65
b110 !
b110 %
b110 &
1"
#70
0"
#75
b111 !
b111 %
b111 &
1"
#80
0"
#83
0$
#85
b110 !
b110 %
b110 &
1"
#90
0"
#95
b101 !
b101 %
b101 &
1"
#100
0"
#105
b100 !
b100 %
b100 &
1"
#110
0"
#115
b11 !
b11 %
b11 &
1"
#120
0"
#125
b10 !
b10 %
b10 &
1"
#130
0"
#135
b1 !
b1 %
b1 &
1"
#140
0"
#145
b0 !
b0 %
b0 &
1"
#150
0"
#153
