work	"../../untested_src/ALU_module.vhd"
work	"../../untested_src/shift_module.vhd"
work	"carry_look_ahead_block.vhd"
work	"four_bits_CLA_adder.vhd"
work	"logic_module.vhd"
work	"sixteen_bits_add_sub.vhd"
work	"sixteen_bits_adder.vhd"
