# 🚀 RISC-V Reference SoC Tapeout Program – VSD  

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)  
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)  
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)  
![India](https://img.shields.io/badge/Made%20in-India-FF9933?style=for-the-badge&logo=india)  

</div>

---

> 🎯 *"Designing silicon from scratch – RTL ➝ GDSII using open-source tools.  
Part of India’s largest collaborative RISC-V tapeout initiative, empowering **3500+ engineers** to build the future of semiconductors."*  

---

## 📅 Week 0 — Setup & Tools  

| 📝 Task | 📖 Description | ✅ Status |
|--------|----------------|-----------|
| [**Task 0**](Week0/Task0/README.md) | 🔧 Installed **Iverilog**, **Yosys**, **GTKWave** | ✔️ Done |

<details>
<summary>✨ Key Learnings</summary>

- Installed & verified essential **open-source EDA tools**.  
- Built a working environment for **RTL design + synthesis**.  
- System is ready for **RTL → GDSII experiments**.  

</details>

---

## 🧭 Weekly Progress Tracker  

| Week | Status |
|------|---------|
| ![Week0](https://img.shields.io/badge/Week%200-✅%20Tools%20Setup-success?style=for-the-badge) | Completed |
| ![Week1](https://img.shields.io/badge/Week%201-🔜%20Coming%20Soon-lightgrey?style=for-the-badge) | Pending |
| ![Week2](https://img.shields.io/badge/Week%202-📖%20Upcoming-lightgrey?style=for-the-badge) | Pending |

---

## 🌟 Acknowledgments  

🙏 Huge thanks to [**Kunal Ghosh**](https://github.com/kunalg123) and Team [**VLSI System Design (VSD)**](https://vsdiat.vlsisystemdesign.com/)  
for enabling this **RISC-V SoC Tapeout Program**.  

Special appreciation to:  
- **RISC-V International** 🖥️  
- **India Semiconductor Mission (ISM)** 🇮🇳  
- **VLSI Society of India (VSI)** ⚡  
- [**Efabless**](https://github.com/efabless) 🏭  

---

## 🔗 Useful Links  

- 🌐 [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)  
- 🏛️ [RISC-V International](https://riscv.org/)  
- 🧩 [Efabless Platform](https://efabless.com/)  

---

<div align="center">

⭐ *Follow my journey as I go from RTL → GDSII → Silicon!* ⭐  

</div>
