Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 12:53:13 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_477_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 Delay1No24_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.868ns (25.388%)  route 2.551ns (74.612%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 6.274 - 4.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.783ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.712ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=46891, routed)       1.938     2.889    Delay1No24_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X108Y571       FDCE                                         r  Delay1No24_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y571       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.968 r  Delay1No24_instance/Y_reg[25]/Q
                         net (fo=6, routed)           1.197     4.165    Delay1No24_instance/Q[25]
    SLICE_X134Y568       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.216 r  Delay1No24_instance/geqOp_carry__0_i_12/O
                         net (fo=1, routed)           0.007     4.223    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X134Y568       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.376 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.402    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y569       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.454 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.251     4.705    Delay1No24_instance/CO[0]
    SLICE_X135Y570       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.838 f  Delay1No24_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=2, routed)           0.213     5.051    Delay1No24_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X135Y565       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     5.174 f  Delay1No24_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.048     5.222    Delay1No24_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X135Y565       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.272 r  Delay1No24_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.250     5.522    Delay1No25_instance/Y_reg[23]_0
    SLICE_X138Y564       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.573 r  Delay1No25_instance/shiftedFracY_d1[17]_i_3/O
                         net (fo=5, routed)           0.312     5.885    Delay1No25_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X139Y569       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     6.010 r  Delay1No25_instance/shiftedFracY_d1[9]_i_1/O
                         net (fo=2, routed)           0.198     6.208    Delay1No24_instance/Y_reg[26]_0[3]
    SLICE_X138Y569       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.259 r  Delay1No24_instance/shiftedFracY_d1[25]_i_1/O
                         net (fo=1, routed)           0.049     6.308    Sum10_0_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X138Y569       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=46891, routed)       1.614     6.274    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X138Y569       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.415     6.689    
                         clock uncertainty           -0.035     6.654    
    SLICE_X138Y569       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.679    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  0.370    




