+ review post: check from [the clock design in fpga 1]
