INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/ip/DATA_MEM/sim/DATA_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/ip/INS_MEM/sim/INS_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INS_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/EX_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/ID_EX_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/REG_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab5/src/_lab5/_lab5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
