# ğŸ”¹ Global Memory
Global memory lives in device DRAM (the big memory chips sitting on the GPU card, e.g., 8 GB, 16 GB, etc.).
It is off-chip, not inside the Streaming Multiprocessor (SM).
Access latency is very high (400â€“800 cycles), though caches (L2 and optionally L1) can help.
Accessible by all SMs and all threads.

# ğŸ”¹ SM (Streaming Multiprocessor) Memory
Each SM has only on-chip memory resources:
Registers (private to threads, fastest).
Shared memory (shared by threads in the same block).
L1/Texture/Constant caches (depending on architecture).
These are tiny compared to global DRAM, but super fast.

# ğŸ§  So:
Global memory is not part of the SM.
SMs just request data from global memory through the memory hierarchy (L2 â†’ DRAM).
Think of it like this:
SM = CPU core
Registers + shared memory = CPU coreâ€™s registers + L1 cache
Global memory = RAM outside the core

# CUDA Memory Hierarchy (Text Representation)

        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚        Registers            â”‚   (per thread, fastest, on-chip)
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚       Shared Memory         â”‚   (per block, on-chip)
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚          L1 Cache           â”‚   (per SM, on-chip)
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚          L2 Cache           â”‚   (shared across all SMs)
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚     Global Memory (DRAM)    â”‚   (off-chip, accessible by all SMs)
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜



# âœ… This makes it crystal clear that:
  Registers / Shared / L1 are inside the SM.
  
  L2 and Global DRAM are outside the SM.
# ğŸ§© Maxwell Architecture
![Maxwell Architecture](../SupportFile/MaxwellArch.png)
