# TCL File Generated by Component Editor 17.1
# Wed Aug 12 10:42:45 CST 2020
# DO NOT MODIFY


# 
# accsystem "accsystem" v1.0
#  2020.08.12.10:42:45
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module accsystem
# 
set_module_property DESCRIPTION ""
set_module_property NAME accsystem
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME accsystem
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL AccSystem
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file AvalonBusMatrix.v VERILOG PATH ip/RTL0722/AvalonBus/AvalonBusMatrix.v
add_fileset_file AvalonBusMatrixArbiter.v VERILOG PATH ip/RTL0722/AvalonBus/AvalonBusMatrixArbiter.v
add_fileset_file AvalonBusMatrixDecoder.v VERILOG PATH ip/RTL0722/AvalonBus/AvalonBusMatrixDecoder.v
add_fileset_file BRContrl.v VERILOG PATH ip/RTL0722/BiasReLU/BRContrl.v
add_fileset_file BRReadMaster.V VERILOG PATH ip/RTL0722/BiasReLU/BRReadMaster.V
add_fileset_file BRWriteMaster.v VERILOG PATH ip/RTL0722/BiasReLU/BRWriteMaster.v
add_fileset_file BiasReLU.v VERILOG PATH ip/RTL0722/BiasReLU/BiasReLU.v
add_fileset_file BiasReLU16.v VERILOG PATH ip/RTL0722/BiasReLU/BiasReLU16.v
add_fileset_file BiasReLU_top.v VERILOG PATH ip/RTL0722/BiasReLU/BiasReLU_top.v
add_fileset_file FixPointAdder.v VERILOG PATH ip/RTL0722/BiasReLU/FixPointAdder.v
add_fileset_file RBMaster.v VERILOG PATH ip/RTL0722/BiasReLU/RBMaster.v
add_fileset_file ReLU.v VERILOG PATH ip/RTL0722/BiasReLU/ReLU.v
add_fileset_file ConvCore.v VERILOG PATH ip/RTL0722/Convolution/ConvCore.v
add_fileset_file Convolution.v VERILOG PATH ip/RTL0722/Convolution/Convolution.v
add_fileset_file CoreMaster.v VERILOG PATH ip/RTL0722/Convolution/CoreMaster.v
add_fileset_file CoreReadMaster.v VERILOG PATH ip/RTL0722/Convolution/CoreReadMaster.v
add_fileset_file CoreWriteMaster.v VERILOG PATH ip/RTL0722/Convolution/CoreWriteMaster.v
add_fileset_file IFBuffer.v VERILOG PATH ip/RTL0722/Convolution/IFBuffer.v
add_fileset_file MulAc.v VERILOG PATH ip/RTL0722/Convolution/MulAc.v
add_fileset_file ShareReadMaster.v VERILOG PATH ip/RTL0722/Convolution/ShareReadMaster.v
add_fileset_file WgtBuffer.v VERILOG PATH ip/RTL0722/Convolution/WgtBuffer.v
add_fileset_file WriteBuffer.v VERILOG PATH ip/RTL0722/Convolution/WriteBuffer.v
add_fileset_file FullConnect.v VERILOG PATH ip/RTL0722/FullConnect/FullConnect.v
add_fileset_file FullConnectCore.v VERILOG PATH ip/RTL0722/FullConnect/FullConnectCore.v
add_fileset_file FullConnectDFF.v VERILOG PATH ip/RTL0722/FullConnect/FullConnectDFF.v
add_fileset_file FullConnect_CoreMaster.v VERILOG PATH ip/RTL0722/FullConnect/FullConnect_CoreMaster.v
add_fileset_file FullConnect_CoreReadMaster.v VERILOG PATH ip/RTL0722/FullConnect/FullConnect_CoreReadMaster.v
add_fileset_file FullConnect_CoreWriteMaster.v VERILOG PATH ip/RTL0722/FullConnect/FullConnect_CoreWriteMaster.v
add_fileset_file FullConnect_MulAc.v VERILOG PATH ip/RTL0722/FullConnect/FullConnect_MulAc.v
add_fileset_file FullConnect_WriteBuffer.v VERILOG PATH ip/RTL0722/FullConnect/FullConnect_WriteBuffer.v
add_fileset_file AvalonMem.v VERILOG PATH ip/RTL0722/Memory/AvalonMem.v
add_fileset_file AvalonMemIntf.v VERILOG PATH ip/RTL0722/Memory/AvalonMemIntf.v
add_fileset_file SRAM.v VERILOG PATH ip/RTL0722/Memory/SRAM.v
add_fileset_file Adder_4in.v VERILOG PATH ip/RTL0722/Pool/Adder_4in.v
add_fileset_file Maxof4.v VERILOG PATH ip/RTL0722/Pool/Maxof4.v
add_fileset_file pool.v VERILOG PATH ip/RTL0722/Pool/pool.v
add_fileset_file Adder.v VERILOG PATH ip/RTL0722/Public/Adder.v
add_fileset_file Align.v VERILOG PATH ip/RTL0722/Public/Align.v
add_fileset_file ConvDFF.v VERILOG PATH ip/RTL0722/Public/ConvDFF.v
add_fileset_file Multiplier.v VERILOG PATH ip/RTL0722/Public/Multiplier.v
add_fileset_file SysCtrl.v VERILOG PATH ip/RTL0722/SysController/SysCtrl.v
add_fileset_file AccSystem.v VERILOG PATH ip/RTL0722/AccSystem.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter WeightMemAddr STD_LOGIC_VECTOR 0
set_parameter_property WeightMemAddr DEFAULT_VALUE 0
set_parameter_property WeightMemAddr DISPLAY_NAME WeightMemAddr
set_parameter_property WeightMemAddr TYPE STD_LOGIC_VECTOR
set_parameter_property WeightMemAddr UNITS None
set_parameter_property WeightMemAddr ALLOWED_RANGES 0:73786976294838206463
set_parameter_property WeightMemAddr HDL_PARAMETER true
add_parameter ShareMemAddr0 STD_LOGIC_VECTOR 512
set_parameter_property ShareMemAddr0 DEFAULT_VALUE 512
set_parameter_property ShareMemAddr0 DISPLAY_NAME ShareMemAddr0
set_parameter_property ShareMemAddr0 TYPE STD_LOGIC_VECTOR
set_parameter_property ShareMemAddr0 UNITS None
set_parameter_property ShareMemAddr0 ALLOWED_RANGES 0:73786976294838206463
set_parameter_property ShareMemAddr0 HDL_PARAMETER true
add_parameter ShareMemAddr1 STD_LOGIC_VECTOR 1024
set_parameter_property ShareMemAddr1 DEFAULT_VALUE 1024
set_parameter_property ShareMemAddr1 DISPLAY_NAME ShareMemAddr1
set_parameter_property ShareMemAddr1 TYPE STD_LOGIC_VECTOR
set_parameter_property ShareMemAddr1 UNITS None
set_parameter_property ShareMemAddr1 ALLOWED_RANGES 0:73786976294838206463
set_parameter_property ShareMemAddr1 HDL_PARAMETER true
add_parameter PrivateMemAddr0 STD_LOGIC_VECTOR 0
set_parameter_property PrivateMemAddr0 DEFAULT_VALUE 0
set_parameter_property PrivateMemAddr0 DISPLAY_NAME PrivateMemAddr0
set_parameter_property PrivateMemAddr0 TYPE STD_LOGIC_VECTOR
set_parameter_property PrivateMemAddr0 UNITS None
set_parameter_property PrivateMemAddr0 ALLOWED_RANGES 0:73786976294838206463
set_parameter_property PrivateMemAddr0 HDL_PARAMETER true
add_parameter PrivateMemAddr1 STD_LOGIC_VECTOR 0
set_parameter_property PrivateMemAddr1 DEFAULT_VALUE 0
set_parameter_property PrivateMemAddr1 DISPLAY_NAME PrivateMemAddr1
set_parameter_property PrivateMemAddr1 TYPE STD_LOGIC_VECTOR
set_parameter_property PrivateMemAddr1 UNITS None
set_parameter_property PrivateMemAddr1 ALLOWED_RANGES 0:73786976294838206463
set_parameter_property PrivateMemAddr1 HDL_PARAMETER true
add_parameter PrivateMemAddr2 STD_LOGIC_VECTOR 0
set_parameter_property PrivateMemAddr2 DEFAULT_VALUE 0
set_parameter_property PrivateMemAddr2 DISPLAY_NAME PrivateMemAddr2
set_parameter_property PrivateMemAddr2 TYPE STD_LOGIC_VECTOR
set_parameter_property PrivateMemAddr2 UNITS None
set_parameter_property PrivateMemAddr2 ALLOWED_RANGES 0:73786976294838206463
set_parameter_property PrivateMemAddr2 HDL_PARAMETER true
add_parameter PrivateMemAddr3 STD_LOGIC_VECTOR 0
set_parameter_property PrivateMemAddr3 DEFAULT_VALUE 0
set_parameter_property PrivateMemAddr3 DISPLAY_NAME PrivateMemAddr3
set_parameter_property PrivateMemAddr3 TYPE STD_LOGIC_VECTOR
set_parameter_property PrivateMemAddr3 UNITS None
set_parameter_property PrivateMemAddr3 ALLOWED_RANGES 0:73786976294838206463
set_parameter_property PrivateMemAddr3 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_slave_config
# 
add_interface avalon_slave_config avalon end
set_interface_property avalon_slave_config addressUnits WORDS
set_interface_property avalon_slave_config associatedClock clock
set_interface_property avalon_slave_config associatedReset reset
set_interface_property avalon_slave_config bitsPerSymbol 8
set_interface_property avalon_slave_config burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_config burstcountUnits WORDS
set_interface_property avalon_slave_config explicitAddressSpan 0
set_interface_property avalon_slave_config holdTime 0
set_interface_property avalon_slave_config linewrapBursts false
set_interface_property avalon_slave_config maximumPendingReadTransactions 0
set_interface_property avalon_slave_config maximumPendingWriteTransactions 0
set_interface_property avalon_slave_config readLatency 0
set_interface_property avalon_slave_config readWaitTime 1
set_interface_property avalon_slave_config setupTime 0
set_interface_property avalon_slave_config timingUnits Cycles
set_interface_property avalon_slave_config writeWaitTime 0
set_interface_property avalon_slave_config ENABLED true
set_interface_property avalon_slave_config EXPORT_OF ""
set_interface_property avalon_slave_config PORT_NAME_MAP ""
set_interface_property avalon_slave_config CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_config SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_config ConfigReadData_o readdata Output 32
add_interface_port avalon_slave_config ConfigAddr_i address Input 4
add_interface_port avalon_slave_config ConfigRead_i read Input 1
add_interface_port avalon_slave_config ConfigWriteData_i writedata Input 32
add_interface_port avalon_slave_config ConfigWrite_i write Input 1
set_interface_assignment avalon_slave_config embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_config embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_config embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_config embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_slave_data
# 
add_interface avalon_slave_data avalon end
set_interface_property avalon_slave_data addressUnits WORDS
set_interface_property avalon_slave_data associatedClock clock
set_interface_property avalon_slave_data associatedReset reset
set_interface_property avalon_slave_data bitsPerSymbol 8
set_interface_property avalon_slave_data burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_data burstcountUnits WORDS
set_interface_property avalon_slave_data explicitAddressSpan 0
set_interface_property avalon_slave_data holdTime 0
set_interface_property avalon_slave_data linewrapBursts false
set_interface_property avalon_slave_data maximumPendingReadTransactions 0
set_interface_property avalon_slave_data maximumPendingWriteTransactions 0
set_interface_property avalon_slave_data readLatency 1
set_interface_property avalon_slave_data readWaitTime 1
set_interface_property avalon_slave_data setupTime 0
set_interface_property avalon_slave_data timingUnits Cycles
set_interface_property avalon_slave_data writeWaitTime 0
set_interface_property avalon_slave_data ENABLED true
set_interface_property avalon_slave_data EXPORT_OF ""
set_interface_property avalon_slave_data PORT_NAME_MAP ""
set_interface_property avalon_slave_data CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_data SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_data AvalonAddr_i address Input 15
add_interface_port avalon_slave_data AvalonRead_i read Input 1
add_interface_port avalon_slave_data AvalonWrite_i write Input 1
add_interface_port avalon_slave_data AvalonByteEnable_i byteenable Input 16
add_interface_port avalon_slave_data AvalonWriteData_i writedata Input 128
add_interface_port avalon_slave_data AvalonWaitReq_o waitrequest Output 1
add_interface_port avalon_slave_data AvalonReadData_o readdata Output 128
set_interface_assignment avalon_slave_data embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_data embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_data embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_data embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rstn reset_n Input 1

