
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.18 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net265 (net)
                  0.05    0.00   -0.18 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.25    0.07 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net263 (net)
                  0.07    0.00    0.07 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.33 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net266 (net)
                  0.06    0.00    0.33 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    0.44 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.09    0.00    0.44 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.50    0.94 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net267 (net)
                  0.10    0.00    0.94 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.95    0.60    1.54 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   292    0.96                           net264 (net)
                  0.95    0.02    1.56 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.56   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.10    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.59    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_1_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.18 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net265 (net)
                  0.05    0.00   -0.18 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.25    0.07 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net263 (net)
                  0.07    0.00    0.07 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.33 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net266 (net)
                  0.06    0.00    0.33 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    0.44 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.09    0.00    0.44 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.50    0.94 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net267 (net)
                  0.10    0.00    0.94 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.95    0.60    1.54 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   292    0.96                           net264 (net)
                  0.96    0.08    1.62 ^ sb_1__0_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.62   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.59    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_2_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.18 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net265 (net)
                  0.05    0.00   -0.18 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.25    0.07 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net263 (net)
                  0.07    0.00    0.07 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.33 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net266 (net)
                  0.06    0.00    0.33 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    0.44 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.09    0.00    0.44 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.50    0.94 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net267 (net)
                  0.10    0.00    0.94 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.95    0.60    1.54 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   292    0.96                           net264 (net)
                  0.96    0.09    1.63 ^ sb_1__0_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_2_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.63   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_12.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.59    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_10.sky130_fd_sc_hd__dfrtp_1_1_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.18 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net265 (net)
                  0.05    0.00   -0.18 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.25    0.07 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net263 (net)
                  0.07    0.00    0.07 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.33 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net266 (net)
                  0.06    0.00    0.33 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    0.44 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.09    0.00    0.44 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.50    0.94 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net267 (net)
                  0.10    0.00    0.94 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.95    0.60    1.54 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   292    0.96                           net264 (net)
                  0.96    0.09    1.63 ^ sb_1__0_.mem_top_track_10.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.63   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_10.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.59    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_14.sky130_fd_sc_hd__dfrtp_1_0_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.18 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net265 (net)
                  0.05    0.00   -0.18 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.25    0.07 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net263 (net)
                  0.07    0.00    0.07 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.33 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net266 (net)
                  0.06    0.00    0.33 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    0.44 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.09    0.00    0.44 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.50    0.94 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net267 (net)
                  0.10    0.00    0.94 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.95    0.60    1.54 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   292    0.96                           net264 (net)
                  0.96    0.09    1.63 ^ sb_1__0_.mem_top_track_14.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.63   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_14.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                          0.59    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: gfpga_pad_io_soc_in[0] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_3__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[0] (in)
     2    0.00                           gfpga_pad_io_soc_in[0] (net)
                  0.50    0.00   -0.50 v input93/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.23   -0.27 v input93/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net93 (net)
                  0.05    0.00   -0.27 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.30    0.03 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.00    0.01    0.04 v top_width_0_height_0_subtile_3__pin_inpad_0_ (out)
                                  0.04   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.04   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)


Startpoint: gfpga_pad_io_soc_in[1] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_2__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[1] (in)
     2    0.00                           gfpga_pad_io_soc_in[1] (net)
                  0.50    0.00   -0.50 v input94/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.24   -0.26 v input94/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net94 (net)
                  0.06    0.00   -0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.05 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.00    0.01    0.05 v top_width_0_height_0_subtile_2__pin_inpad_0_ (out)
                                  0.05   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.05   data arrival time
-----------------------------------------------------------------------------
                                  2.95   slack (MET)


Startpoint: gfpga_pad_io_soc_in[3] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_0__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[3] (in)
     2    0.00                           gfpga_pad_io_soc_in[3] (net)
                  0.50    0.00   -0.50 v input96/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.24   -0.26 v input96/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net96 (net)
                  0.07    0.00   -0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.05 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.00    0.01    0.06 v top_width_0_height_0_subtile_0__pin_inpad_0_ (out)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: gfpga_pad_io_soc_in[2] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_1__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[2] (in)
     2    0.00                           gfpga_pad_io_soc_in[2] (net)
                  0.50    0.00   -0.50 v input95/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.24   -0.26 v input95/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net95 (net)
                  0.07    0.00   -0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.30    0.04 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.00    0.02    0.06 v top_width_0_height_0_subtile_1__pin_inpad_0_ (out)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: chanx_left_in[27] (input port clocked by clk0)
Endpoint: chany_top_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v chanx_left_in[27] (in)
     2    0.01                           chanx_left_in[27] (net)
                  0.50    0.00   -0.50 v input22/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.26   -0.24 v input22/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net22 (net)
                  0.09    0.00   -0.24 v _165_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.14   -0.10 v _165_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net184 (net)
                  0.07    0.00   -0.10 v output184/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.17    0.07 v output184/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_top_out[1] (net)
                  0.07    0.00    0.07 v chany_top_out[1] (out)
                                  0.07   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -3.00   -2.90   output external delay
                                 -2.90   data required time
-----------------------------------------------------------------------------
                                 -2.90   data required time
                                 -0.07   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: ccff_head_1 (input port clocked by clk0)
Endpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ ccff_head_1 (in)
     2    0.01                           ccff_head_1 (net)
                  0.50    0.00   -0.50 ^ hold10/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.33   -0.17 ^ hold10/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net272 (net)
                  0.06    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.24    0.07 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net268 (net)
                  0.04    0.00    0.07 ^ hold11/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    0.31 ^ hold11/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net273 (net)
                  0.06    0.00    0.31 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.10    0.41 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.07    0.00    0.41 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.66 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net269 (net)
                  0.06    0.00    0.66 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.66   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.10    0.70   clock uncertainty
                          0.00    0.70   clock reconvergence pessimism
                         -0.03    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: ccff_head (input port clocked by clk0)
Endpoint: cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ ccff_head (in)
     2    0.00                           ccff_head (net)
                  0.50    0.00   -0.50 ^ hold12/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.18 ^ hold12/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net274 (net)
                  0.05    0.00   -0.18 ^ hold8/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.23    0.06 ^ hold8/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net270 (net)
                  0.05    0.00    0.06 ^ hold13/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.29 ^ hold13/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net275 (net)
                  0.04    0.00    0.29 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.09    0.38 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net1 (net)
                  0.06    0.00    0.38 ^ hold9/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.61 ^ hold9/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net271 (net)
                  0.05    0.00    0.61 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.61   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.56 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.66   clock uncertainty
                          0.00    0.66   clock reconvergence pessimism
                         -0.03    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: sb_1__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.32 ^ clkbuf_4_6_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17    0.49 ^ clkbuf_4_6_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.02                           clknet_4_6_0_prog_clk (net)
                  0.06    0.00    0.49 ^ sb_1__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.33    0.82 ^ sb_1__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_1__0_.mem_left_track_11.ccff_tail (net)
                  0.08    0.00    0.82 ^ sb_1__0_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.82   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.12    0.24    0.60 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    26    0.07                           clknet_4_5_0_prog_clk (net)
                  0.12    0.00    0.60 ^ sb_1__0_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.70   clock uncertainty
                         -0.03    0.66   clock reconvergence pessimism
                         -0.03    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: sb_1__0_.mem_left_track_53.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.32 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17    0.49 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_7_0_prog_clk (net)
                  0.06    0.00    0.49 ^ sb_1__0_.mem_left_track_53.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.34    0.83 ^ sb_1__0_.mem_left_track_53.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cbx_1__0_.cbx_8__0_.ccff_head (net)
                  0.09    0.00    0.83 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.83   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.12    0.24    0.60 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    26    0.07                           clknet_4_5_0_prog_clk (net)
                  0.12    0.00    0.60 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.10    0.70   clock uncertainty
                         -0.03    0.66   clock reconvergence pessimism
                         -0.03    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: sb_1__0_.mem_left_track_7.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.32 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.50 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_1_0_prog_clk (net)
                  0.07    0.00    0.50 ^ sb_1__0_.mem_left_track_7.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.34    0.84 ^ sb_1__0_.mem_left_track_7.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_1__0_.mem_left_track_11.ccff_head (net)
                  0.08    0.00    0.84 ^ sb_1__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.84   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.12    0.24    0.60 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    26    0.07                           clknet_4_5_0_prog_clk (net)
                  0.12    0.00    0.60 ^ sb_1__0_.mem_left_track_11.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.70   clock uncertainty
                         -0.03    0.66   clock reconvergence pessimism
                         -0.03    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


