{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "24", "@timestamp": "2020-07-24T07:19:55.000055-04:00", "@year": "2020", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2008", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Design and implementation of parallel hierarchical finite state machines", "abstracts": "This paper presents a novel model and method for synthesis of parallel hierarchical finite state machines (PHFSM) that permit to implement algorithms composed of modules in such a way that 1) the modules can be activated from other modules, and 2) more than one module can be activated in parallel. The model combines multiple stack memories interacting with a combinational circuit. The synthesis involves three basic steps: 1) conversion of a given specification to special state transition diagrams; 2) use of the proposed hardware description language templates; 3) synthesis of the circuit from the templates. A number of PHFSMs have been designed, implemented in low-cost commercially available FPGAs, tested, and evaluated. The results of experiments have proven the effectiveness and practicability of the proposed technique for solving real-world problems. \u00a92008 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "FPGA", "@xml:lang": "eng"}, {"$": "Parallel and hierarchical algorithms", "@xml:lang": "eng"}, {"$": "Parallel hierarchical finite state machine", "@xml:lang": "eng"}, {"$": "Synthesis", "@xml:lang": "eng"}, {"$": "VHDL specification", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781424424269", "@type": "print", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagecount": "var.pagings"}, "confevent": {"confname": "HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics", "confcatnumber": "CFP0816B", "conflocation": {"city-group": "Hoi an", "@country": "vnm"}, "confcode": "73510", "confdate": {"enddate": {"@day": "06", "@year": "2008", "@month": "06"}, "startdate": {"@day": "04", "@year": "2008", "@month": "06"}}}}}, "sourcetitle": "HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics", "publicationdate": {"year": "2008", "date-text": {"@xfab-added": "true", "$": "2008"}}, "sourcetitle-abbrev": "HUT-ICCE - Int. Conf. Commun. Electron.", "@country": "usa", "issuetitle": "HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics", "publicationyear": {"@first": "2008"}, "publisher": {"publishername": "IEEE Computer Society"}, "article-number": "4578929", "@srcid": "12100156726"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "2208"}, {"$": "3315"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723.1.1", "classification-description": "Computer Programming Languages"}, {"classification-code": "802.2", "classification-description": "Chemical Reactions"}, {"classification-code": "902.2", "classification-description": "Codes and Standards"}, {"classification-code": "911", "classification-description": "Cost and Value Engineering; Industrial Economics"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}, {"$": "SOCI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2020 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "19", "@timestamp": "BST 13:28:54", "@year": "2020", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "352331060", "@idtype": "PUI"}, {"$": "51690099", "@idtype": "CAR-ID"}, {"$": "20083811566349", "@idtype": "CPX"}, {"$": "20101299686", "@idtype": "SCOPUS"}, {"$": "51549112960", "@idtype": "SCP"}, {"$": "51549112960", "@idtype": "SGR"}], "ce:doi": "10.1109/cce.2008.4578929"}}, "tail": {"bibliography": {"@refcount": "11", "reference": [{"ref-fulltext": "G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "T.Villa, T.Kam, R.K.Brayton, A.Sangiovanni-Vincentelli, Synthesis of Finite State Machines: Logic Optimization, Kluwer Academic Publishers, 1997.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "0003772307", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Villa", "ce:indexed-name": "Villa T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kam", "ce:indexed-name": "Kam T."}, {"@seq": "3", "ce:initials": "R.K.", "@_fa": "true", "ce:surname": "Brayton", "ce:indexed-name": "Brayton R.K."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sangiovanni-Vincentelli", "ce:indexed-name": "Sangiovanni-Vincentelli A."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines: Logic Optimization"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their use for digital control\", IEEE Transactions on VLSI Systems, 1999, vol. 7, no. 2, pp. 222-228.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "A. Zakrevskij, Parallel Algorithms of Logical Control, Minsk, Academy of Science, 1999.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "10844295713", "@idtype": "SGR"}}, "ref-text": "Minsk, Academy of Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Parallel Algorithms of Logical Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Hierarchical specification and design of control systems in robotics\", Proceedings of the 3rd Int. Conf. on Autonomous Robots and Agents - ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 623-628.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Hierarchical specification and design of control systems in robotics"}, "refd-itemidlist": {"itemid": {"$": "36849053915", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "623", "@last": "628"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 3rd Int. Conf. on Autonomous Robots and Agents - ICARA"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, 2004, pp. 197-211.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "I. Skliarova, Reconfigurable Architectures for Problems of Combinatorial Optimization, Ph.D. Thesis, University of Aveiro, Portugal, 2004.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": {"$": "34547996706", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, University of Aveiro, Portugal", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Reconfigurable Architectures for Problems of Combinatorial Optimization"}}, {"ref-fulltext": "Synthesizable VHDL code for PHFSM, Online: http://www.ieeta.pt/\u223cskl/ Research/Projects/ISE_Projects/ParallelHFSM. rar.", "@id": "8", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/\u223cskl/Research/Projects/ISE_Projects/ParallelHFSM.rar", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "51549098144", "@idtype": "SGR"}}, "ref-text": "Online", "ref-sourcetitle": "Synthesizable VHDL code for PHFSM"}}, {"ref-fulltext": "Xilinx, Inc., products and services, Online: http://www.xilinx.com.", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "36849092447", "@idtype": "SGR"}}, "ref-text": "Online", "ref-sourcetitle": "Xilinx, Inc., products and services"}}, {"ref-fulltext": "M. Almeida, B. Pimentel, V. Sklyarov, I. Skliarova, \"Design tools for rapid prototyping of embedded controllers\", Proceedings of the 3rd International Conference on Autonomous Robots and Agents - ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 683-688.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design tools for rapid prototyping of embedded controllers"}, "refd-itemidlist": {"itemid": {"$": "36849023412", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "683", "@last": "688"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 3rd International Conference on Autonomous Robots and Agents - ICARA"}}, {"ref-fulltext": "Spartan-IIE Development Platform, Online: http://www.trenz-electronic. de.", "@id": "11", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.trenz-electronic.de", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "51549084581", "@idtype": "SGR"}}, "ref-text": "Spartan-IIE Development Platform", "ref-sourcetitle": "Online"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-51549112960", "dc:description": "This paper presents a novel model and method for synthesis of parallel hierarchical finite state machines (PHFSM) that permit to implement algorithms composed of modules in such a way that 1) the modules can be activated from other modules, and 2) more than one module can be activated in parallel. The model combines multiple stack memories interacting with a combinational circuit. The synthesis involves three basic steps: 1) conversion of a given specification to special state transition diagrams; 2) use of the proposed hardware description language templates; 3) synthesis of the circuit from the templates. A number of PHFSMs have been designed, implemented in low-cost commercially available FPGAs, tested, and evaluated. The results of experiments have proven the effectiveness and practicability of the proposed technique for solving real-world problems. \u00a92008 IEEE.", "prism:coverDate": "2008-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/51549112960", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/51549112960"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=51549112960&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=51549112960&origin=inward"}], "prism:isbn": "9781424424269", "prism:publicationName": "HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics", "source-id": "12100156726", "citedby-count": "20", "subtype": "cp", "prism:pageRange": "33-38", "dc:title": "Design and implementation of parallel hierarchical finite state machines", "prism:endingPage": "38", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/cce.2008.4578929", "prism:startingPage": "33", "article-number": "4578929", "dc:identifier": "SCOPUS_ID:51549112960", "dc:publisher": "IEEE Computer Society"}, "idxterms": {"mainterm": [{"$": "Design and implementations", "@weight": "b", "@candidate": "n"}, {"$": "Hierarchical algorithm", "@weight": "b", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "b", "@candidate": "n"}, {"$": "Low costs", "@weight": "b", "@candidate": "n"}, {"$": "Multiple stacks", "@weight": "b", "@candidate": "n"}, {"$": "Real-world problem", "@weight": "b", "@candidate": "n"}, {"$": "State transition diagrams", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Parallel and hierarchical algorithms"}, {"@_fa": "true", "$": "Parallel hierarchical finite state machine"}, {"@_fa": "true", "$": "Synthesis"}, {"@_fa": "true", "$": "VHDL specification"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Communication", "@code": "3315", "@abbrev": "SOCI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}