Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr  4 16:11:02 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_reactionTimer_control_sets_placed.rpt
| Design       : TOP_reactionTimer
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------------------+------------------------------------+------------------+----------------+
|        Clock Signal       |                     Enable Signal                    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------+------------------------------------------------------+------------------------------------+------------------+----------------+
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/x_charBasePos_reg[3][0] | vgaPortDriver/clockEdge25MHz/SR[0] |                1 |              4 |
|  in_100MHzClock_IBUF_BUFG |                                                      |                                    |                2 |              6 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/x_charPixelPos_reg[0]   | in_reset_IBUF                      |                2 |              7 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/E[0]                    | in_reset_IBUF                      |                4 |             11 |
|  in_100MHzClock_IBUF_BUFG | vgaPortDriver/clockEdge25MHz/y_counter_reg[0]        | in_reset_IBUF                      |                5 |             11 |
+---------------------------+------------------------------------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 11     |                     2 |
+--------+-----------------------+


