// Seed: 838221576
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  logic [-1 'b0 : -1] id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output wand  id_2,
    input  tri   id_3,
    output uwire id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  wire  id_7;
  logic id_8 = 1'b0;
  wire  id_9;
  assign id_8 = -1;
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    input  tri1 id_2,
    input  wor  id_3
);
  always @(posedge 1) begin : LABEL_0
    @(posedge id_3) force id_1 = id_3 + 1 - -1;
    begin : LABEL_1
      $clog2(97);
      ;
      cover (-1'b0);
    end
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_5;
  ;
  assign id_1 = id_5 || id_3;
endmodule
