Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb 16 19:38:09 2023
| Host         : DESKTOP-MGFRI4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main2_four_digits_timing_summary_routed.rpt -pb main2_four_digits_timing_summary_routed.pb -rpx main2_four_digits_timing_summary_routed.rpx -warn_on_violation
| Design       : main2_four_digits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnC (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 5.469ns (46.455%)  route 6.304ns (53.545%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.607     5.056    four_digits_unit/sw_IBUF[6]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     6.070    four_digits_unit/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152     6.222 r  four_digits_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.030    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.773 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.773    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 5.438ns (46.324%)  route 6.302ns (53.676%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.607     5.056    four_digits_unit/sw_IBUF[6]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.888     6.068    four_digits_unit/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152     6.220 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.027    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.740 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.740    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.711ns  (logic 5.434ns (46.399%)  route 6.277ns (53.601%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.989    four_digits_unit/sw_IBUF[3]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.113 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     5.993    four_digits_unit/sel0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.154     6.147 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857     8.004    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.711 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.711    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 5.229ns (45.764%)  route 6.197ns (54.236%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.607     5.056    four_digits_unit/sw_IBUF[6]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     5.849    four_digits_unit/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.973 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     7.895    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.426 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.426    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 5.227ns (45.876%)  route 6.167ns (54.124%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.607     5.056    four_digits_unit/sw_IBUF[6]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.888     6.068    four_digits_unit/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.192 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.864    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.394 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.394    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.351ns  (logic 5.216ns (45.954%)  route 6.135ns (54.046%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.541     4.989    four_digits_unit/sw_IBUF[3]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.113 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     5.993    four_digits_unit/sel0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.117 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     7.831    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.351 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.351    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.255ns  (logic 5.233ns (46.495%)  route 6.022ns (53.505%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.607     5.056    four_digits_unit/sw_IBUF[6]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.890     6.070    four_digits_unit/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.194 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.720    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.255 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.255    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.308ns (58.964%)  route 2.998ns (41.036%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    four_digits_unit/count[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.308     3.606    an_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.700     7.305 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     7.305    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.316ns (60.663%)  route 2.799ns (39.337%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.934     1.390    four_digits_unit/count[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.154     1.544 r  four_digits_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.409    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.115 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.115    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 4.333ns (63.286%)  route 2.514ns (36.714%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    four_digits_unit/count[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.823     3.122    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.847 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.847    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            four_digits_unit/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.302%)  route 0.341ns (64.698%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.225     0.366    four_digits_unit/count[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.411 r  four_digits_unit/count[1]_i_1/O
                         net (fo=1, routed)           0.116     0.527    four_digits_unit/plusOp[1]
    SLICE_X65Y25         FDRE                                         r  four_digits_unit/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            four_digits_unit/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.481%)  route 0.353ns (65.519%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.193     0.334    four_digits_unit/count[0]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  four_digits_unit/count[0]_i_1/O
                         net (fo=1, routed)           0.160     0.539    four_digits_unit/plusOp[0]
    SLICE_X65Y25         FDRE                                         r  four_digits_unit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.386ns (69.881%)  route 0.597ns (30.119%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.191     0.332    four_digits_unit/count[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  four_digits_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     0.783    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.984 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.984    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.462ns (73.649%)  route 0.523ns (26.351%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.193     0.334    four_digits_unit/count[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.043     0.377 r  four_digits_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     0.707    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     1.986 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.986    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.469ns (70.899%)  route 0.603ns (29.101%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.191     0.332    four_digits_unit/count[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.374 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.411     0.786    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.072 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.072    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.455ns (69.335%)  route 0.644ns (30.665%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.225     0.366    four_digits_unit/count[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.411 r  four_digits_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.419     0.830    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     2.099 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.099    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.467ns (67.085%)  route 0.720ns (32.915%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.259     0.400    four_digits_unit/count[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.445 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.181     0.625    four_digits_unit/sel0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.951    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.187 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.187    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.461ns (65.646%)  route 0.765ns (34.354%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.259     0.400    four_digits_unit/count[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.445 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.179     0.623    four_digits_unit/sel0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.668 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.996    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.226 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.226    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.452ns (64.850%)  route 0.787ns (35.150%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[1]/Q
                         net (fo=9, routed)           0.257     0.398    four_digits_unit/count[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.443 r  four_digits_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.176     0.619    four_digits_unit/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.664 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.018    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.239 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.239    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.444ns (64.001%)  route 0.812ns (35.999%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  four_digits_unit/count_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  four_digits_unit/count_reg[0]/Q
                         net (fo=10, routed)          0.191     0.332    four_digits_unit/count[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.374 r  four_digits_unit/dp_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.621     0.995    an_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         1.261     2.256 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     2.256    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





