============================================================
Initial memory state
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Initial register state
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************
============================================================
Start of Program
============================================================
Cycle 1
ir = 00110100 000000001 00 0100
b = sp
c = mar

> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************


> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 2
ir = 00110011 000000000 11 0000
b = mdr
c = Nenhum

> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

Fetch: H updated with zero-extended MBR value.

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 3
ir = 00111100 010000000 10 0000
b = mdr
c = opc

> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

Memory WRITE: address 4 updated with MDR value.

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 4
ir = 00110011 000000001 00 0100
b = sp
c = mar

> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************


> Registers after instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 5
ir = 00111100 010000000 10 0000
b = mdr
c = opc

> Registers before instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

Memory WRITE: address 1 updated with MDR value.

> Registers after instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 6
ir = 00110001 100000000 00 0000
b = mdr
c = h

> Registers before instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************


> Registers after instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000001
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 7
ir = 00110010 100000000 00 0000
b = mdr
c = h

> Registers before instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000001
*******************************


> Registers after instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 8
ir = 00111000 000000001 01 0000
b = mdr
c = mar

> Registers before instruction
*******************************
mar = 00000000000000000000000000000001
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

Memory READ: MDR updated with memory content at address 0.

> Registers after instruction
*******************************
mar = 00000000000000000000000000000000
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 9
ir = 00110100 000000001 10 0100
b = sp
c = mar

> Registers before instruction
*******************************
mar = 00000000000000000000000000000000
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

Memory WRITE: address 4 updated with MDR value.

> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 10
ir = 00110111 001000000 00 0000
b = mdr
c = tos

> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************


> Registers after instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc  = 00000000000000000000000000000000
mbr = 00000000
sp  = 00000000000000000000000000000100
lv  = 00000000000000000000000000000000
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000000
opc = 00000000000000000000000000000000
h   = 00000000000000000000000000000000
*******************************

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
============================================================
Cycle 11
No more lines, EOP.
