CLOCK_TEST_DICT = {

  0x1000A: 'sleep_clk_src',
  0x10016: 'aon_clk_src',
  0x1001D: 'xo_clk_src',
  0x10022: 'qos_fixed_lat_counter_src',
  0x10023: 'audio_core_gdsc_xo_clk',
  0x10040: 'audio_core_bcr_slp_clk',
  0x10043: 'turing_wrapper_sysnoc_sway_snoc_clk',
  0x10044: 'turing_wrapper_aon_clk',
  0x10045: 'turing_wrapper_qos_ahbs_aon_clk',
  0x10049: 'turing_wrapper_sysnoc_sway_aon_clk',
  0x1004A: 'q6ss_ahbm_aon_clk',
  0x1004B: 'q6ss_bcr_slp_clk',
  0x1004C: 'turing_wrapper_q6_smmu_gdsc_xo_clk',
  0x1004E: 'turing_wrapper_mpu_cfg_aon_clk',
  0x1004F: 'turing_wrapper_q6_ahbm_mpu_aon_clk',
  0x10050: 'q6ss_ahbs_aon_clk',
  0x10051: 'turing_wrapper_qos_xo_lat_counter_clk',
  0x10052: 'turing_wrapper_qos_dmonitor_fixed_lat_counter_clk',
  0x10053: 'turing_wrapper_qos_danger_fixed_lat_counter_clk',
  0x10056: 'turing_wrapper_bus_timeout_aon_clk',
  0x20000: 'gcc_sys_noc_axi_clk',
  0x20001: 'gcc_sys_noc_south_axi_clk',
  0x20002: 'gcc_sys_noc_north_axi_clk',
  0x20003: 'gcc_sys_noc_qdss_stm_axi_clk',
  0x20004: 'gcc_sys_noc_hmss_ahb_clk',
  0x20005: 'gcc_snoc_cnoc_ahb_clk',
  0x20006: 'gcc_sys_noc_at_clk',
  0x20007: 'gcc_snoc_qosgen_extref',
  0x20008: 'gcc_sys_noc_pimem_axi_clk',
  0x20009: 'gcc_sys_noc_hs_axi_clk',
  0x2000A: 'gcc_bimc_nius_hs_axi_clk',
  0x2000B: 'gcc_bimc_nius_axi_clk',
  0x2000C: 'gcc_bimc_nius_cfg_ahb_clk',
  0x2000D: 'gcc_sys_noc_dcd_xo_clk',
  0x2000E: 'gcc_cfg_noc_ahb_clk',
  0x20010: 'gcc_cfg_noc_south_ahb_clk',
  0x20012: 'gcc_cfg_noc_ddr_cfg_clk',
  0x20013: 'gcc_cfg_noc_tic_clk',
  0x20014: 'gcc_cfg_noc_usb3_axi_clk',
  0x20015: 'gcc_cnoc_periph_south_ahb_clk',
  0x20016: 'gcc_cnoc_periph_north_ahb_clk',
  0x20017: 'gcc_cfg_noc_dcd_xo_clk',
  0x20018: 'gcc_cfg_noc_north_dcd_xo_clk',
  0x20019: 'gcc_cfg_noc_south_dcd_xo_clk',
  0x2001B: 'gcc_cfg_noc_ah2phy_xo_clk',
  0x2001C: 'gcc_tic_cfg_ahb_clk',
  0x2001D: 'gcc_imem_axi_clk',
  0x2001E: 'gcc_imem_cfg_ahb_clk',
  0x2001F: 'gcc_mmss_sys_noc_axi_clk',
  0x20020: 'gcc_mmss_noc_cfg_ahb_clk',
  0x20021: 'gcc_mmss_at_clk',
  0x20022: 'mmss_gcc_dbg_clk',
  0x20023: 'gcc_mmss_qm_core_clk',
  0x20024: 'gcc_mmss_trig_clk',
  0x20025: 'gcc_mmss_qm_ahb_clk',
  0x20026: 'gcc_mmss_noc_at_clk',
  0x20027: 'gcc_pimem_axi_clk',
  0x20028: 'gcc_pimem_ahb_clk',
  0x20029: 'gcc_qdss_dap_ahb_clk',
  0x2002A: 'gcc_qdss_cfg_ahb_clk',
  0x2002B: 'gcc_qdss_center_at_clk',
  0x2002C: 'gcc_south_at_clk',
  0x2002D: 'gcc_north_at_clk',
  0x2002E: 'gcc_qdss_etr_usb_clk',
  0x2002F: 'gcc_qdss_stm_clk',
  0x20030: 'gcc_qdss_traceclkin_clk',
  0x20031: 'gcc_qdss_tsctr_div2_clk',
  0x20032: 'gcc_qdss_tsctr_div3_clk',
  0x20033: 'gcc_qdss_tsctr_div4_clk',
  0x20034: 'gcc_qdss_tsctr_div8_clk',
  0x20035: 'gcc_qdss_tsctr_div16_clk',
  0x20036: 'gcc_qdss_trig_clk',
  0x20037: 'gcc_qdss_dap_clk',
  0x20038: 'gcc_south_apb_clk',
  0x20039: 'gcc_north_apb_clk',
  0x2003A: 'gcc_center_apb_clk',
  0x2003B: 'gcc_qdss_xo_clk',
  0x2003C: 'gcc_usb30_master_clk',
  0x2003D: 'gcc_usb30_sleep_clk',
  0x2003E: 'gcc_usb30_mock_utmi_clk',
  0x2003F: 'gcc_usb3_phy_aux_clk',
  0x20040: 'gcc_usb3_phy_pipe_clk',
  0x20043: 'usb3_phy_wrapper_gcc_usb3_pipe_clk',
  0x20044: 'qusb2phy_prim_gcc_usb30_utmi_clk',
  0x20045: 'gcc_usb_phy_cfg_ahb2phy_clk',
  0x20046: 'gcc_sdcc2_apps_clk',
  0x20047: 'gcc_sdcc2_ahb_clk',
  0x2004A: 'gcc_blsp1_ahb_clk',
  0x2004B: 'gcc_blsp1_sleep_clk',
  0x2004C: 'gcc_blsp1_qup1_spi_apps_clk',
  0x2004D: 'gcc_blsp1_qup1_i2c_apps_clk',
  0x2004E: 'gcc_blsp1_uart1_apps_clk',
  0x2004F: 'gcc_blsp1_uart1_sim_clk',
  0x20050: 'gcc_blsp1_qup2_spi_apps_clk',
  0x20051: 'gcc_blsp1_qup2_i2c_apps_clk',
  0x20052: 'gcc_blsp1_uart2_apps_clk',
  0x20053: 'gcc_blsp1_uart2_sim_clk',
  0x20054: 'gcc_blsp1_qup3_spi_apps_clk',
  0x20055: 'gcc_blsp1_qup3_i2c_apps_clk',
  0x20058: 'gcc_blsp1_qup4_spi_apps_clk',
  0x20059: 'gcc_blsp1_qup4_i2c_apps_clk',
  0x2005E: 'gcc_blsp2_ahb_clk',
  0x2005F: 'gcc_blsp2_sleep_clk',
  0x20060: 'gcc_blsp2_qup1_spi_apps_clk',
  0x20061: 'gcc_blsp2_qup1_i2c_apps_clk',
  0x20062: 'gcc_blsp2_uart1_apps_clk',
  0x20063: 'gcc_blsp2_uart1_sim_clk',
  0x20064: 'gcc_blsp2_qup2_spi_apps_clk',
  0x20065: 'gcc_blsp2_qup2_i2c_apps_clk',
  0x20066: 'gcc_blsp2_uart2_apps_clk',
  0x20067: 'gcc_blsp2_uart2_sim_clk',
  0x20068: 'gcc_blsp2_qup3_spi_apps_clk',
  0x20069: 'gcc_blsp2_qup3_i2c_apps_clk',
  0x2006C: 'gcc_blsp2_qup4_spi_apps_clk',
  0x2006D: 'gcc_blsp2_qup4_i2c_apps_clk',
  0x20072: 'gcc_pdm_ahb_clk',
  0x20073: 'gcc_pdm_xo4_clk',
  0x20074: 'gcc_pdm2_clk',
  0x20075: 'gcc_prng_ahb_clk',
  0x20079: 'gcc_tcsr_ahb_clk',
  0x2007A: 'gcc_boot_rom_ahb_clk',
  0x2007B: 'gcc_msg_ram_ahb_clk',
  0x2007C: 'gcc_tlmm_north_ahb_clk',
  0x2007D: 'gcc_tlmm_south_ahb_clk',
  0x2007F: 'gcc_tlmm_clk',
  0x20080: 'gcc_mpm_ahb_clk',
  0x20081: 'gcc_rpm_proc_fclk',
  0x20082: 'gcc_rpm_proc_hclk',
  0x20083: 'gcc_rpm_bus_ahb_clk',
  0x20084: 'gcc_rpm_sleep_clk',
  0x20085: 'gcc_rpm_timer_clk',
  0x20086: 'gcc_rpm_mst_m2_cnoc_ahb_clk',
  0x20087: 'gcc_cnoc_mst_rpm_ahb_clk',
  0x20088: 'gcc_sec_ctrl_acc_clk',
  0x20089: 'gcc_sec_ctrl_ahb_clk',
  0x2008A: 'gcc_sec_ctrl_clk',
  0x2008B: 'gcc_sec_ctrl_sense_clk',
  0x2008C: 'gcc_sec_ctrl_boot_rom_patch_clk',
  0x2008D: 'gcc_spmi_ser_clk',
  0x2008E: 'gcc_spmi_cnoc_ahb_clk',
  0x2008F: 'gcc_spmi_ahb_clk',
  0x20090: 'gcc_spdm_cfg_ahb_clk',
  0x20091: 'gcc_spdm_mstr_ahb_clk',
  0x20092: 'gcc_spdm_ff_clk',
  0x20093: 'gcc_spdm_bimc_cy_clk',
  0x20094: 'gcc_spdm_snoc_cy_clk',
  0x20095: 'gcc_spdm_pnoc_cy_clk',
  0x20096: 'gcc_spdm_rpm_cy_clk',
  0x20097: 'gcc_ce1_clk',
  0x20098: 'gcc_ce1_axi_clk',
  0x20099: 'gcc_ce1_ahb_clk',
  0x2009A: 'gcc_ahb_clk',
  0x2009B: 'gcc_xo_clk',
  0x2009C: 'gcc_xo_div4_clk',
  0x2009D: 'gcc_im_sleep_clk',
  0x2009E: 'gcc_bimc_xo_clk',
  0x2009F: 'gcc_bimc_cfg_ahb_clk',
  0x200A0: 'gcc_bimc_sleep_clk',
  0x200A1: 'gcc_bimc_sysnoc_axi_clk',
  0x200A2: 'gcc_bimc_clk',
  0x200A3: 'gcc_bimc_mss_q6_axi_clk',
  0x200A4: 'gcc_bimc_at_clk',
  0x200A5: 'gcc_bimc_sysnoc_hs_axi_clk',
  0x200A6: 'gcc_bimc_pimem_axi_clk',
  0x200A7: 'gcc_bimc_dtts_xo_clk',
  0x200A8: 'gcc_ddr_dim_cfg_clk',
  0x200A9: 'gcc_bimc_ddr_cpll0_clk',
  0x200AA: 'gcc_bimc_ddr_cpll1_clk',
  0x200AB: 'gcc_ddr_dim_sleep_clk',
  0x200AC: 'gcc_bimc_gfx_clk',
  0x200AD: 'gcc_mccc_cfg_ahb_clk',
  0x200AE: 'gcc_lpass_q6_axi_clk',
  0x200AF: 'gcc_lpass_q6_smmu_axi_src_clk',
  0x200B0: 'gcc_lpass_q6_smmu_axi_clk',
  0x200B1: 'gcc_lpass_sway_clk',
  0x200B2: 'gcc_lpass_q6_smmu_ahb_clk',
  0x200B5: 'gcc_lpass_trig_clk',
  0x200B6: 'gcc_lpass_at_clk',
  0x200B9: 'lpass_gcc_dbg_clk',
  0x200BA: 'gcc_hmss_ahb_clk',
  0x200BB: 'gcc_bimc_hmss_axi_clk',
  0x200BC: 'gcc_hmss_rbcpr_clk',
  0x200BD: 'gcc_hmss_trig_clk',
  0x200BE: 'gcc_hmss_at_clk',
  0x200BF: 'gcc_hmss_dvm_bus_clk',
  0x200C0: 'hmss_gcc_dbg_clk',
  0x200C1: 'gcc_snoc_bus_timeout0_ahb_clk',
  0x200C2: 'gcc_snoc_bus_timeout1_ahb_clk',
  0x200C3: 'gcc_snoc_bus_timeout3_ahb_clk',
  0x200C4: 'gcc_snoc_bus_timeout_extref',
  0x200C5: 'gcc_cnoc_periph_bus_timeout1_ahb_clk',
  0x200C6: 'gcc_cnoc_periph_bus_timeout2_ahb_clk',
  0x200C7: 'gcc_cnoc_bus_timeout0_ahb_clk',
  0x200C9: 'gcc_cnoc_bus_timeout2_ahb_clk',
  0x200CA: 'gcc_cnoc_bus_timeout3_ahb_clk',
  0x200CB: 'gcc_cnoc_bus_timeout4_ahb_clk',
  0x200CC: 'gcc_cnoc_bus_timeout5_ahb_clk',
  0x200CD: 'gcc_cnoc_bus_timeout6_ahb_clk',
  0x200CE: 'gcc_cnoc_bus_timeout7_ahb_clk',
  0x200CF: 'gcc_cnoc_bus_timeout8_ahb_clk',
  0x200D0: 'gcc_cnoc_bus_timeout9_ahb_clk',
  0x200D1: 'gcc_cnoc_bus_timeout10_ahb_clk',
  0x200D2: 'gcc_cnoc_bus_timeout11_ahb_clk',
  0x200D3: 'gcc_cnoc_bus_timeout12_ahb_clk',
  0x200D4: 'gcc_cnoc_bus_timeout13_ahb_clk',
  0x200D5: 'gcc_cnoc_bus_timeout14_ahb_clk',
  0x200D6: 'gcc_cnoc_bus_timeout_extref',
  0x200D7: 'gcc_qdss_apb2jtag_clk',
  0x200D8: 'gcc_rbcpr_cx_clk',
  0x200D9: 'gcc_rbcpr_cx_ahb_clk',
  0x200DA: 'gcc_rbcpr_mx_clk',
  0x200DB: 'gcc_rbcpr_mx_ahb_clk',
  0x200DC: 'qusb2phy_gcc_clk_test_prim',
  0x200DD: 'mpm_gcc_temp0_sensor_ringosc_clk',
  0x200DE: 'mpm_gcc_temp1_sensor_ringosc_clk',
  0x200DF: 'gcc_gp1_clk',
  0x200E0: 'gcc_gp2_clk',
  0x200E1: 'gcc_gp3_clk',
  0x200E9: 'gcc_obt_odt_clk',
  0x200EA: 'gcc_ufs_axi_clk',
  0x200EB: 'gcc_ufs_ahb_clk',
  0x200EC: 'gcc_ufs_tx_symbol_0_clk',
  0x200ED: 'gcc_ufs_rx_symbol_0_clk',
  0x200EE: 'ufs_tx_symbol_0_clk',
  0x200EF: 'ufs_rx_symbol_0_clk',
  0x200F0: 'gcc_ufs_unipro_core_clk',
  0x200F1: 'gcc_ufs_ice_core_clk',
  0x200F2: 'gcc_ufs_phy_aux_clk',
  0x200FB: 'gcc_vddcx_vs_clk',
  0x200FC: 'gcc_vddmx_vs_clk',
  0x200FD: 'gcc_vdda_vs_clk',
  0x200FE: 'gcc_vs_ctrl_clk',
  0x200FF: 'gcc_mss_vs_clk',
  0x20100: 'gcc_wcss_vs_clk',
  0x20101: 'gcc_apc0_vs_clk',
  0x20102: 'gcc_apc1_vs_clk',
  0x2010A: 'gcc_aggre2_usb3_axi_clk',
  0x2010B: 'gcc_aggre2_ufs_axi_clk',
  0x2010E: 'gcc_aggre2_snoc_axi_clk',
  0x2010F: 'gcc_aggre2_snoc_south_axi_clk',
  0x20111: 'gcc_aggre2_cnoc_ahb_clk',
  0x20112: 'gcc_aggre2_noc_at_clk',
  0x20113: 'gcc_smmu_aggre2_axi_src_clk',
  0x20114: 'gcc_smmu_aggre2_axi_clk',
  0x20115: 'gcc_smmu_aggre2_ahb_clk',
  0x20116: 'gcc_aggre2_noc_qosgen_extref',
  0x20117: 'gcc_aggre2_noc_ipa_clk',
  0x20118: 'gcc_aggre2_cnoc_south_periph_ahb_clk',
  0x20119: 'gcc_dcc_ahb_clk',
  0x2011A: 'gcc_ipa_2x_clk',
  0x2011B: 'gcc_ipa_clk',
  0x2011C: 'gcc_ipa_ahb_clk',
  0x2011D: 'gcc_ipa_sleep_clk',
  0x2011F: 'gcc_mss_cfg_ahb_clk',
  0x20120: 'gcc_mss_mnoc_bimc_axi_clk',
  0x20121: 'gcc_mss_trig_clk',
  0x20122: 'gcc_mss_at_clk',
  0x20123: 'gcc_mss_snoc_axi_clk',
  0x20124: 'gcc_mss_q6_bimc_axi_clk',
  0x20125: 'mss_gcc_dbg_clk',
  0x20126: 'gcc_glm_ahb_clk',
  0x20127: 'gcc_glm_clk',
  0x20128: 'gcc_glm_xo_clk',
  0x2012B: 'gcc_aggre2_noc_msmpu_cfg_ahb_clk',
  0x2012C: 'gcc_mss_q6_msmpu_cfg_ahb_clk',
  0x2012D: 'gcc_mss_msmpu_cfg_ahb_clk',
  0x2012F: 'gcc_aggre2_snoc_msmpu_client_axi_clk',
  0x20130: 'gcc_mss_q6_msmpu_client_axi_clk',
  0x20131: 'gcc_mss_msmpu_client_axi_clk',
  0x20132: 'gcc_qrefs_vbg_cal_clk',
  0x20133: 'gcc_wcss_ahb_s0_clk',
  0x20134: 'gcc_wcss_axi_m_clk',
  0x20135: 'gcc_wcss_ecahb_clk',
  0x20136: 'gcc_wcss_shdreg_ahb_clk',
  0x20137: 'gcc_wcss_at_clk',
  0x20138: 'gcc_wcss_tsctr_div2_clk',
  0x20139: 'gcc_wcss_apb_clk',
  0x2013A: 'wcss_gcc_dbg_clk',
  0x2013B: 'gcc_gpu_cfg_ahb_clk',
  0x2013C: 'gcc_gpu_at_clk',
  0x2013D: 'gpu_gcc_dbg_clk',
  0x2013E: 'gcc_gpu_bimc_gfx_src_clk',
  0x2013F: 'gcc_gpu_bimc_gfx_clk',
  0x20140: 'gcc_gpu_trig_clk',
  0x20141: 'gcc_gpu_snoc_dvm_gfx_clk',
  0x20149: 'nav_gcc_dbg_clk',
  0x2014A: 'gcc_ahb2phy_east_clk',
  0x2014B: 'gcc_cm_phy_refgen1_clk',
  0x2014C: 'gcc_cm_phy_refgen2_clk',
  0x2014D: 'gcc_sram_sensor_xo_clk',
  0x20153: 'gcc_a2noc_throttle_core_axi_clk',
  0x20154: 'gcc_a2noc_throttle_cfg_clk',
  0x20155: 'gcc_a2noc_throttle_cxo_clk',
  0x20160: 'gcc_apss_qdss_tsctr_div2_clk',
  0x20161: 'gcc_apss_qdss_tsctr_div8_clk',
  0x20162: 'gcc_ufs_rx_symbol_1_clk',
  0x20163: 'ufs_rx_symbol_1_clk',
  0x20168: 'gcc_cfg_noc_usb2_axi_clk',
  0x20169: 'gcc_usb20_master_clk',
  0x2016A: 'gcc_usb20_sleep_clk',
  0x2016B: 'gcc_usb20_mock_utmi_clk',
  0x2016C: 'qusb2phy_sec_gcc_usb20s_utmi_clk',
  0x2016D: 'gcc_sdcc1_apps_clk',
  0x2016E: 'gcc_sdcc1_ahb_clk',
  0x2016F: 'gcc_sdcc1_ice_core_clk',
  0x20172: 'gcc_qspi_ahb_clk',
  0x20173: 'gcc_qspi_ser_clk',
  0x20174: 'gcc_cdsp_bimc_clk',
  0x20175: 'gcc_snoc_bus_timeout4_ahb_clk',
  0x20177: 'gcc_sys_noc_cdsp_clk',
  0x20178: 'gcc_lpass_cnoc_cfg_clk',
  0x20179: 'gcc_lpass_q6_smmu_gds_cfg_clk',
  0x2017A: 'gcc_cfg_noc_lpass_aon_ahb_clk',
  0x2017B: 'gcc_lpass_mport_clk',
  0x2017C: 'gcc_snoc_lpass_q6_axis_clk',
  0x20182: 'gcc_turing_q6_axi_clk',
  0x20183: 'gcc_turing_q6_smmu_axi_src_clk',
  0x20184: 'gcc_turing_q6_smmu_axi_clk',
  0x20185: 'gcc_turing_sway_clk',
  0x20186: 'gcc_turing_q6_smmu_ahb_clk',
  0x20187: 'gcc_turing_trig_clk',
  0x20188: 'gcc_turing_at_clk',
  0x20189: 'turing_gcc_dbg_clk',
  0x2018A: 'gcc_cfg_noc_turing_aon_ahb_clk',
  0x2018B: 'gpll0_dtest',
  0x2018C: 'gpll1_dtest',
  0x2018D: 'gpll2_dtest',
  0x2018E: 'gpll3_dtest',
  0x2018F: 'gpll4_dtest',
  0x20190: 'gpll5_dtest',
  0x20191: 'gpll6_dtest',
  0x20192: 'gcc_cfg_noc_north_ahb_clk',
  0x20193: 'gcc_aggre2_cnoc_north_periph_ahb_clk',
  0x20194: 'gcc_aggre2_noc_cxo_north_clk',
  0x20195: 'gcc_aggre2_noc_cxo_south_clk',
  0x20196: 'gcc_aggre2_snoc_north_axi_clk',
  0x20197: 'gcc_tlmm_centre_ahb_clk',
  0x20198: 'gcc_cnoc_periph_ahb_clk',
  0x20199: 'gcc_aggre2_cnoc_periph_ahb_clk',
  0x2019A: 'gcc_lpass_cxo_clk',
  0x2019B: 'nav_pll_dtest',
  0x2019C: 'gcc_lpass_sway_mpu_clk',
  0x2019D: 'mccc_ddrss_gcc_ch_clk',
  0x2019E: 'qusb2phy_gcc_clk_test_sec',
  0x30003: 'gpucc_rbcpr_clk',
  0x30005: 'gpucc_rbbmtimer_clk',
  0x30007: 'gpucc_spdm_gfx3d_clk',
  0x30008: 'gpucc_gfx3d_clk',
  0x4000A: 'sleep_clk_src',
  0x4000C: 'lpaif_pri_clk_src',
  0x4000D: 'lpaif_sec_clk_src',
  0x4000E: 'lpaif_ter_clk_src',
  0x4000F: 'lpaif_quad_clk_src',
  0x40010: 'lpaif_pcmoe_clk_src',
  0x40011: 'atime_clk_src',
  0x40012: 'resampler_clk_src',
  0x40013: 'aud_slimbus_clk_src',
  0x40014: 'qca_slimbus_clk_src',
  0x40015: 'core_clk_src',
  0x40016: 'aon_clk_src',
  0x40018: 'ext_mclk0_clk_src',
  0x40019: 'ext_mclk1_clk_src',
  0x4001A: 'ext_mclk2_clk_src',
  0x4001D: 'xo_clk_src',
  0x40022: 'qos_fixed_lat_counter_clk_src',
  0x40023: 'audio_core_gdsc_xo_clk',
  0x40027: 'audio_core_lpaif_pri_ibit_clk',
  0x40029: 'audio_core_lpaif_sec_ibit_clk',
  0x4002B: 'audio_core_lpaif_ter_ibit_clk',
  0x4002D: 'audio_core_lpaif_quad_ibit_clk',
  0x4002E: 'audio_core_lpaif_pcm_data_oe_clk',
  0x4002F: 'audio_core_avsync_atime_clk',
  0x40030: 'audio_core_avsync_stc_clk',
  0x40031: 'audio_core_resampler_clk',
  0x40032: 'audio_core_aud_slimbus_clk',
  0x40033: 'audio_core_qca_slimbus_clk',
  0x40034: 'audio_core_core_clk',
  0x40035: 'audio_core_sysnoc_mport_core_clk',
  0x40036: 'audio_core_aud_slimbus_core_clk',
  0x40037: 'audio_core_qca_slimbus_core_clk',
  0x40038: 'audio_core_lpm_core_clk',
  0x4003D: 'audio_core_qdsp_sway_aon_clk',
  0x40040: 'audio_core_bcr_slp_clk',
  0x40044: 'audio_wrapper_aon_clk',
  0x40045: 'audio_wrapper_qos_ahbs_aon_clk',
  0x40046: 'audio_wrapper_ext_mclk0_clk',
  0x40047: 'audio_wrapper_ext_mclk1_clk',
  0x40048: 'audio_wrapper_ext_mclk2_clk',
  0x40049: 'audio_wrapper_sysnoc_sway_aon_clk',
  0x4004A: 'q6ss_ahbm_aon_clk',
  0x4004B: 'q6ss_bcr_slp_clk',
  0x4004D: 'audio_wrapper_bus_timeout_aon_clk',
  0x4004E: 'audio_wrapper_mpu_cfg_aon_clk',
  0x4004F: 'audio_wrapper_q6_ahbm_mpu_aon_clk',
  0x40050: 'q6ss_ahbs_aon_clk',
  0x40051: 'audio_wrapper_qos_xo_lat_counter_clk',
  0x40052: 'audio_wrapper_qos_dmonitor_fixed_lat_counter_clk',
  0x40053: 'audio_wrapper_qos_danger_fixed_lat_counter_clk',
  0x40055: 'audio_core_qos_dmonitor_fixed_lat_counter_clk',
  0x40056: 'audio_core_bus_timeout_core_clk',
  0x40058: 'island_scc_at_clk',
  0x40059: 'island_scc_blsp_h_core_clk',
  0x4005A: 'island_scc_crif_aon_clk',
  0x4005B: 'island_scc_csr_h_aon_clk',
  0x4005C: 'island_scc_dbg_tsctr_clk',
  0x4005D: 'island_scc_cfg_ahb_aon_clk',
  0x4005E: 'island_scc_data_h_aon_clk',
  0x4005F: 'island_scc_pclkdbg_clk',
  0x40060: 'island_scc_q6_atbm_clk',
  0x40061: 'island_scc_qup_i2c1_clk',
  0x40062: 'island_scc_qup_i2c2_clk',
  0x40063: 'island_scc_qup_i2c3_clk',
  0x40064: 'island_scc_qup_spi1_clk',
  0x40065: 'island_scc_qup_spi2_clk',
  0x40066: 'island_scc_qup_spi3_clk',
  0x40067: 'island_scc_smem_core_clk',
  0x40068: 'island_scc_uart_dm_uart1_clk',
  0x40069: 'island_scc_uart_dm_uart2_clk',
  0x4006A: 'island_scc_uart_dm_uart3_clk',
  0x4006B: 'island_scc_vs_vddcx_clk',
  0x4006C: 'island_scc_vs_vddmx_clk',
  0x4006D: 'island_scc_ahb_timeout_core_clk',
  0x4006E: 'island_scc_sensor_core_core_clk',
  0x40078: 'island_scc_qdsp_sway_aon_clk',
  0x40079: 'island_scc_q6_spm_clk',
  0x4007A: 'scc_uart1_clk_src',
  0x4007B: 'scc_uart2_clk_src',
  0x4007C: 'scc_uart3_clk_src',
  0x4007D: 'audio_wrapper_sw_npl_clk',
  0x4007E: 'audio_core_int_i2s0_1_ibit_clk',
  0x4007F: 'audio_core_int_i2s2_ibit_clk',
  0x40080: 'audio_core_int_i2s3_ibit_clk',
  0x40081: 'audio_core_int_i2s5_6_ibit_clk',
  0x40082: 'audio_core_int_mclk0_clk',
  0x40083: 'audio_core_int_mclk1_clk',
  0x40084: 'island_scc_uart_dm_uart4_clk',
  0x40085: 'scc_uart4_clk_src',
  0x40086: 'audio_wrapper_ext_mclk3_clk',
  0x40087: 'audio_core_int_i2s4_ibit_clk',
  0x40089: 'island_scc_sensor_core_bcr_slp_clk',
  0x4008A: 'island_scc_sensor_core_bcr_xo_clk',
  0x50001: 'mmss_mnoc_ahb_clk',
  0x50002: 'mmss_bto_ahb_clk',
  0x50003: 'mmss_misc_ahb_clk',
  0x50004: 'mmss_mnoc_axi_clk',
  0x50005: 'mmss_s0_axi_clk',
  0x5000C: 'mmss_bimc_smmu_ahb_clk',
  0x5000D: 'mmss_bimc_smmu_axi_clk',
  0x5000E: 'mmss_video_core_clk',
  0x5000F: 'mmss_video_axi_clk',
  0x50011: 'mmss_video_ahb_clk',
  0x50012: 'mmss_mdss_rot_clk',
  0x50013: 'mmss_snoc_dvm_axi_clk',
  0x50014: 'mmss_mdss_mdp_clk',
  0x50016: 'mmss_mdss_pclk0_clk',
  0x50017: 'mmss_mdss_pclk1_clk',
  0x5001A: 'mmss_video_subcore0_clk',
  0x5001C: 'mmss_mdss_vsync_clk',
  0x5001E: 'mmss_mdss_byte0_clk',
  0x5001F: 'mmss_mdss_byte1_clk',
  0x50020: 'mmss_mdss_esc0_clk',
  0x50021: 'mmss_mdss_esc1_clk',
  0x50022: 'mmss_mdss_ahb_clk',
  0x50023: 'mmss_mdss_hdmi_dp_ahb_clk',
  0x50024: 'mmss_mdss_axi_clk',
  0x50025: 'mmss_camss_top_ahb_clk',
  0x50026: 'mmss_camss_micro_ahb_clk',
  0x50027: 'mmss_camss_gp0_clk',
  0x50028: 'mmss_camss_gp1_clk',
  0x50029: 'mmss_camss_mclk0_clk',
  0x5002A: 'mmss_camss_mclk1_clk',
  0x5002B: 'mmss_camss_mclk2_clk',
  0x5002C: 'mmss_camss_mclk3_clk',
  0x5002D: 'mmss_camss_cci_clk',
  0x5002E: 'mmss_camss_cci_ahb_clk',
  0x5002F: 'mmss_camss_csi0phytimer_clk',
  0x50030: 'mmss_camss_csi1phytimer_clk',
  0x50031: 'mmss_camss_csi2phytimer_clk',
  0x50032: 'mmss_camss_jpeg0_clk',
  0x50033: 'mmss_camss_ispif_ahb_clk',
  0x50035: 'mmss_camss_jpeg_ahb_clk',
  0x50036: 'mmss_camss_jpeg_axi_clk',
  0x50037: 'mmss_camss_ahb_clk',
  0x50038: 'mmss_camss_vfe0_clk',
  0x50039: 'mmss_camss_vfe1_clk',
  0x5003A: 'mmss_camss_cpp_clk',
  0x5003B: 'mmss_camss_cpp_ahb_clk',
  0x5003C: 'mmss_camss_vfe_vbif_ahb_clk',
  0x5003D: 'mmss_camss_vfe_vbif_axi_clk',
  0x5003E: 'mmss_spdm_dp_pixel_clk',
  0x5003F: 'mmss_camss_csi_vfe0_clk',
  0x50040: 'mmss_camss_csi_vfe1_clk',
  0x50041: 'mmss_camss_csi0_clk',
  0x50042: 'mmss_camss_csi0_ahb_clk',
  0x50043: 'mmss_camss_csiphy0_clk',
  0x50044: 'mmss_camss_csi0rdi_clk',
  0x50045: 'mmss_camss_csi0pix_clk',
  0x50046: 'mmss_camss_csi1_clk',
  0x50047: 'mmss_camss_csi1_ahb_clk',
  0x50049: 'mmss_camss_csi1rdi_clk',
  0x5004A: 'mmss_camss_csi1pix_clk',
  0x5004B: 'mmss_camss_csi2_clk',
  0x5004C: 'mmss_camss_csi2_ahb_clk',
  0x5004E: 'mmss_camss_csi2rdi_clk',
  0x5004F: 'mmss_camss_csi2pix_clk',
  0x50050: 'mmss_camss_csi3_clk',
  0x50051: 'mmss_camss_csi3_ahb_clk',
  0x50053: 'mmss_camss_csi3rdi_clk',
  0x50054: 'mmss_camss_csi3pix_clk',
  0x50055: 'mmss_spdm_cpp_clk',
  0x50056: 'mmss_spdm_jpeg0_clk',
  0x50058: 'mmss_spdm_mdp_clk',
  0x50059: 'mmss_spdm_axi_clk',
  0x5005A: 'mmss_spdm_video_core_clk',
  0x5005B: 'mmss_spdm_vfe0_clk',
  0x5005C: 'mmss_spdm_vfe1_clk',
  0x5005E: 'mmss_spdm_pclk1_clk',
  0x5005F: 'mmss_spdm_rot_clk',
  0x50060: 'mmss_spdm_ahb_clk',
  0x50061: 'mmss_spdm_pclk0_clk',
  0x50062: 'mmss_spdm_csi0_clk',
  0x50063: 'mmss_spdm_rm_axi_clk',
  0x50071: 'mmss_camss_vfe0_stream_clk',
  0x50072: 'mmss_camss_vfe1_stream_clk',
  0x50073: 'mmss_camss_cpp_vbif_ahb_clk',
  0x50074: 'mmss_spdm_dp_crypto_clk',
  0x50077: 'mmss_misc_cxo_clk',
  0x5007A: 'mmss_camss_cpp_axi_clk',
  0x50085: 'mmss_camss_csiphy1_clk',
  0x50086: 'mmss_camss_vfe0_ahb_clk',
  0x50087: 'mmss_camss_vfe1_ahb_clk',
  0x50088: 'mmss_camss_csiphy2_clk',
  0x5008D: 'mmss_camss_cphy_csid0_clk',
  0x5008E: 'mmss_camss_cphy_csid1_clk',
  0x5008F: 'mmss_camss_cphy_csid2_clk',
  0x50090: 'mmss_camss_cphy_csid3_clk',
  0x50098: 'mmss_mdss_dp_link_clk',
  0x50099: 'mmss_mdss_dp_link_intf_clk',
  0x5009A: 'mmss_mdss_dp_crypto_clk',
  0x5009B: 'mmss_mdss_dp_pixel_clk',
  0x5009C: 'mmss_mdss_dp_aux_clk',
  0x5009D: 'mmss_mdss_dp_gtc_clk',
  0x500A4: 'mmss_throttle_camss_ahb_clk',
  0x500A5: 'mmss_throttle_mdss_ahb_clk',
  0x500A6: 'mmss_throttle_video_ahb_clk',
  0x500A7: 'mmss_throttle_camss_cxo_clk',
  0x500A8: 'mmss_throttle_mdss_cxo_clk',
  0x500A9: 'mmss_throttle_video_cxo_clk',
  0x500AA: 'mmss_throttle_camss_axi_clk',
  0x500AB: 'mmss_throttle_mdss_axi_clk',
  0x500AC: 'mmss_throttle_video_axi_clk',
  0x500AD: 'mmss_mdss_byte0_intf_clk',
  0x500B6: 'mmss_mdss_byte1_intf_clk',
  0x500B8: 'mmss_csiphy_ahb2crif_clk',
  0x60001: 'wcss_css_noc_clk',
  0x60002: 'wcss_top_axi_clk',
  0x60003: 'wcss_top_ahb_clk',
  0x60004: 'wcss_css_apb_clk',
  0x60005: 'wcss_ahb_tslv_clk',
  0x60006: 'wcss_dbg_atb_clk',
  0x60007: 'wcss_dbg_apb_clk',
  0x60008: 'wcss_dbg_ts_clk',
  0x60009: 'wcss_wmac1_apb_clk',
  0x6000A: 'wcss_phy1_apb_clk',
  0x6000B: 'wcss_wmac1_css_mac_clk',
  0x6000C: 'wcss_wmac1_mac_clk',
  0x6000D: 'wcss_phy1_320_clk',
  0x6000E: 'wcss_phy1_bw_clk',
  0x6000F: 'wcss_phy1_bwx2_clk',
  0x60010: 'wcss_phy1_x2_clk',
  0x60011: 'wcss_phy1_clk',
  0x60012: 'wcss_phy1_160_clk',
  0x60013: 'wcss_phy1_80_clk',
  0x60014: 'wcss_phy1_40_clk',
  0x60015: 'wcss_phy1_20_clk',
  0x60016: 'wcss_phy1_tdac_clk',
  0x60017: 'wcss_phy1_tadc_clk',
  0x60018: 'wcss_phy1_t240_clk',
  0x60019: 'wcss_phy1_30_clk',
  0x6001A: 'wcss_wmac2_apb_clk',
  0x6001B: 'wcss_phy2_apb_clk',
  0x6001C: 'wcss_wmac2_css_mac_clk',
  0x6001D: 'wcss_wmac2_mac_clk',
  0x6001E: 'wcss_phy2_320_clk',
  0x6001F: 'wcss_phy2_bw_clk',
  0x60020: 'wcss_phy2_bwx2_clk',
  0x60021: 'wcss_phy2_x2_clk',
  0x60022: 'wcss_phy2_clk',
  0x60023: 'wcss_phy2_160_clk',
  0x60024: 'wcss_phy2_80_clk',
  0x60025: 'wcss_phy2_40_clk',
  0x60026: 'wcss_phy2_20_clk',
  0x60027: 'wcss_phy2_tdac_clk',
  0x60028: 'wcss_phy2_tadc_clk',
  0x60029: 'wcss_phy2_t240_clk',
  0x6002A: 'wcss_phy2_30_clk',
  0x6002B: 'wcss_top_slp_clk',
  0x6002C: 'wcss_top_ref_clk',
  0x6002D: 'wcss_css_wsi_clk',
  0x6002E: 'phy1_11ac_radio_adc_0_clk',
  0x6002F: 'phy1_11ac_radio_adc_1_clk',
  0x60030: 'phy2_11ac_radio_adc_0_clk',
  0x60031: 'phy2_11ac_radio_adc_1_clk',
  0x60032: 'wcss_rfactrl_clk',
  0x60033: 'wcss_phy1_dfs_clk',
  0x60034: 'wcss_phy2_dfs_clk',
  0x60035: 'wcss_dbg_css_atb_clk',
  0x60036: 'wcss_dbg_css_apb_clk',
  0x60037: 'wcss_dbg_css_ts_clk',
  0x60038: 'wcss_top_dac_apb_clk',
  0x60039: 'wcss_rfactrl_apb_clk',
  0x6003A: 'wcss_rfactrl_phy1_80_clk',
  0x6003B: 'wcss_rfactrl_phy2_80_clk',
  0x6003C: 'wcss_rfactrl_phy1_11ac_radio_adc_0_clk',
  0x6003D: 'wcss_rfactrl_phy1_11ac_radio_adc_1_clk',
  0x6003E: 'wcss_rfactrl_dac_apb_clk',
  0x6003F: 'wcss_wcssdbg_cfg_apb_clk',

}

