emu compiled at Mar  1 2024, 13:38:33
Using seed = 6670
Using simulated 32768B flash
isWriteFetchToIBufferTable0 = 0
isWriteIfuWbToFtqTable0 = 0
isWriteFTQTable0 = 0
isWriteBankConflictTable0 = 0
isWriteL1MissQMissTable0 = 0
isWriteLoadMissTable0 = 0
isFirstHitWrite0 = 0
isWriteLoadAccessTable0 = 0
isWriteL2TlbPrefetchTable0 = 0
isWriteL1TlbTable0 = 0
isWritePageCacheTable0 = 0
isWritePTWTable0 = 0
isWriteL2TlbMissQueueTable0 = 0
CorrectMissTrain0 = 0
isWriteInstInfoTable0 = 0
l1_stride_ratio0 = 2
l2_stride_ratio0 = 5
enableL3StreamPrefetch0 = 0
ColdDownThreshold_0 = 12
nMaxPrefetchEntry0 = 14
always_update0 = 1
StoreWaitThreshold_0 = 0
enableDynamicPrefetcher0 = 1
StoreBufferThreshold_0 = 7
StoreBufferBase_0 = 4
ForceWriteUpper_0 = 60
ForceWriteLower_0 = 55
enableL1StreamPrefetcher0 = 1
l2DepthRatio0 = 2
l3DepthRatio0 = 3
depth0 = 32
Using simulated 8192MB RAM
The image is /nfs-nvme/home/share/checkpoints_profiles/spec06_rv64gcb_o2_20m/take_cpt/gcc_s04_28940000000_0.236735/0/_28940000000_.gz
Gzip file detected and loading image from extracted gz file
DRAMsim3 memory system initialized.
Open database successfully
L2PrefetchCoverage_rolling_0 table created successfully!
L2PrefetchAccuracyBOP_rolling_0 table created successfully!
L2PrefetchCoverageBOP_rolling_0 table created successfully!
L2PrefetchLate_rolling_0 table created successfully!
L2PrefetchCoverageSMS_rolling_0 table created successfully!
TLLog table created successfully!
L2MP table created successfully!
L2PrefetchAccuracyTP_rolling_0 table created successfully!
L2PrefetchAccuracySMS_rolling_0 table created successfully!
L2PrefetchAccuracy_rolling_0 table created successfully!
L2PrefetchCoverageTP_rolling_0 table created successfully!
The reference model is /nfs/home/mayuexiao/XiangShan/ready-to-run/riscv64-nemu-interpreter-so
[FORK_INFO pid(1907929)] enable fork debugging...
The first instruction of core 0 has commited. Difftest enabled. 
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
Warmup finished. The performance counters will be dumped and then reset.
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
[1;34m[src/isa/riscv64/system/mmu.c:575,isa_misalign_data_addr_check] addr misaligned happened: vaddr:ffffffff80ad61c4 len:8 type:1 pc:ffffffff80a27826[0m
[FORK_INFO pid(1907929)] clear processes...
Core 0: [33mEXCEEDING CYCLE/INSTR LIMIT at pc = 0xd4d38
[0m[35minstrCnt = 40,000,005, cycleCnt = 11,656,101, IPC = 3.431680
[0msaving memdb to /nfs/home/mayuexiao/XiangShan/build/2024-03-06@14:34:21.db ...
[34mSeed=6670 Guest cycle spent: 11,656,105 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 3,645,258ms
[0m