-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity receive is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    disp2rec_V_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    disp2rec_V_V_empty_n : IN STD_LOGIC;
    disp2rec_V_V_read : OUT STD_LOGIC;
    memRdData_V_V_TVALID : IN STD_LOGIC;
    getPath2remux_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    getPath2remux_V_V_full_n : IN STD_LOGIC;
    getPath2remux_V_V_write : OUT STD_LOGIC;
    filterPopGet_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    filterPopGet_V_V_full_n : IN STD_LOGIC;
    filterPopGet_V_V_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    memRdData_V_V_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    memRdData_V_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of receive is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_FF8 : STD_LOGIC_VECTOR (11 downto 0) := "111111111000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv14_3F : STD_LOGIC_VECTOR (13 downto 0) := "00000000111111";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv512_lc_3 : STD_LOGIC_VECTOR (511 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal tmp_nbreadreq_fu_90_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_nbreadreq_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op10_read_state1 : BOOLEAN;
    signal tmp_96_i_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_i_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op47_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal getState_load_reg_392 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_reg_396 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_132_reg_400 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op60_write_state2 : BOOLEAN;
    signal tmp_96_i_reg_419 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op68_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal getState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal getValueLength_V_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal getCounter : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal memInputWord_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal memRdData_V_V_TDATA_blk_n : STD_LOGIC;
    signal disp2rec_V_V_blk_n : STD_LOGIC;
    signal getPath2remux_V_V_blk_n : STD_LOGIC;
    signal filterPopGet_V_V_blk_n : STD_LOGIC;
    signal tmp_V_18_fu_164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_18_reg_404 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_124_fu_290_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_124_reg_409 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tmp_127_fu_300_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_127_reg_414 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_phi_mux_storemerge11_i_phi_fu_136_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge11_i_reg_133 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_98_i_fu_354_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_99_i_fu_168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal storemerge_i_fu_328_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_100_i_fu_180_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Lo_assign_fu_202_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal Hi_assign_fu_210_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_113_fu_198_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_115_fu_226_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_116_fu_234_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_114_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_248_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_120_fu_260_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_117_fu_238_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_119_fu_254_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_121_fu_266_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_123_fu_282_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_122_fu_274_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_125_fu_296_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_131_fu_306_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_i_fu_322_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_126_fu_373_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_128_fu_376_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_s_fu_382_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_condition_120 : BOOLEAN;
    signal ap_condition_192 : BOOLEAN;


begin




    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    getCounter_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getCounter <= ap_const_lv8_0;
            else
                if ((ap_const_boolean_1 = ap_condition_120)) then
                    if ((getState = ap_const_lv1_1)) then 
                        getCounter <= ap_phi_mux_storemerge11_i_phi_fu_136_p6;
                    elsif ((ap_predicate_op10_read_state1 = ap_const_boolean_1)) then 
                        getCounter <= tmp_100_i_fu_180_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    getState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getState <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_120)) then
                    if (((tmp_96_i_fu_342_p2 = ap_const_lv1_1) and (getState = ap_const_lv1_1))) then 
                        getState <= ap_const_lv1_0;
                    elsif ((ap_predicate_op10_read_state1 = ap_const_boolean_1)) then 
                        getState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    getState_load_reg_392_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getState_load_reg_392 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    getState_load_reg_392 <= getState;
                end if; 
            end if;
        end if;
    end process;


    getValueLength_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getValueLength_V_1 <= ap_const_lv12_0;
            else
                if ((ap_const_boolean_1 = ap_condition_120)) then
                    if ((getState = ap_const_lv1_1)) then 
                        getValueLength_V_1 <= storemerge_i_fu_328_p3;
                    elsif ((ap_predicate_op10_read_state1 = ap_const_boolean_1)) then 
                        getValueLength_V_1 <= tmp_99_i_fu_168_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    memInputWord_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memInputWord_V <= ap_const_lv512_lc_1;
            else
                if (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)))) then 
                    memInputWord_V <= memRdData_V_V_TDATA;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tmp_124_reg_409_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_124_reg_409(1) <= '0';
                tmp_124_reg_409(2) <= '0';
                tmp_124_reg_409(3) <= '0';
                tmp_124_reg_409(4) <= '0';
                tmp_124_reg_409(5) <= '0';
                tmp_124_reg_409(6) <= '0';
                tmp_124_reg_409(7) <= '0';
                tmp_124_reg_409(8) <= '0';
                tmp_124_reg_409(9) <= '0';
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (getState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                                        tmp_124_reg_409(9 downto 1) <= tmp_124_fu_290_p2(9 downto 1);
                end if; 
            end if;
        end if;
    end process;


    tmp_127_reg_414_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_127_reg_414 <= ap_const_lv512_lc_1;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (getState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_127_reg_414 <= tmp_127_fu_300_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_132_reg_400_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_132_reg_400 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (tmp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (getState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_132_reg_400 <= (0=>memRdData_V_V_TVALID, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    tmp_96_i_reg_419_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_96_i_reg_419 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (getState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_96_i_reg_419 <= tmp_96_i_fu_342_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_V_18_reg_404_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_V_18_reg_404 <= ap_const_lv64_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op10_read_state1 = ap_const_boolean_1))) then 
                    tmp_V_18_reg_404 <= tmp_V_18_fu_164_p1;
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_396_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_reg_396 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (getState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_reg_396 <= (0=>disp2rec_V_V_empty_n, others=>'-');
                end if; 
            end if;
        end if;
    end process;

    tmp_124_reg_409(0) <= '0';

    ap_NS_iter0_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_iter0_fsm, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)))) and not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;
    Hi_assign_fu_210_p2 <= (ap_const_lv14_3F or Lo_assign_fu_202_p3);
    Lo_assign_fu_202_p3 <= (getCounter & ap_const_lv6_0);
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(real_start, ap_done_reg, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_120_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
                ap_condition_120 <= (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1));
    end process;


    ap_condition_192_assign_proc : process(ap_done_reg, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
                ap_condition_192 <= (not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2));
    end process;


    ap_done_assign_proc : process(ap_done_reg, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge11_i_phi_fu_136_p6_assign_proc : process(real_start, ap_CS_iter0_fsm_state1, tmp_96_i_fu_342_p2, tmp_97_i_fu_348_p2, getState, ap_phi_reg_pp0_iter0_storemerge11_i_reg_133, tmp_98_i_fu_354_p2)
    begin
        if (((tmp_97_i_fu_348_p2 = ap_const_lv1_0) and (tmp_96_i_fu_342_p2 = ap_const_lv1_0) and (getState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1))) then 
            ap_phi_mux_storemerge11_i_phi_fu_136_p6 <= tmp_98_i_fu_354_p2;
        elsif ((((tmp_97_i_fu_348_p2 = ap_const_lv1_1) and (tmp_96_i_fu_342_p2 = ap_const_lv1_0) and (getState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1)) or ((tmp_96_i_fu_342_p2 = ap_const_lv1_1) and (getState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1)))) then 
            ap_phi_mux_storemerge11_i_phi_fu_136_p6 <= ap_const_lv8_0;
        else 
            ap_phi_mux_storemerge11_i_phi_fu_136_p6 <= ap_phi_reg_pp0_iter0_storemerge11_i_reg_133;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge11_i_reg_133 <= "XXXXXXXX";

    ap_predicate_op10_read_state1_assign_proc : process(tmp_nbreadreq_fu_90_p3, tmp_132_nbreadreq_fu_98_p3, getState)
    begin
                ap_predicate_op10_read_state1 <= ((tmp_132_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (getState = ap_const_lv1_0));
    end process;


    ap_predicate_op47_read_state1_assign_proc : process(tmp_96_i_fu_342_p2, tmp_97_i_fu_348_p2, getState)
    begin
                ap_predicate_op47_read_state1 <= ((tmp_97_i_fu_348_p2 = ap_const_lv1_1) and (tmp_96_i_fu_342_p2 = ap_const_lv1_0) and (getState = ap_const_lv1_1));
    end process;


    ap_predicate_op60_write_state2_assign_proc : process(getState_load_reg_392, tmp_reg_396, tmp_132_reg_400)
    begin
                ap_predicate_op60_write_state2 <= ((tmp_132_reg_400 = ap_const_lv1_1) and (tmp_reg_396 = ap_const_lv1_1) and (getState_load_reg_392 = ap_const_lv1_0));
    end process;


    ap_predicate_op68_write_state2_assign_proc : process(getState_load_reg_392, tmp_96_i_reg_419)
    begin
                ap_predicate_op68_write_state2 <= ((getState_load_reg_392 = ap_const_lv1_1) and (tmp_96_i_reg_419 = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    disp2rec_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1) and (ap_predicate_op10_read_state1 = ap_const_boolean_1))) then 
            disp2rec_V_V_blk_n <= disp2rec_V_V_empty_n;
        else 
            disp2rec_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    disp2rec_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op10_read_state1 = ap_const_boolean_1))) then 
            disp2rec_V_V_read <= ap_const_logic_1;
        else 
            disp2rec_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    filterPopGet_V_V_blk_n_assign_proc : process(filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op68_write_state2 = ap_const_boolean_1))) then 
            filterPopGet_V_V_blk_n <= filterPopGet_V_V_full_n;
        else 
            filterPopGet_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    filterPopGet_V_V_din <= ap_const_lv1_1;

    filterPopGet_V_V_write_assign_proc : process(ap_done_reg, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op68_write_state2 = ap_const_boolean_1))) then 
            filterPopGet_V_V_write <= ap_const_logic_1;
        else 
            filterPopGet_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    getPath2remux_V_V_blk_n_assign_proc : process(getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((((getState_load_reg_392 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)))) then 
            getPath2remux_V_V_blk_n <= getPath2remux_V_V_full_n;
        else 
            getPath2remux_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    getPath2remux_V_V_din_assign_proc : process(getState_load_reg_392, ap_predicate_op60_write_state2, tmp_V_18_reg_404, tmp_V_fu_387_p1, ap_condition_192)
    begin
        if ((ap_const_boolean_1 = ap_condition_192)) then
            if ((getState_load_reg_392 = ap_const_lv1_1)) then 
                getPath2remux_V_V_din <= tmp_V_fu_387_p1;
            elsif ((ap_predicate_op60_write_state2 = ap_const_boolean_1)) then 
                getPath2remux_V_V_din <= tmp_V_18_reg_404;
            else 
                getPath2remux_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            getPath2remux_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    getPath2remux_V_V_write_assign_proc : process(ap_done_reg, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (getState_load_reg_392 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or ((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)))) then 
            getPath2remux_V_V_write <= ap_const_logic_1;
        else 
            getPath2remux_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_fu_316_p2 <= "0" when (tmp_131_fu_306_p4 = ap_const_lv9_0) else "1";

    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    memRdData_V_V_TDATA_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1)
    begin
        if (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)))) then 
            memRdData_V_V_TDATA_blk_n <= memRdData_V_V_TVALID;
        else 
            memRdData_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    memRdData_V_V_TREADY_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, disp2rec_V_V_empty_n, ap_predicate_op10_read_state1, memRdData_V_V_TVALID, ap_predicate_op47_read_state1, getPath2remux_V_V_full_n, getState_load_reg_392, ap_predicate_op60_write_state2, filterPopGet_V_V_full_n, ap_predicate_op68_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op47_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((getState_load_reg_392 = ap_const_lv1_1) and (getPath2remux_V_V_full_n = ap_const_logic_0)) or ((getPath2remux_V_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state2 = ap_const_boolean_1)) or ((filterPopGet_V_V_full_n = ap_const_logic_0) and (ap_predicate_op68_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op10_read_state1 = ap_const_boolean_1)))) then 
            memRdData_V_V_TREADY <= ap_const_logic_1;
        else 
            memRdData_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_382_p2 <= (tmp_128_fu_376_p2 and tmp_127_reg_414);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    storemerge_i_fu_328_p3 <= 
        tmp_95_i_fu_322_p2 when (icmp_fu_316_p2(0) = '1') else 
        ap_const_lv12_0;
    tmp_100_i_fu_180_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(getCounter));
    tmp_113_fu_198_p1 <= getCounter(4 - 1 downto 0);
    tmp_114_fu_220_p2 <= "1" when (unsigned(Lo_assign_fu_202_p3) > unsigned(Hi_assign_fu_210_p2)) else "0";
    tmp_115_fu_226_p3 <= (tmp_113_fu_198_p1 & ap_const_lv6_0);
    tmp_116_fu_234_p1 <= Hi_assign_fu_210_p2(10 - 1 downto 0);
    
    tmp_117_fu_238_p4_proc : process(memInputWord_V)
    variable vlo_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_117_fu_238_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_1FF(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := memInputWord_V;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_1FF(9-1 downto 0)));
            for tmp_117_fu_238_p4_i in 0 to 512-1 loop
                v0_cpy(tmp_117_fu_238_p4_i) := memInputWord_V(512-1-tmp_117_fu_238_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(512-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_117_fu_238_p4 <= resvalue(512-1 downto 0);
    end process;

    tmp_118_fu_248_p2 <= std_logic_vector(unsigned(tmp_115_fu_226_p3) - unsigned(tmp_116_fu_234_p1));
    tmp_119_fu_254_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(tmp_115_fu_226_p3));
    tmp_120_fu_260_p2 <= std_logic_vector(unsigned(tmp_116_fu_234_p1) - unsigned(tmp_115_fu_226_p3));
    tmp_121_fu_266_p3 <= 
        tmp_118_fu_248_p2 when (tmp_114_fu_220_p2(0) = '1') else 
        tmp_120_fu_260_p2;
    tmp_122_fu_274_p3 <= 
        tmp_117_fu_238_p4 when (tmp_114_fu_220_p2(0) = '1') else 
        memInputWord_V;
    tmp_123_fu_282_p3 <= 
        tmp_119_fu_254_p2 when (tmp_114_fu_220_p2(0) = '1') else 
        tmp_115_fu_226_p3;
    tmp_124_fu_290_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(tmp_121_fu_266_p3));
    tmp_125_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_123_fu_282_p3),512));
    tmp_126_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_reg_409),512));
    tmp_127_fu_300_p2 <= std_logic_vector(shift_right(unsigned(tmp_122_fu_274_p3),to_integer(unsigned('0' & tmp_125_fu_296_p1(31-1 downto 0)))));
    tmp_128_fu_376_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_3),to_integer(unsigned('0' & tmp_126_fu_373_p1(31-1 downto 0)))));
    tmp_131_fu_306_p4 <= getValueLength_V_1(11 downto 3);
    tmp_132_nbreadreq_fu_98_p3 <= (0=>memRdData_V_V_TVALID, others=>'-');
    tmp_95_i_fu_322_p2 <= std_logic_vector(unsigned(getValueLength_V_1) + unsigned(ap_const_lv12_FF8));
    tmp_96_i_fu_342_p2 <= "1" when (storemerge_i_fu_328_p3 = ap_const_lv12_0) else "0";
    tmp_97_i_fu_348_p2 <= "1" when (getCounter = ap_const_lv8_7) else "0";
    tmp_98_i_fu_354_p2 <= std_logic_vector(unsigned(getCounter) + unsigned(ap_const_lv8_1));
    tmp_99_i_fu_168_p2 <= std_logic_vector(signed(ap_const_lv12_FF8) + signed(disp2rec_V_V_dout));
    tmp_V_18_fu_164_p1 <= memRdData_V_V_TDATA(64 - 1 downto 0);
    tmp_V_fu_387_p1 <= p_Result_s_fu_382_p2(64 - 1 downto 0);
    tmp_nbreadreq_fu_90_p3 <= (0=>disp2rec_V_V_empty_n, others=>'-');
end behav;
