{
  "107329152":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":120993008
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"?"
        , "id":134303888
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":120993008
        , "to":134303888
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "107329632":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":120993680
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":195
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"?"
        , "id":134307536
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":195
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":120993680
        , "to":134307536
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "107331456":
  {
    "nodes":
    [
      {
        "name":"Cluster 2"
        , "id":115080336
        , "start":"23.00"
        , "end":"74.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"23"
            , "Cluster Latency":"51"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":107101936
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"23"
                , "Cluster Logic Latency":"48"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":112666672
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Start Cycle":"71"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"416"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 1"
        , "id":114829520
        , "start":"1.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1"
            , "Cluster Type":"Stall-Enable"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"22"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":107104656
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"22"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":121038400
        , "start":"23.00"
        , "end":"23.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"call.windowing"
            , "Stall-free":"No"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":172
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":121040704
        , "start":"74.00"
        , "end":"74.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"return.windowing"
            , "Stall-free":"No"
            , "Start Cycle":"74"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":188
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":121042048
        , "start":"74.00"
        , "end":"74.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"s2"
            , "Stall-free":"No"
            , "Start Cycle":"74"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":121044736
        , "start":"23.00"
        , "end":"23.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"s1"
            , "Stall-free":"No"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
              , "line":845
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Input"
        , "id":134309072
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":"windowing.B1.start, windowing.B0.runOnce"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":107101936
        , "to":112666672
      }
      , {
        "from":121038400
        , "to":121044736
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":121042048
        , "to":121040704
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":112666672
        , "to":121042048
        , "details":
        [
          {
            "type":"table"
            , "Width":"416"
          }
        ]
      }
      , {
        "from":121044736
        , "to":107101936
        , "details":
        [
          {
            "type":"table"
            , "Width":"384"
          }
        ]
      }
      , {
        "from":134309072
        , "to":107104656
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "107332416":
  {
    "nodes":
    [
      {
        "name":"Cluster 0"
        , "id":113328784
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0"
            , "Cluster Type":"Stall-Enable"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"0"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":107107376
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":134302352
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"return.projection"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":134302544
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"return.windowing"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":134302736
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"s2"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
              , "line":845
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":134303696
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Non-Blocking Stream Write"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"return.streamer"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":206
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":134307728
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"call.windowing"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
              , "line":62
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":134309264
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"call.streamer"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":195
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":134309840
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"s0"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":134310032
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"call.projection"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
              , "line":62
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":134302352
        , "to":134303696
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":134302544
        , "to":134302736
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":134302736
        , "to":134303696
        , "details":
        [
          {
            "type":"table"
            , "Width":"384"
          }
        ]
      }
      , {
        "from":134307728
        , "to":134302544
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":134309264
        , "to":134307728
        , "details":
        [
          {
            "type":"table"
            , "Width":"384"
          }
        ]
      }
      , {
        "from":134309264
        , "to":134309840
        , "details":
        [
          {
            "type":"table"
            , "Width":"384"
          }
        ]
      }
      , {
        "from":134309840
        , "to":134310032
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":134310032
        , "to":134302352
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "107332704":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":120990656
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":150
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"?"
        , "id":121043776
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":150
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":120990656
        , "to":121043776
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "107332992":
  {
    "nodes":
    [
      {
        "name":"Cluster 3"
        , "id":116049488
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0"
            , "Cluster Type":"Stall-Enable"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"0"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":107106832
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"0"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 4"
        , "id":116333968
        , "start":"1.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4"
            , "Cluster Type":"Stall-Enable"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"6"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":107102752
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"6"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"RD"
        , "id":121040896
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"call.projection"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":150
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":121041280
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Read"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"s0"
            , "Stall-free":"No"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
              , "line":845
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":121041664
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"1 bit"
            , "Depth":"0"
            , "Stream Name":"return.projection"
            , "Stall-free":"No"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
              , "line":168
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":121045696
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Stream Write"
            , "Width":"384 bits"
            , "Depth":"0"
            , "Stream Name":"s1"
            , "Stall-free":"No"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":121040896
        , "to":121041280
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":121041280
        , "to":107102752
        , "details":
        [
          {
            "type":"table"
            , "Width":"384"
          }
        ]
      }
      , {
        "from":121045696
        , "to":121041664
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":107102752
        , "to":121045696
        , "details":
        [
          {
            "type":"table"
            , "Width":"416"
          }
        ]
      }
    ]
  }
}
