

================================================================
== Vitis HLS Report for 'pip_crossing2'
================================================================
* Date:           Mon May  2 12:37:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e2_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_y"   --->   Operation 9 'read' 'e2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e1_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_y"   --->   Operation 10 'read' 'e1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_y"   --->   Operation 11 'read' 'p_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.08ns)   --->   "%icmp_ln1698 = icmp_slt  i18 %p_y_read, i18 %e1_y_read"   --->   Operation 12 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.08ns)   --->   "%icmp_ln1695 = icmp_sgt  i18 %e2_y_read, i18 %p_y_read"   --->   Operation 13 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.08ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i18 %e1_y_read, i18 %p_y_read"   --->   Operation 14 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.08ns)   --->   "%icmp_ln1698_1 = icmp_slt  i18 %p_y_read, i18 %e2_y_read"   --->   Operation 15 'icmp' 'icmp_ln1698_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i18 %p_y_read"   --->   Operation 16 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1394 = sext i18 %e1_y_read"   --->   Operation 17 'sext' 'sext_ln1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%ret_V_6 = sub i19 %sext_ln859, i19 %sext_ln1394"   --->   Operation 18 'sub' 'ret_V_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_6, i32 18"   --->   Operation 19 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%p_Val2_4 = trunc i19 %ret_V_6"   --->   Operation 20 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_6, i32 17"   --->   Operation 21 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%xor_ln941 = xor i1 %p_Result_8, i1 1"   --->   Operation 22 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln941"   --->   Operation 23 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%xor_ln348 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 24 'xor' 'xor_ln348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%select_ln392 = select i1 %overflow, i18 131071, i18 131072"   --->   Operation 25 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.36ns) (out node of the LUT)   --->   "%a_V = select i1 %xor_ln348, i18 %select_ln392, i18 %p_Val2_4"   --->   Operation 26 'select' 'a_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1394_1 = sext i18 %e2_y_read"   --->   Operation 27 'sext' 'sext_ln1394_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%ret_V_7 = sub i19 %sext_ln1394_1, i19 %sext_ln1394"   --->   Operation 28 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_7, i32 18"   --->   Operation 29 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%p_Val2_6 = trunc i19 %ret_V_7"   --->   Operation 30 'trunc' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_7, i32 17"   --->   Operation 31 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln941_1 = xor i1 %p_Result_10, i1 1"   --->   Operation 32 'xor' 'xor_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%overflow_2 = and i1 %p_Result_11, i1 %xor_ln941_1"   --->   Operation 33 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln348_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 34 'xor' 'xor_ln348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%select_ln392_2 = select i1 %overflow_2, i18 131071, i18 131072"   --->   Operation 35 'select' 'select_ln392_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.36ns) (out node of the LUT)   --->   "%b_V = select i1 %xor_ln348_1, i18 %select_ln392_2, i18 %p_Val2_6"   --->   Operation 36 'select' 'b_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_V = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %b_V, i32 8, i32 17"   --->   Operation 37 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %b_V, i32 17"   --->   Operation 38 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i18 %b_V"   --->   Operation 39 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln1049 = icmp_eq  i8 %trunc_ln1049, i8 0"   --->   Operation 40 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%ret_V_1 = add i10 %ret_V, i10 1"   --->   Operation 41 'add' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i10 %ret_V, i10 %ret_V_1"   --->   Operation 42 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_2 = select i1 %p_Result_s, i10 %select_ln1048, i10 %ret_V"   --->   Operation 43 'select' 'ret_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i10 %ret_V_2" [pip_kernel.cpp:29]   --->   Operation 44 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%div_table_V_addr = getelementptr i18 %div_table_V, i64 0, i64 %sext_ln29" [pip_kernel.cpp:29]   --->   Operation 45 'getelementptr' 'div_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:29]   --->   Operation 46 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:29]   --->   Operation 47 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i18 %a_V"   --->   Operation 48 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i18 %one_div_b_V"   --->   Operation 49 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 50 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 51 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 51 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 52 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 52 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%e2_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_x"   --->   Operation 53 'read' 'e2_x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%e1_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_x"   --->   Operation 54 'read' 'e1_x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 55 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 35"   --->   Operation 56 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_8 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %r_V, i32 8, i32 25"   --->   Operation 57 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 25"   --->   Operation 58 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 7"   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i1 %tmp"   --->   Operation 60 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.87ns)   --->   "%vt_V = add i18 %zext_ln423, i18 %p_Val2_8"   --->   Operation 61 'add' 'vt_V' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %vt_V, i32 17"   --->   Operation 62 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.28ns)   --->   "%xor_ln942 = xor i1 %p_Result_14, i1 1"   --->   Operation 63 'xor' 'xor_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.28ns)   --->   "%carry_1 = and i1 %p_Result_13, i1 %xor_ln942"   --->   Operation 64 'and' 'carry_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i36.i32.i32, i36 %r_V, i32 27, i32 35"   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.88ns)   --->   "%Range2_all_ones = icmp_eq  i9 %tmp_s, i9 511"   --->   Operation 66 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i36.i32.i32, i36 %r_V, i32 26, i32 35"   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.91ns)   --->   "%Range1_all_ones = icmp_eq  i10 %tmp_1, i10 1023"   --->   Operation 68 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.91ns)   --->   "%Range1_all_zeros = icmp_eq  i10 %tmp_1, i10 0"   --->   Operation 69 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 70 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 26"   --->   Operation 71 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln936 = xor i1 %tmp_5, i1 1"   --->   Operation 72 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936"   --->   Operation 73 'and' 'and_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones"   --->   Operation 74 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%and_ln937 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 75 'and' 'and_ln937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_2 = xor i1 %deleted_zeros, i1 1"   --->   Operation 76 'xor' 'xor_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln941 = or i1 %p_Result_14, i1 %xor_ln941_2"   --->   Operation 77 'or' 'or_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_3 = xor i1 %p_Result_12, i1 1"   --->   Operation 78 'xor' 'xor_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln941, i1 %xor_ln941_3"   --->   Operation 79 'and' 'overflow_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln942_1 = xor i1 %deleted_ones, i1 1"   --->   Operation 80 'xor' 'xor_ln942_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1"   --->   Operation 81 'or' 'or_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%xor_ln942_4 = xor i1 %and_ln937, i1 %or_ln942"   --->   Operation 82 'xor' 'xor_ln942_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%underflow = and i1 %xor_ln942_4, i1 %p_Result_12"   --->   Operation 83 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node vt_V_1)   --->   "%select_ln392_3 = select i1 %overflow_3, i18 131071, i18 131072"   --->   Operation 84 'select' 'select_ln392_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392 = or i1 %overflow_3, i1 %underflow"   --->   Operation 85 'or' 'or_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.36ns) (out node of the LUT)   --->   "%vt_V_1 = select i1 %or_ln392, i18 %select_ln392_3, i18 %vt_V"   --->   Operation 86 'select' 'vt_V_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i18 %e2_x_read"   --->   Operation 87 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i18 %e1_x_read"   --->   Operation 88 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.39ns) (grouped into DSP with root node r_V_4)   --->   "%ret_V_3 = sub i19 %sext_ln859_1, i19 %sext_ln859_2"   --->   Operation 89 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i18 %vt_V_1"   --->   Operation 90 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%sext_ln1319_1 = sext i19 %ret_V_3"   --->   Operation 91 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [4/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 92 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 93 [3/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 93 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 94 [2/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 94 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_x"   --->   Operation 95 'read' 'p_x_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%xor_ln1698 = xor i1 %icmp_ln1698, i1 1"   --->   Operation 96 'xor' 'xor_ln1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%and_ln39 = and i1 %xor_ln1698, i1 %icmp_ln1695" [pip_kernel.cpp:39]   --->   Operation 97 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%xor_ln1698_1 = xor i1 %icmp_ln1698_1, i1 1"   --->   Operation 98 'xor' 'xor_ln1698_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%and_ln39_1 = and i1 %icmp_ln1695_1, i1 %xor_ln1698_1" [pip_kernel.cpp:39]   --->   Operation 99 'and' 'and_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%or_ln39 = or i1 %and_ln39, i1 %and_ln39_1" [pip_kernel.cpp:39]   --->   Operation 100 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 101 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i18.i8, i18 %e1_x_read, i8 0"   --->   Operation 102 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i26 %lhs_V"   --->   Operation 103 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.02ns)   --->   "%ret_V_8 = add i37 %sext_ln1393, i37 %r_V_4"   --->   Operation 104 'add' 'ret_V_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 36"   --->   Operation 105 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%ix_V_3 = partselect i18 @_ssdm_op_PartSelect.i18.i37.i32.i32, i37 %ret_V_8, i32 8, i32 25"   --->   Operation 106 'partselect' 'ix_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 25"   --->   Operation 107 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %r_V_4, i32 7"   --->   Operation 108 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i1 %tmp_10"   --->   Operation 109 'zext' 'zext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.87ns)   --->   "%ix_V_4 = add i18 %zext_ln423_1, i18 %ix_V_3"   --->   Operation 110 'add' 'ix_V_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %ix_V_4, i32 17"   --->   Operation 111 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.28ns)   --->   "%xor_ln942_2 = xor i1 %p_Result_17, i1 1"   --->   Operation 112 'xor' 'xor_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.28ns)   --->   "%carry_3 = and i1 %p_Result_16, i1 %xor_ln942_2"   --->   Operation 113 'and' 'carry_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i37.i32.i32, i37 %ret_V_8, i32 27, i32 36"   --->   Operation 114 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.91ns)   --->   "%Range2_all_ones_1 = icmp_eq  i10 %tmp_8, i10 1023"   --->   Operation 115 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i37.i32.i32, i37 %ret_V_8, i32 26, i32 36"   --->   Operation 116 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.94ns)   --->   "%Range1_all_ones_3 = icmp_eq  i11 %tmp_9, i11 2047"   --->   Operation 117 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.94ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 118 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1"   --->   Operation 119 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 26"   --->   Operation 120 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln936_1 = xor i1 %tmp_12, i1 1"   --->   Operation 121 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1"   --->   Operation 122 'and' 'and_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%deleted_ones_3 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_3"   --->   Operation 123 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_3"   --->   Operation 124 'and' 'and_ln937_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln941_4 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 125 'xor' 'xor_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln941_1 = or i1 %p_Result_17, i1 %xor_ln941_4"   --->   Operation 126 'or' 'or_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln941_5 = xor i1 %p_Result_15, i1 1"   --->   Operation 127 'xor' 'xor_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln941_1, i1 %xor_ln941_5"   --->   Operation 128 'and' 'overflow_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln942_3 = xor i1 %deleted_ones_3, i1 1"   --->   Operation 129 'xor' 'xor_ln942_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3"   --->   Operation 130 'or' 'or_ln942_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%xor_ln942_5 = xor i1 %and_ln937_1, i1 %or_ln942_1"   --->   Operation 131 'xor' 'xor_ln942_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%underflow_1 = and i1 %xor_ln942_5, i1 %p_Result_15"   --->   Operation 132 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1696)   --->   "%select_ln392_5 = select i1 %overflow_4, i18 131071, i18 131072"   --->   Operation 133 'select' 'select_ln392_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_1 = or i1 %overflow_4, i1 %underflow_1"   --->   Operation 134 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1696)   --->   "%ix_V = select i1 %or_ln392_1, i18 %select_ln392_5, i18 %ix_V_4"   --->   Operation 135 'select' 'ix_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln1696 = icmp_sgt  i18 %ix_V, i18 %p_x_read"   --->   Operation 136 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %icmp_ln1696, i1 %or_ln39"   --->   Operation 137 'and' 'ret_V_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i1 %ret_V_5" [pip_kernel.cpp:46]   --->   Operation 138 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.72ns
The critical path consists of the following:
	wire read operation ('e2_y_read') on port 'e2_y' [8]  (0 ns)
	'sub' operation ('ret.V') [35]  (0.873 ns)
	'xor' operation ('xor_ln348_1') [41]  (0 ns)
	'select' operation ('b.V') [43]  (0.36 ns)
	'icmp' operation ('icmp_ln1049') [47]  (0.849 ns)
	'select' operation ('select_ln1048') [49]  (0 ns)
	'select' operation ('ret.V') [50]  (0.403 ns)
	'getelementptr' operation ('div_table_V_addr', pip_kernel.cpp:29) [52]  (0 ns)
	'load' operation ('one_div_b.V', pip_kernel.cpp:29) on array 'div_table_V' [53]  (1.24 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('one_div_b.V', pip_kernel.cpp:29) on array 'div_table_V' [53]  (1.24 ns)
	'mul' operation of DSP[56] ('r.V') [56]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('r.V') [56]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[56] ('r.V') [56]  (0.535 ns)

 <State 5>: 3.39ns
The critical path consists of the following:
	wire read operation ('e2_x_read') on port 'e2_x' [9]  (0 ns)
	'sub' operation of DSP[93] ('ret.V') [90]  (2.4 ns)
	'mul' operation of DSP[93] ('r.V') [93]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[93] ('r.V') [93]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[93] ('r.V') [93]  (0.996 ns)

 <State 8>: 4.42ns
The critical path consists of the following:
	'mul' operation of DSP[93] ('r.V') [93]  (0 ns)
	'add' operation ('ret.V') [96]  (1.03 ns)
	'add' operation ('ix.V') [102]  (0.873 ns)
	'xor' operation ('xor_ln942_2') [104]  (0.287 ns)
	'and' operation ('carry') [105]  (0.287 ns)
	'select' operation ('deleted_zeros') [111]  (0 ns)
	'xor' operation ('xor_ln941_4') [117]  (0 ns)
	'or' operation ('or_ln941_1') [118]  (0 ns)
	'and' operation ('overflow') [120]  (0.287 ns)
	'or' operation ('or_ln392_1') [126]  (0.287 ns)
	'select' operation ('ix.V') [127]  (0 ns)
	'icmp' operation ('icmp_ln1696') [128]  (1.09 ns)
	'and' operation ('ret.V') [129]  (0.287 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
