INFO: [VRFC 10-163] Analyzing VHDL file "D:/tijsv/Documents/UA sem2/DigitaleElektronica/Sessie8/voorbeeld_prof/DoubleExample.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DoubleExample'
