// Seed: 4116598721
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output uwire id_2
);
  id_4(
      .id_0(id_2),
      .id_1(id_1),
      .id_2(1 * id_5[1] * id_0 * (1'b0 - id_2) - 1),
      .id_3(id_0),
      .id_4(id_2),
      .id_5(1),
      .id_6(id_1 - id_2)
  );
  wire id_6;
  module_0();
  always begin
    id_1 = id_0;
  end
endmodule
