$date
  Mon Jan 15 03:18:29 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_textio $end
$upscope $end
$scope module tb_full_adder $end
$var reg 1 ! x_tb_in $end
$var reg 1 " y_tb_in $end
$var reg 1 # c_tb_in $end
$var reg 1 $ s_tb_out $end
$var reg 1 % c_tb_out $end
$scope module dut $end
$var reg 1 & x_in $end
$var reg 1 ' y_in $end
$var reg 1 ( c_in $end
$var reg 1 ) s_out $end
$var reg 1 * c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#50000000
1#
1$
1(
1)
#100000000
1"
0#
1'
0(
#150000000
1#
0$
1%
1(
0)
1*
#200000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
#250000000
1#
0$
1%
1(
0)
1*
#300000000
1"
0#
1'
0(
#350000000
1#
1$
1(
1)
#400000000
