interface axi_interface(input bit aclk, input bit aresetn);
//total 5 channels 3 for write channel and 2 for read channel total 40 signals 
	
	//write address channel
	logic [31:0]awaddr;
	logic [3:0] awid;
	logic awready;
	logic awvalid;
	logic [3:0] awlen;
	logic [3:0] awcache;
	logic[2:0] awprot;
	logic [2:0] awsize;
	logic [1:0] awlock;
	logic[1:0]awburst;

	//write data  channel
	logic [31:0] wdata;
	logic [3:0] wstrb;
	logic wvalid;
	logic wready;
	logic [3:0] wid;
	logic wlast;

	//write response channel
	logic [3:0] bid;
	logic bready;
	logic bvalid;
	logic [1:0] bresp;

	//read address channel
	logic [31:0] araddr;
	logic [3:0]arid;
	logic arvalid;
	logic arready;
	logic [3:0]arlen;
	logic [3:0]arcache;
	logic [2:0]arlock;
	logic [2:0]arsize;
	logic [1:0]arburst;
	logic [1:0]arprot;

	//read response channel
	logic [3:0] rid;
	logic rvalid;
	logic rready;
	logic [1:0] rresp;
	logic [31:0] rdata;
	logic rlast;
endinterface

