<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>regs.h source code [linux-4.14.y/drivers/dma/dw/regs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dw_desc,dw_dma,dw_dma_chan,dw_dma_chan_regs,dw_dma_fc,dw_dma_irq_regs,dw_dma_msize,dw_dma_regs,dw_dmac_flags,dw_lli "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/dma/dw/regs.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>drivers</a>/<a href='..'>dma</a>/<a href='./'>dw</a>/<a href='regs.h.html'>regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Driver for the Synopsys DesignWare AHB DMA Controller</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (C) 2005-2007 Atmel Corporation</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (C) 2010-2011 ST Microelectronics</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (C) 2016 Intel Corporation</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="9">9</th><td><i> * it under the terms of the GNU General Public License version 2 as</i></td></tr>
<tr><th id="10">10</th><td><i> * published by the Free Software Foundation.</i></td></tr>
<tr><th id="11">11</th><td><i> */</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/linux/bitops.h.html">&lt;linux/bitops.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/linux/interrupt.h.html">&lt;linux/interrupt.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/linux/dmaengine.h.html">&lt;linux/dmaengine.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/linux/io-64-nonatomic-hi-lo.h.html">&lt;linux/io-64-nonatomic-hi-lo.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="internal.h.html">"internal.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DW_DMA_MAX_NR_REQUESTS" data-ref="_M/DW_DMA_MAX_NR_REQUESTS">DW_DMA_MAX_NR_REQUESTS</dfn>	16</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* flow controller */</i></td></tr>
<tr><th id="24">24</th><td><b>enum</b> <dfn class="type def" id="dw_dma_fc" title='dw_dma_fc' data-ref="dw_dma_fc">dw_dma_fc</dfn> {</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="DW_DMA_FC_D_M2M" title='DW_DMA_FC_D_M2M' data-ref="DW_DMA_FC_D_M2M">DW_DMA_FC_D_M2M</dfn>,</td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="DW_DMA_FC_D_M2P" title='DW_DMA_FC_D_M2P' data-ref="DW_DMA_FC_D_M2P">DW_DMA_FC_D_M2P</dfn>,</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="DW_DMA_FC_D_P2M" title='DW_DMA_FC_D_P2M' data-ref="DW_DMA_FC_D_P2M">DW_DMA_FC_D_P2M</dfn>,</td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="DW_DMA_FC_D_P2P" title='DW_DMA_FC_D_P2P' data-ref="DW_DMA_FC_D_P2P">DW_DMA_FC_D_P2P</dfn>,</td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="DW_DMA_FC_P_P2M" title='DW_DMA_FC_P_P2M' data-ref="DW_DMA_FC_P_P2M">DW_DMA_FC_P_P2M</dfn>,</td></tr>
<tr><th id="30">30</th><td>	<dfn class="enum" id="DW_DMA_FC_SP_P2P" title='DW_DMA_FC_SP_P2P' data-ref="DW_DMA_FC_SP_P2P">DW_DMA_FC_SP_P2P</dfn>,</td></tr>
<tr><th id="31">31</th><td>	<dfn class="enum" id="DW_DMA_FC_P_M2P" title='DW_DMA_FC_P_M2P' data-ref="DW_DMA_FC_P_M2P">DW_DMA_FC_P_M2P</dfn>,</td></tr>
<tr><th id="32">32</th><td>	<dfn class="enum" id="DW_DMA_FC_DP_P2P" title='DW_DMA_FC_DP_P2P' data-ref="DW_DMA_FC_DP_P2P">DW_DMA_FC_DP_P2P</dfn>,</td></tr>
<tr><th id="33">33</th><td>};</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Redefine this macro to handle differences between 32- and 64-bit</i></td></tr>
<tr><th id="37">37</th><td><i> * addressing, big vs. little endian, etc.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DW_REG" data-ref="_M/DW_REG">DW_REG</dfn>(name)		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> name; <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> __pad_##name</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Hardware register definitions. */</i></td></tr>
<tr><th id="42">42</th><td><b>struct</b> <dfn class="type def" id="dw_dma_chan_regs" title='dw_dma_chan_regs' data-ref="dw_dma_chan_regs">dw_dma_chan_regs</dfn> {</td></tr>
<tr><th id="43">43</th><td>	<a class="macro" href="#39" title="u32 SAR; u32 __pad_SAR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::SAR" title='dw_dma_chan_regs::SAR' data-ref="dw_dma_chan_regs::SAR">SAR</dfn>);		<i>/* Source Address Register */</i></td></tr>
<tr><th id="44">44</th><td>	<a class="macro" href="#39" title="u32 DAR; u32 __pad_DAR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::DAR" title='dw_dma_chan_regs::DAR' data-ref="dw_dma_chan_regs::DAR">DAR</dfn>);		<i>/* Destination Address Register */</i></td></tr>
<tr><th id="45">45</th><td>	<a class="macro" href="#39" title="u32 LLP; u32 __pad_LLP" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::LLP" title='dw_dma_chan_regs::LLP' data-ref="dw_dma_chan_regs::LLP">LLP</dfn>);		<i>/* Linked List Pointer */</i></td></tr>
<tr><th id="46">46</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_chan_regs::CTL_LO" title='dw_dma_chan_regs::CTL_LO' data-ref="dw_dma_chan_regs::CTL_LO">CTL_LO</dfn>;		<i>/* Control Register Low */</i></td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_chan_regs::CTL_HI" title='dw_dma_chan_regs::CTL_HI' data-ref="dw_dma_chan_regs::CTL_HI">CTL_HI</dfn>;		<i>/* Control Register High */</i></td></tr>
<tr><th id="48">48</th><td>	<a class="macro" href="#39" title="u32 SSTAT; u32 __pad_SSTAT" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::SSTAT" title='dw_dma_chan_regs::SSTAT' data-ref="dw_dma_chan_regs::SSTAT">SSTAT</dfn>);</td></tr>
<tr><th id="49">49</th><td>	<a class="macro" href="#39" title="u32 DSTAT; u32 __pad_DSTAT" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::DSTAT" title='dw_dma_chan_regs::DSTAT' data-ref="dw_dma_chan_regs::DSTAT">DSTAT</dfn>);</td></tr>
<tr><th id="50">50</th><td>	<a class="macro" href="#39" title="u32 SSTATAR; u32 __pad_SSTATAR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::SSTATAR" title='dw_dma_chan_regs::SSTATAR' data-ref="dw_dma_chan_regs::SSTATAR">SSTATAR</dfn>);</td></tr>
<tr><th id="51">51</th><td>	<a class="macro" href="#39" title="u32 DSTATAR; u32 __pad_DSTATAR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::DSTATAR" title='dw_dma_chan_regs::DSTATAR' data-ref="dw_dma_chan_regs::DSTATAR">DSTATAR</dfn>);</td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_chan_regs::CFG_LO" title='dw_dma_chan_regs::CFG_LO' data-ref="dw_dma_chan_regs::CFG_LO">CFG_LO</dfn>;		<i>/* Configuration Register Low */</i></td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_chan_regs::CFG_HI" title='dw_dma_chan_regs::CFG_HI' data-ref="dw_dma_chan_regs::CFG_HI">CFG_HI</dfn>;		<i>/* Configuration Register High */</i></td></tr>
<tr><th id="54">54</th><td>	<a class="macro" href="#39" title="u32 SGR; u32 __pad_SGR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::SGR" title='dw_dma_chan_regs::SGR' data-ref="dw_dma_chan_regs::SGR">SGR</dfn>);</td></tr>
<tr><th id="55">55</th><td>	<a class="macro" href="#39" title="u32 DSR; u32 __pad_DSR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_chan_regs::DSR" title='dw_dma_chan_regs::DSR' data-ref="dw_dma_chan_regs::DSR">DSR</dfn>);</td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>struct</b> <dfn class="type def" id="dw_dma_irq_regs" title='dw_dma_irq_regs' data-ref="dw_dma_irq_regs">dw_dma_irq_regs</dfn> {</td></tr>
<tr><th id="59">59</th><td>	<a class="macro" href="#39" title="u32 XFER; u32 __pad_XFER" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_irq_regs::XFER" title='dw_dma_irq_regs::XFER' data-ref="dw_dma_irq_regs::XFER">XFER</dfn>);</td></tr>
<tr><th id="60">60</th><td>	<a class="macro" href="#39" title="u32 BLOCK; u32 __pad_BLOCK" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_irq_regs::BLOCK" title='dw_dma_irq_regs::BLOCK' data-ref="dw_dma_irq_regs::BLOCK">BLOCK</dfn>);</td></tr>
<tr><th id="61">61</th><td>	<a class="macro" href="#39" title="u32 SRC_TRAN; u32 __pad_SRC_TRAN" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_irq_regs::SRC_TRAN" title='dw_dma_irq_regs::SRC_TRAN' data-ref="dw_dma_irq_regs::SRC_TRAN">SRC_TRAN</dfn>);</td></tr>
<tr><th id="62">62</th><td>	<a class="macro" href="#39" title="u32 DST_TRAN; u32 __pad_DST_TRAN" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_irq_regs::DST_TRAN" title='dw_dma_irq_regs::DST_TRAN' data-ref="dw_dma_irq_regs::DST_TRAN">DST_TRAN</dfn>);</td></tr>
<tr><th id="63">63</th><td>	<a class="macro" href="#39" title="u32 ERROR; u32 __pad_ERROR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_irq_regs::ERROR" title='dw_dma_irq_regs::ERROR' data-ref="dw_dma_irq_regs::ERROR">ERROR</dfn>);</td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="type def" id="dw_dma_regs" title='dw_dma_regs' data-ref="dw_dma_regs">dw_dma_regs</dfn> {</td></tr>
<tr><th id="67">67</th><td>	<i>/* per-channel registers */</i></td></tr>
<tr><th id="68">68</th><td>	<b>struct</b> <a class="type" href="#dw_dma_chan_regs" title='dw_dma_chan_regs' data-ref="dw_dma_chan_regs">dw_dma_chan_regs</a>	<dfn class="decl field" id="dw_dma_regs::CHAN" title='dw_dma_regs::CHAN' data-ref="dw_dma_regs::CHAN">CHAN</dfn>[<a class="macro" href="../../../include/linux/platform_data/dma-dw.h.html#17" title="8" data-ref="_M/DW_DMA_MAX_NR_CHANNELS">DW_DMA_MAX_NR_CHANNELS</a>];</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>	<i>/* irq handling */</i></td></tr>
<tr><th id="71">71</th><td>	<b>struct</b> <a class="type" href="#dw_dma_irq_regs" title='dw_dma_irq_regs' data-ref="dw_dma_irq_regs">dw_dma_irq_regs</a>	<dfn class="decl field" id="dw_dma_regs::RAW" title='dw_dma_regs::RAW' data-ref="dw_dma_regs::RAW">RAW</dfn>;		<i>/* r */</i></td></tr>
<tr><th id="72">72</th><td>	<b>struct</b> <a class="type" href="#dw_dma_irq_regs" title='dw_dma_irq_regs' data-ref="dw_dma_irq_regs">dw_dma_irq_regs</a>	<dfn class="decl field" id="dw_dma_regs::STATUS" title='dw_dma_regs::STATUS' data-ref="dw_dma_regs::STATUS">STATUS</dfn>;		<i>/* r (raw &amp; mask) */</i></td></tr>
<tr><th id="73">73</th><td>	<b>struct</b> <a class="type" href="#dw_dma_irq_regs" title='dw_dma_irq_regs' data-ref="dw_dma_irq_regs">dw_dma_irq_regs</a>	<dfn class="decl field" id="dw_dma_regs::MASK" title='dw_dma_regs::MASK' data-ref="dw_dma_regs::MASK">MASK</dfn>;		<i>/* rw (set = irq enabled) */</i></td></tr>
<tr><th id="74">74</th><td>	<b>struct</b> <a class="type" href="#dw_dma_irq_regs" title='dw_dma_irq_regs' data-ref="dw_dma_irq_regs">dw_dma_irq_regs</a>	<dfn class="decl field" id="dw_dma_regs::CLEAR" title='dw_dma_regs::CLEAR' data-ref="dw_dma_regs::CLEAR">CLEAR</dfn>;		<i>/* w (ack, affects "raw") */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>	<a class="macro" href="#39" title="u32 STATUS_INT; u32 __pad_STATUS_INT" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::STATUS_INT" title='dw_dma_regs::STATUS_INT' data-ref="dw_dma_regs::STATUS_INT">STATUS_INT</dfn>);			<i>/* r */</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>	<i>/* software handshaking */</i></td></tr>
<tr><th id="79">79</th><td>	<a class="macro" href="#39" title="u32 REQ_SRC; u32 __pad_REQ_SRC" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::REQ_SRC" title='dw_dma_regs::REQ_SRC' data-ref="dw_dma_regs::REQ_SRC">REQ_SRC</dfn>);</td></tr>
<tr><th id="80">80</th><td>	<a class="macro" href="#39" title="u32 REQ_DST; u32 __pad_REQ_DST" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::REQ_DST" title='dw_dma_regs::REQ_DST' data-ref="dw_dma_regs::REQ_DST">REQ_DST</dfn>);</td></tr>
<tr><th id="81">81</th><td>	<a class="macro" href="#39" title="u32 SGL_REQ_SRC; u32 __pad_SGL_REQ_SRC" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::SGL_REQ_SRC" title='dw_dma_regs::SGL_REQ_SRC' data-ref="dw_dma_regs::SGL_REQ_SRC">SGL_REQ_SRC</dfn>);</td></tr>
<tr><th id="82">82</th><td>	<a class="macro" href="#39" title="u32 SGL_REQ_DST; u32 __pad_SGL_REQ_DST" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::SGL_REQ_DST" title='dw_dma_regs::SGL_REQ_DST' data-ref="dw_dma_regs::SGL_REQ_DST">SGL_REQ_DST</dfn>);</td></tr>
<tr><th id="83">83</th><td>	<a class="macro" href="#39" title="u32 LAST_SRC; u32 __pad_LAST_SRC" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::LAST_SRC" title='dw_dma_regs::LAST_SRC' data-ref="dw_dma_regs::LAST_SRC">LAST_SRC</dfn>);</td></tr>
<tr><th id="84">84</th><td>	<a class="macro" href="#39" title="u32 LAST_DST; u32 __pad_LAST_DST" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::LAST_DST" title='dw_dma_regs::LAST_DST' data-ref="dw_dma_regs::LAST_DST">LAST_DST</dfn>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>	<i>/* miscellaneous */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="macro" href="#39" title="u32 CFG; u32 __pad_CFG" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::CFG" title='dw_dma_regs::CFG' data-ref="dw_dma_regs::CFG">CFG</dfn>);</td></tr>
<tr><th id="88">88</th><td>	<a class="macro" href="#39" title="u32 CH_EN; u32 __pad_CH_EN" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::CH_EN" title='dw_dma_regs::CH_EN' data-ref="dw_dma_regs::CH_EN">CH_EN</dfn>);</td></tr>
<tr><th id="89">89</th><td>	<a class="macro" href="#39" title="u32 ID; u32 __pad_ID" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::ID" title='dw_dma_regs::ID' data-ref="dw_dma_regs::ID">ID</dfn>);</td></tr>
<tr><th id="90">90</th><td>	<a class="macro" href="#39" title="u32 TEST; u32 __pad_TEST" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::TEST" title='dw_dma_regs::TEST' data-ref="dw_dma_regs::TEST">TEST</dfn>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>	<i>/* iDMA 32-bit support */</i></td></tr>
<tr><th id="93">93</th><td>	<a class="macro" href="#39" title="u32 CLASS_PRIORITY0; u32 __pad_CLASS_PRIORITY0" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::CLASS_PRIORITY0" title='dw_dma_regs::CLASS_PRIORITY0' data-ref="dw_dma_regs::CLASS_PRIORITY0">CLASS_PRIORITY0</dfn>);</td></tr>
<tr><th id="94">94</th><td>	<a class="macro" href="#39" title="u32 CLASS_PRIORITY1; u32 __pad_CLASS_PRIORITY1" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::CLASS_PRIORITY1" title='dw_dma_regs::CLASS_PRIORITY1' data-ref="dw_dma_regs::CLASS_PRIORITY1">CLASS_PRIORITY1</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>	<i>/* optional encoded params, 0x3c8..0x3f7 */</i></td></tr>
<tr><th id="97">97</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::__reserved" title='dw_dma_regs::__reserved' data-ref="dw_dma_regs::__reserved">__reserved</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<i>/* per-channel configuration registers */</i></td></tr>
<tr><th id="100">100</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::DWC_PARAMS" title='dw_dma_regs::DWC_PARAMS' data-ref="dw_dma_regs::DWC_PARAMS">DWC_PARAMS</dfn>[<a class="macro" href="../../../include/linux/platform_data/dma-dw.h.html#17" title="8" data-ref="_M/DW_DMA_MAX_NR_CHANNELS">DW_DMA_MAX_NR_CHANNELS</a>];</td></tr>
<tr><th id="101">101</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::MULTI_BLK_TYPE" title='dw_dma_regs::MULTI_BLK_TYPE' data-ref="dw_dma_regs::MULTI_BLK_TYPE">MULTI_BLK_TYPE</dfn>;</td></tr>
<tr><th id="102">102</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::MAX_BLK_SIZE" title='dw_dma_regs::MAX_BLK_SIZE' data-ref="dw_dma_regs::MAX_BLK_SIZE">MAX_BLK_SIZE</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>	<i>/* top-level parameters */</i></td></tr>
<tr><th id="105">105</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::DW_PARAMS" title='dw_dma_regs::DW_PARAMS' data-ref="dw_dma_regs::DW_PARAMS">DW_PARAMS</dfn>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	<i>/* component ID */</i></td></tr>
<tr><th id="108">108</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::COMP_TYPE" title='dw_dma_regs::COMP_TYPE' data-ref="dw_dma_regs::COMP_TYPE">COMP_TYPE</dfn>;</td></tr>
<tr><th id="109">109</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="dw_dma_regs::COMP_VERSION" title='dw_dma_regs::COMP_VERSION' data-ref="dw_dma_regs::COMP_VERSION">COMP_VERSION</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<i>/* iDMA 32-bit support */</i></td></tr>
<tr><th id="112">112</th><td>	<a class="macro" href="#39" title="u32 FIFO_PARTITION0; u32 __pad_FIFO_PARTITION0" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::FIFO_PARTITION0" title='dw_dma_regs::FIFO_PARTITION0' data-ref="dw_dma_regs::FIFO_PARTITION0">FIFO_PARTITION0</dfn>);</td></tr>
<tr><th id="113">113</th><td>	<a class="macro" href="#39" title="u32 FIFO_PARTITION1; u32 __pad_FIFO_PARTITION1" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::FIFO_PARTITION1" title='dw_dma_regs::FIFO_PARTITION1' data-ref="dw_dma_regs::FIFO_PARTITION1">FIFO_PARTITION1</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<a class="macro" href="#39" title="u32 SAI_ERR; u32 __pad_SAI_ERR" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::SAI_ERR" title='dw_dma_regs::SAI_ERR' data-ref="dw_dma_regs::SAI_ERR">SAI_ERR</dfn>);</td></tr>
<tr><th id="116">116</th><td>	<a class="macro" href="#39" title="u32 GLOBAL_CFG; u32 __pad_GLOBAL_CFG" data-ref="_M/DW_REG">DW_REG</a>(<dfn class="decl field" id="dw_dma_regs::GLOBAL_CFG" title='dw_dma_regs::GLOBAL_CFG' data-ref="dw_dma_regs::GLOBAL_CFG">GLOBAL_CFG</dfn>);</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* Bitfields in DW_PARAMS */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_NR_CHAN" data-ref="_M/DW_PARAMS_NR_CHAN">DW_PARAMS_NR_CHAN</dfn>	8		/* number of channels */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_NR_MASTER" data-ref="_M/DW_PARAMS_NR_MASTER">DW_PARAMS_NR_MASTER</dfn>	11		/* number of AHB masters */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_DATA_WIDTH" data-ref="_M/DW_PARAMS_DATA_WIDTH">DW_PARAMS_DATA_WIDTH</dfn>(n)	(15 + 2 * (n))</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_DATA_WIDTH1" data-ref="_M/DW_PARAMS_DATA_WIDTH1">DW_PARAMS_DATA_WIDTH1</dfn>	15		/* master 1 data width */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_DATA_WIDTH2" data-ref="_M/DW_PARAMS_DATA_WIDTH2">DW_PARAMS_DATA_WIDTH2</dfn>	17		/* master 2 data width */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_DATA_WIDTH3" data-ref="_M/DW_PARAMS_DATA_WIDTH3">DW_PARAMS_DATA_WIDTH3</dfn>	19		/* master 3 data width */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_DATA_WIDTH4" data-ref="_M/DW_PARAMS_DATA_WIDTH4">DW_PARAMS_DATA_WIDTH4</dfn>	21		/* master 4 data width */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/DW_PARAMS_EN" data-ref="_M/DW_PARAMS_EN">DW_PARAMS_EN</dfn>		28		/* encoded parameters */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* Bitfields in DWC_PARAMS */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/DWC_PARAMS_MBLK_EN" data-ref="_M/DWC_PARAMS_MBLK_EN">DWC_PARAMS_MBLK_EN</dfn>	11		/* multi block transfer */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* bursts size */</i></td></tr>
<tr><th id="133">133</th><td><b>enum</b> <dfn class="type def" id="dw_dma_msize" title='dw_dma_msize' data-ref="dw_dma_msize">dw_dma_msize</dfn> {</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_1" title='DW_DMA_MSIZE_1' data-ref="DW_DMA_MSIZE_1">DW_DMA_MSIZE_1</dfn>,</td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_4" title='DW_DMA_MSIZE_4' data-ref="DW_DMA_MSIZE_4">DW_DMA_MSIZE_4</dfn>,</td></tr>
<tr><th id="136">136</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_8" title='DW_DMA_MSIZE_8' data-ref="DW_DMA_MSIZE_8">DW_DMA_MSIZE_8</dfn>,</td></tr>
<tr><th id="137">137</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_16" title='DW_DMA_MSIZE_16' data-ref="DW_DMA_MSIZE_16">DW_DMA_MSIZE_16</dfn>,</td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_32" title='DW_DMA_MSIZE_32' data-ref="DW_DMA_MSIZE_32">DW_DMA_MSIZE_32</dfn>,</td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_64" title='DW_DMA_MSIZE_64' data-ref="DW_DMA_MSIZE_64">DW_DMA_MSIZE_64</dfn>,</td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_128" title='DW_DMA_MSIZE_128' data-ref="DW_DMA_MSIZE_128">DW_DMA_MSIZE_128</dfn>,</td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="DW_DMA_MSIZE_256" title='DW_DMA_MSIZE_256' data-ref="DW_DMA_MSIZE_256">DW_DMA_MSIZE_256</dfn>,</td></tr>
<tr><th id="142">142</th><td>};</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* Bitfields in LLP */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/DWC_LLP_LMS" data-ref="_M/DWC_LLP_LMS">DWC_LLP_LMS</dfn>(x)		((x) &amp; 3)	/* list master select */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/DWC_LLP_LOC" data-ref="_M/DWC_LLP_LOC">DWC_LLP_LOC</dfn>(x)		((x) &amp; ~3)	/* next lli */</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* Bitfields in CTL_LO */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_INT_EN" data-ref="_M/DWC_CTLL_INT_EN">DWC_CTLL_INT_EN</dfn>		(1 &lt;&lt; 0)	/* irqs enabled? */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_DST_WIDTH" data-ref="_M/DWC_CTLL_DST_WIDTH">DWC_CTLL_DST_WIDTH</dfn>(n)	((n)&lt;&lt;1)	/* bytes per element */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_SRC_WIDTH" data-ref="_M/DWC_CTLL_SRC_WIDTH">DWC_CTLL_SRC_WIDTH</dfn>(n)	((n)&lt;&lt;4)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_DST_INC" data-ref="_M/DWC_CTLL_DST_INC">DWC_CTLL_DST_INC</dfn>	(0&lt;&lt;7)		/* DAR update/not */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_DST_DEC" data-ref="_M/DWC_CTLL_DST_DEC">DWC_CTLL_DST_DEC</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_DST_FIX" data-ref="_M/DWC_CTLL_DST_FIX">DWC_CTLL_DST_FIX</dfn>	(2&lt;&lt;7)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_SRC_INC" data-ref="_M/DWC_CTLL_SRC_INC">DWC_CTLL_SRC_INC</dfn>	(0&lt;&lt;9)		/* SAR update/not */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_SRC_DEC" data-ref="_M/DWC_CTLL_SRC_DEC">DWC_CTLL_SRC_DEC</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_SRC_FIX" data-ref="_M/DWC_CTLL_SRC_FIX">DWC_CTLL_SRC_FIX</dfn>	(2&lt;&lt;9)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_DST_MSIZE" data-ref="_M/DWC_CTLL_DST_MSIZE">DWC_CTLL_DST_MSIZE</dfn>(n)	((n)&lt;&lt;11)	/* burst, #elements */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_SRC_MSIZE" data-ref="_M/DWC_CTLL_SRC_MSIZE">DWC_CTLL_SRC_MSIZE</dfn>(n)	((n)&lt;&lt;14)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_S_GATH_EN" data-ref="_M/DWC_CTLL_S_GATH_EN">DWC_CTLL_S_GATH_EN</dfn>	(1 &lt;&lt; 17)	/* src gather, !FIX */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_D_SCAT_EN" data-ref="_M/DWC_CTLL_D_SCAT_EN">DWC_CTLL_D_SCAT_EN</dfn>	(1 &lt;&lt; 18)	/* dst scatter, !FIX */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_FC" data-ref="_M/DWC_CTLL_FC">DWC_CTLL_FC</dfn>(n)		((n) &lt;&lt; 20)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_FC_M2M" data-ref="_M/DWC_CTLL_FC_M2M">DWC_CTLL_FC_M2M</dfn>		(0 &lt;&lt; 20)	/* mem-to-mem */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_FC_M2P" data-ref="_M/DWC_CTLL_FC_M2P">DWC_CTLL_FC_M2P</dfn>		(1 &lt;&lt; 20)	/* mem-to-periph */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_FC_P2M" data-ref="_M/DWC_CTLL_FC_P2M">DWC_CTLL_FC_P2M</dfn>		(2 &lt;&lt; 20)	/* periph-to-mem */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_FC_P2P" data-ref="_M/DWC_CTLL_FC_P2P">DWC_CTLL_FC_P2P</dfn>		(3 &lt;&lt; 20)	/* periph-to-periph */</u></td></tr>
<tr><th id="167">167</th><td><i>/* plus 4 transfer types for peripheral-as-flow-controller */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_DMS" data-ref="_M/DWC_CTLL_DMS">DWC_CTLL_DMS</dfn>(n)		((n)&lt;&lt;23)	/* dst master select */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_SMS" data-ref="_M/DWC_CTLL_SMS">DWC_CTLL_SMS</dfn>(n)		((n)&lt;&lt;25)	/* src master select */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_LLP_D_EN" data-ref="_M/DWC_CTLL_LLP_D_EN">DWC_CTLL_LLP_D_EN</dfn>	(1 &lt;&lt; 27)	/* dest block chain */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLL_LLP_S_EN" data-ref="_M/DWC_CTLL_LLP_S_EN">DWC_CTLL_LLP_S_EN</dfn>	(1 &lt;&lt; 28)	/* src block chain */</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* Bitfields in CTL_HI */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLH_BLOCK_TS_MASK" data-ref="_M/DWC_CTLH_BLOCK_TS_MASK">DWC_CTLH_BLOCK_TS_MASK</dfn>	GENMASK(11, 0)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLH_BLOCK_TS" data-ref="_M/DWC_CTLH_BLOCK_TS">DWC_CTLH_BLOCK_TS</dfn>(x)	((x) &amp; DWC_CTLH_BLOCK_TS_MASK)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DWC_CTLH_DONE" data-ref="_M/DWC_CTLH_DONE">DWC_CTLH_DONE</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i>/* Bitfields in CFG_LO */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_CH_PRIOR_MASK" data-ref="_M/DWC_CFGL_CH_PRIOR_MASK">DWC_CFGL_CH_PRIOR_MASK</dfn>	(0x7 &lt;&lt; 5)	/* priority mask */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_CH_PRIOR" data-ref="_M/DWC_CFGL_CH_PRIOR">DWC_CFGL_CH_PRIOR</dfn>(x)	((x) &lt;&lt; 5)	/* priority */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_CH_SUSP" data-ref="_M/DWC_CFGL_CH_SUSP">DWC_CFGL_CH_SUSP</dfn>	(1 &lt;&lt; 8)	/* pause xfer */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_FIFO_EMPTY" data-ref="_M/DWC_CFGL_FIFO_EMPTY">DWC_CFGL_FIFO_EMPTY</dfn>	(1 &lt;&lt; 9)	/* pause xfer */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_HS_DST" data-ref="_M/DWC_CFGL_HS_DST">DWC_CFGL_HS_DST</dfn>		(1 &lt;&lt; 10)	/* handshake w/dst */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_HS_SRC" data-ref="_M/DWC_CFGL_HS_SRC">DWC_CFGL_HS_SRC</dfn>		(1 &lt;&lt; 11)	/* handshake w/src */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_CH_XFER" data-ref="_M/DWC_CFGL_LOCK_CH_XFER">DWC_CFGL_LOCK_CH_XFER</dfn>	(0 &lt;&lt; 12)	/* scope of LOCK_CH */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_CH_BLOCK" data-ref="_M/DWC_CFGL_LOCK_CH_BLOCK">DWC_CFGL_LOCK_CH_BLOCK</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_CH_XACT" data-ref="_M/DWC_CFGL_LOCK_CH_XACT">DWC_CFGL_LOCK_CH_XACT</dfn>	(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_BUS_XFER" data-ref="_M/DWC_CFGL_LOCK_BUS_XFER">DWC_CFGL_LOCK_BUS_XFER</dfn>	(0 &lt;&lt; 14)	/* scope of LOCK_BUS */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_BUS_BLOCK" data-ref="_M/DWC_CFGL_LOCK_BUS_BLOCK">DWC_CFGL_LOCK_BUS_BLOCK</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_BUS_XACT" data-ref="_M/DWC_CFGL_LOCK_BUS_XACT">DWC_CFGL_LOCK_BUS_XACT</dfn>	(2 &lt;&lt; 14)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_CH" data-ref="_M/DWC_CFGL_LOCK_CH">DWC_CFGL_LOCK_CH</dfn>	(1 &lt;&lt; 15)	/* channel lockout */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_LOCK_BUS" data-ref="_M/DWC_CFGL_LOCK_BUS">DWC_CFGL_LOCK_BUS</dfn>	(1 &lt;&lt; 16)	/* busmaster lockout */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_HS_DST_POL" data-ref="_M/DWC_CFGL_HS_DST_POL">DWC_CFGL_HS_DST_POL</dfn>	(1 &lt;&lt; 18)	/* dst handshake active low */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_HS_SRC_POL" data-ref="_M/DWC_CFGL_HS_SRC_POL">DWC_CFGL_HS_SRC_POL</dfn>	(1 &lt;&lt; 19)	/* src handshake active low */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_MAX_BURST" data-ref="_M/DWC_CFGL_MAX_BURST">DWC_CFGL_MAX_BURST</dfn>(x)	((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_RELOAD_SAR" data-ref="_M/DWC_CFGL_RELOAD_SAR">DWC_CFGL_RELOAD_SAR</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGL_RELOAD_DAR" data-ref="_M/DWC_CFGL_RELOAD_DAR">DWC_CFGL_RELOAD_DAR</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* Bitfields in CFG_HI */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_FCMODE" data-ref="_M/DWC_CFGH_FCMODE">DWC_CFGH_FCMODE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_FIFO_MODE" data-ref="_M/DWC_CFGH_FIFO_MODE">DWC_CFGH_FIFO_MODE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_PROTCTL" data-ref="_M/DWC_CFGH_PROTCTL">DWC_CFGH_PROTCTL</dfn>(x)	((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_DS_UPD_EN" data-ref="_M/DWC_CFGH_DS_UPD_EN">DWC_CFGH_DS_UPD_EN</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_SS_UPD_EN" data-ref="_M/DWC_CFGH_SS_UPD_EN">DWC_CFGH_SS_UPD_EN</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_SRC_PER" data-ref="_M/DWC_CFGH_SRC_PER">DWC_CFGH_SRC_PER</dfn>(x)	((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/DWC_CFGH_DST_PER" data-ref="_M/DWC_CFGH_DST_PER">DWC_CFGH_DST_PER</dfn>(x)	((x) &lt;&lt; 11)</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* Bitfields in SGR */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/DWC_SGR_SGI" data-ref="_M/DWC_SGR_SGI">DWC_SGR_SGI</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DWC_SGR_SGC" data-ref="_M/DWC_SGR_SGC">DWC_SGR_SGC</dfn>(x)		((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* Bitfields in DSR */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/DWC_DSR_DSI" data-ref="_M/DWC_DSR_DSI">DWC_DSR_DSI</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/DWC_DSR_DSC" data-ref="_M/DWC_DSR_DSC">DWC_DSR_DSC</dfn>(x)		((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/* Bitfields in CFG */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DW_CFG_DMA_EN" data-ref="_M/DW_CFG_DMA_EN">DW_CFG_DMA_EN</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* iDMA 32-bit support */</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i>/* Bitfields in CTL_HI */</i></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CTLH_BLOCK_TS_MASK" data-ref="_M/IDMA32C_CTLH_BLOCK_TS_MASK">IDMA32C_CTLH_BLOCK_TS_MASK</dfn>	GENMASK(16, 0)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CTLH_BLOCK_TS" data-ref="_M/IDMA32C_CTLH_BLOCK_TS">IDMA32C_CTLH_BLOCK_TS</dfn>(x)	((x) &amp; IDMA32C_CTLH_BLOCK_TS_MASK)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CTLH_DONE" data-ref="_M/IDMA32C_CTLH_DONE">IDMA32C_CTLH_DONE</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* Bitfields in CFG_LO */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGL_DST_BURST_ALIGN" data-ref="_M/IDMA32C_CFGL_DST_BURST_ALIGN">IDMA32C_CFGL_DST_BURST_ALIGN</dfn>	(1 &lt;&lt; 0)	/* dst burst align */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGL_SRC_BURST_ALIGN" data-ref="_M/IDMA32C_CFGL_SRC_BURST_ALIGN">IDMA32C_CFGL_SRC_BURST_ALIGN</dfn>	(1 &lt;&lt; 1)	/* src burst align */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGL_CH_DRAIN" data-ref="_M/IDMA32C_CFGL_CH_DRAIN">IDMA32C_CFGL_CH_DRAIN</dfn>		(1 &lt;&lt; 10)	/* drain FIFO */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGL_DST_OPT_BL" data-ref="_M/IDMA32C_CFGL_DST_OPT_BL">IDMA32C_CFGL_DST_OPT_BL</dfn>		(1 &lt;&lt; 20)	/* optimize dst burst length */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGL_SRC_OPT_BL" data-ref="_M/IDMA32C_CFGL_SRC_OPT_BL">IDMA32C_CFGL_SRC_OPT_BL</dfn>		(1 &lt;&lt; 21)	/* optimize src burst length */</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/* Bitfields in CFG_HI */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGH_SRC_PER" data-ref="_M/IDMA32C_CFGH_SRC_PER">IDMA32C_CFGH_SRC_PER</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGH_DST_PER" data-ref="_M/IDMA32C_CFGH_DST_PER">IDMA32C_CFGH_DST_PER</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGH_RD_ISSUE_THD" data-ref="_M/IDMA32C_CFGH_RD_ISSUE_THD">IDMA32C_CFGH_RD_ISSUE_THD</dfn>(x)	((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGH_RW_ISSUE_THD" data-ref="_M/IDMA32C_CFGH_RW_ISSUE_THD">IDMA32C_CFGH_RW_ISSUE_THD</dfn>(x)	((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGH_SRC_PER_EXT" data-ref="_M/IDMA32C_CFGH_SRC_PER_EXT">IDMA32C_CFGH_SRC_PER_EXT</dfn>(x)	((x) &lt;&lt; 28)	/* src peripheral extension */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_CFGH_DST_PER_EXT" data-ref="_M/IDMA32C_CFGH_DST_PER_EXT">IDMA32C_CFGH_DST_PER_EXT</dfn>(x)	((x) &lt;&lt; 30)	/* dst peripheral extension */</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* Bitfields in FIFO_PARTITION */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_FP_PSIZE_CH0" data-ref="_M/IDMA32C_FP_PSIZE_CH0">IDMA32C_FP_PSIZE_CH0</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_FP_PSIZE_CH1" data-ref="_M/IDMA32C_FP_PSIZE_CH1">IDMA32C_FP_PSIZE_CH1</dfn>(x)		((x) &lt;&lt; 13)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/IDMA32C_FP_UPDATE" data-ref="_M/IDMA32C_FP_UPDATE">IDMA32C_FP_UPDATE</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><b>enum</b> <dfn class="type def" id="dw_dmac_flags" title='dw_dmac_flags' data-ref="dw_dmac_flags">dw_dmac_flags</dfn> {</td></tr>
<tr><th id="247">247</th><td>	<dfn class="enum" id="DW_DMA_IS_CYCLIC" title='DW_DMA_IS_CYCLIC' data-ref="DW_DMA_IS_CYCLIC">DW_DMA_IS_CYCLIC</dfn> = <var>0</var>,</td></tr>
<tr><th id="248">248</th><td>	<dfn class="enum" id="DW_DMA_IS_SOFT_LLP" title='DW_DMA_IS_SOFT_LLP' data-ref="DW_DMA_IS_SOFT_LLP">DW_DMA_IS_SOFT_LLP</dfn> = <var>1</var>,</td></tr>
<tr><th id="249">249</th><td>	<dfn class="enum" id="DW_DMA_IS_PAUSED" title='DW_DMA_IS_PAUSED' data-ref="DW_DMA_IS_PAUSED">DW_DMA_IS_PAUSED</dfn> = <var>2</var>,</td></tr>
<tr><th id="250">250</th><td>	<dfn class="enum" id="DW_DMA_IS_INITIALIZED" title='DW_DMA_IS_INITIALIZED' data-ref="DW_DMA_IS_INITIALIZED">DW_DMA_IS_INITIALIZED</dfn> = <var>3</var>,</td></tr>
<tr><th id="251">251</th><td>};</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><b>struct</b> <dfn class="type def" id="dw_dma_chan" title='dw_dma_chan' data-ref="dw_dma_chan">dw_dma_chan</dfn> {</td></tr>
<tr><th id="254">254</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_chan" title='dma_chan' data-ref="dma_chan">dma_chan</a>			<dfn class="decl field" id="dw_dma_chan::chan" title='dw_dma_chan::chan' data-ref="dw_dma_chan::chan">chan</dfn>;</td></tr>
<tr><th id="255">255</th><td>	<em>void</em> <a class="macro" href="../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>			*<dfn class="decl field" id="dw_dma_chan::ch_regs" title='dw_dma_chan::ch_regs' data-ref="dw_dma_chan::ch_regs">ch_regs</dfn>;</td></tr>
<tr><th id="256">256</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>				<dfn class="decl field" id="dw_dma_chan::mask" title='dw_dma_chan::mask' data-ref="dw_dma_chan::mask">mask</dfn>;</td></tr>
<tr><th id="257">257</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>				<dfn class="decl field" id="dw_dma_chan::priority" title='dw_dma_chan::priority' data-ref="dw_dma_chan::priority">priority</dfn>;</td></tr>
<tr><th id="258">258</th><td>	<b>enum</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_transfer_direction" title='dma_transfer_direction' data-ref="dma_transfer_direction">dma_transfer_direction</a>	<dfn class="decl field" id="dw_dma_chan::direction" title='dw_dma_chan::direction' data-ref="dw_dma_chan::direction">direction</dfn>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>	<i>/* software emulation of the LLP transfers */</i></td></tr>
<tr><th id="261">261</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a>	*<dfn class="decl field" id="dw_dma_chan::tx_node_active" title='dw_dma_chan::tx_node_active' data-ref="dw_dma_chan::tx_node_active">tx_node_active</dfn>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>	<a class="typedef" href="../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>		<dfn class="decl field" id="dw_dma_chan::lock" title='dw_dma_chan::lock' data-ref="dw_dma_chan::lock">lock</dfn>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>	<i>/* these other elements are all protected by lock */</i></td></tr>
<tr><th id="266">266</th><td>	<em>unsigned</em> <em>long</em>		<dfn class="decl field" id="dw_dma_chan::flags" title='dw_dma_chan::flags' data-ref="dw_dma_chan::flags">flags</dfn>;</td></tr>
<tr><th id="267">267</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a>	<dfn class="decl field" id="dw_dma_chan::active_list" title='dw_dma_chan::active_list' data-ref="dw_dma_chan::active_list">active_list</dfn>;</td></tr>
<tr><th id="268">268</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a>	<dfn class="decl field" id="dw_dma_chan::queue" title='dw_dma_chan::queue' data-ref="dw_dma_chan::queue">queue</dfn>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>	<em>unsigned</em> <em>int</em>		<dfn class="decl field" id="dw_dma_chan::descs_allocated" title='dw_dma_chan::descs_allocated' data-ref="dw_dma_chan::descs_allocated">descs_allocated</dfn>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	<i>/* hardware configuration */</i></td></tr>
<tr><th id="273">273</th><td>	<em>unsigned</em> <em>int</em>		<dfn class="decl field" id="dw_dma_chan::block_size" title='dw_dma_chan::block_size' data-ref="dw_dma_chan::block_size">block_size</dfn>;</td></tr>
<tr><th id="274">274</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>			<dfn class="decl field" id="dw_dma_chan::nollp" title='dw_dma_chan::nollp' data-ref="dw_dma_chan::nollp">nollp</dfn>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>	<i>/* custom slave configuration */</i></td></tr>
<tr><th id="277">277</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/platform_data/dma-dw.h.html#dw_dma_slave" title='dw_dma_slave' data-ref="dw_dma_slave">dw_dma_slave</a>	<dfn class="decl field" id="dw_dma_chan::dws" title='dw_dma_chan::dws' data-ref="dw_dma_chan::dws">dws</dfn>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>	<i>/* configuration passed via .device_config */</i></td></tr>
<tr><th id="280">280</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_slave_config" title='dma_slave_config' data-ref="dma_slave_config">dma_slave_config</a> <dfn class="decl field" id="dw_dma_chan::dma_sconfig" title='dw_dma_chan::dma_sconfig' data-ref="dw_dma_chan::dma_sconfig">dma_sconfig</dfn>;</td></tr>
<tr><th id="281">281</th><td>};</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#dw_dma_chan_regs" title='dw_dma_chan_regs' data-ref="dw_dma_chan_regs">dw_dma_chan_regs</a> <a class="macro" href="../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *</td></tr>
<tr><th id="284">284</th><td><dfn class="decl def fn" id="__dwc_regs" title='__dwc_regs' data-ref="__dwc_regs">__dwc_regs</dfn>(<b>struct</b> <a class="type" href="#dw_dma_chan" title='dw_dma_chan' data-ref="dw_dma_chan">dw_dma_chan</a> *<dfn class="local col6 decl" id="36dwc" title='dwc' data-type='struct dw_dma_chan *' data-ref="36dwc">dwc</dfn>)</td></tr>
<tr><th id="285">285</th><td>{</td></tr>
<tr><th id="286">286</th><td>	<b>return</b> <a class="local col6 ref" href="#36dwc" title='dwc' data-ref="36dwc">dwc</a>-&gt;<a class="ref field" href="#dw_dma_chan::ch_regs" title='dw_dma_chan::ch_regs' data-ref="dw_dma_chan::ch_regs">ch_regs</a>;</td></tr>
<tr><th id="287">287</th><td>}</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/channel_readl" data-ref="_M/channel_readl">channel_readl</dfn>(dwc, name) \</u></td></tr>
<tr><th id="290">290</th><td><u>	readl(&amp;(__dwc_regs(dwc)-&gt;name))</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/channel_writel" data-ref="_M/channel_writel">channel_writel</dfn>(dwc, name, val) \</u></td></tr>
<tr><th id="292">292</th><td><u>	writel((val), &amp;(__dwc_regs(dwc)-&gt;name))</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#dw_dma_chan" title='dw_dma_chan' data-ref="dw_dma_chan">dw_dma_chan</a> *<dfn class="decl def fn" id="to_dw_dma_chan" title='to_dw_dma_chan' data-ref="to_dw_dma_chan">to_dw_dma_chan</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_chan" title='dma_chan' data-ref="dma_chan">dma_chan</a> *<dfn class="local col7 decl" id="37chan" title='chan' data-type='struct dma_chan *' data-ref="37chan">chan</dfn>)</td></tr>
<tr><th id="295">295</th><td>{</td></tr>
<tr><th id="296">296</th><td>	<b>return</b> <a class="macro" href="../../../include/linux/kernel.h.html#927" title="({ void *__mptr = (void *)(chan); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*(chan)), typeof(((struct dw_dma_chan *)0)-&gt;chan)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(chan)), typeof(void)))); extern void __compiletime_assert_296(void) ; if (__cond) __compiletime_assert_296(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((struct dw_dma_chan *)(__mptr - __builtin_offsetof(struct dw_dma_chan, chan))); })" data-ref="_M/container_of">container_of</a>(<a class="local col7 ref" href="#37chan" title='chan' data-ref="37chan">chan</a>, <b>struct</b> <a class="type" href="#dw_dma_chan" title='dw_dma_chan' data-ref="dw_dma_chan">dw_dma_chan</a>, <a class="ref field" href="#dw_dma_chan::chan" title='dw_dma_chan::chan' data-ref="dw_dma_chan::chan">chan</a>);</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><b>struct</b> <dfn class="type def" id="dw_dma" title='dw_dma' data-ref="dw_dma">dw_dma</dfn> {</td></tr>
<tr><th id="300">300</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_device" title='dma_device' data-ref="dma_device">dma_device</a>	<dfn class="decl field" id="dw_dma::dma" title='dw_dma::dma' data-ref="dw_dma::dma">dma</dfn>;</td></tr>
<tr><th id="301">301</th><td>	<em>char</em>			<dfn class="decl field" id="dw_dma::name" title='dw_dma::name' data-ref="dw_dma::name">name</dfn>[<var>20</var>];</td></tr>
<tr><th id="302">302</th><td>	<em>void</em> <a class="macro" href="../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a>		*<dfn class="decl field" id="dw_dma::regs" title='dw_dma::regs' data-ref="dw_dma::regs">regs</dfn>;</td></tr>
<tr><th id="303">303</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmapool.h.html#dma_pool" title='dma_pool' data-ref="dma_pool">dma_pool</a>		*<dfn class="decl field" id="dw_dma::desc_pool" title='dw_dma::desc_pool' data-ref="dw_dma::desc_pool">desc_pool</dfn>;</td></tr>
<tr><th id="304">304</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/interrupt.h.html#tasklet_struct" title='tasklet_struct' data-ref="tasklet_struct">tasklet_struct</a>	<dfn class="decl field" id="dw_dma::tasklet" title='dw_dma::tasklet' data-ref="dw_dma::tasklet">tasklet</dfn>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>	<i>/* channels */</i></td></tr>
<tr><th id="307">307</th><td>	<b>struct</b> <a class="type" href="#dw_dma_chan" title='dw_dma_chan' data-ref="dw_dma_chan">dw_dma_chan</a>	*<dfn class="decl field" id="dw_dma::chan" title='dw_dma::chan' data-ref="dw_dma::chan">chan</dfn>;</td></tr>
<tr><th id="308">308</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="dw_dma::all_chan_mask" title='dw_dma::all_chan_mask' data-ref="dw_dma::all_chan_mask">all_chan_mask</dfn>;</td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="dw_dma::in_use" title='dw_dma::in_use' data-ref="dw_dma::in_use">in_use</dfn>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>	<i>/* platform data */</i></td></tr>
<tr><th id="312">312</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/platform_data/dma-dw.h.html#dw_dma_platform_data" title='dw_dma_platform_data' data-ref="dw_dma_platform_data">dw_dma_platform_data</a>	*<dfn class="decl field" id="dw_dma::pdata" title='dw_dma::pdata' data-ref="dw_dma::pdata">pdata</dfn>;</td></tr>
<tr><th id="313">313</th><td>};</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#dw_dma_regs" title='dw_dma_regs' data-ref="dw_dma_regs">dw_dma_regs</a> <a class="macro" href="../../../include/linux/compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl def fn" id="__dw_regs" title='__dw_regs' data-ref="__dw_regs">__dw_regs</dfn>(<b>struct</b> <a class="type" href="#dw_dma" title='dw_dma' data-ref="dw_dma">dw_dma</a> *<dfn class="local col8 decl" id="38dw" title='dw' data-type='struct dw_dma *' data-ref="38dw">dw</dfn>)</td></tr>
<tr><th id="316">316</th><td>{</td></tr>
<tr><th id="317">317</th><td>	<b>return</b> <a class="local col8 ref" href="#38dw" title='dw' data-ref="38dw">dw</a>-&gt;<a class="ref field" href="#dw_dma::regs" title='dw_dma::regs' data-ref="dw_dma::regs">regs</a>;</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/dma_readl" data-ref="_M/dma_readl">dma_readl</dfn>(dw, name) \</u></td></tr>
<tr><th id="321">321</th><td><u>	readl(&amp;(__dw_regs(dw)-&gt;name))</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/dma_writel" data-ref="_M/dma_writel">dma_writel</dfn>(dw, name, val) \</u></td></tr>
<tr><th id="323">323</th><td><u>	writel((val), &amp;(__dw_regs(dw)-&gt;name))</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/idma32_readq" data-ref="_M/idma32_readq">idma32_readq</dfn>(dw, name)				\</u></td></tr>
<tr><th id="326">326</th><td><u>	hi_lo_readq(&amp;(__dw_regs(dw)-&gt;name))</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/idma32_writeq" data-ref="_M/idma32_writeq">idma32_writeq</dfn>(dw, name, val)			\</u></td></tr>
<tr><th id="328">328</th><td><u>	hi_lo_writeq((val), &amp;(__dw_regs(dw)-&gt;name))</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/channel_set_bit" data-ref="_M/channel_set_bit">channel_set_bit</dfn>(dw, reg, mask) \</u></td></tr>
<tr><th id="331">331</th><td><u>	dma_writel(dw, reg, ((mask) &lt;&lt; 8) | (mask))</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/channel_clear_bit" data-ref="_M/channel_clear_bit">channel_clear_bit</dfn>(dw, reg, mask) \</u></td></tr>
<tr><th id="333">333</th><td><u>	dma_writel(dw, reg, ((mask) &lt;&lt; 8) | 0)</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#dw_dma" title='dw_dma' data-ref="dw_dma">dw_dma</a> *<dfn class="decl def fn" id="to_dw_dma" title='to_dw_dma' data-ref="to_dw_dma">to_dw_dma</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_device" title='dma_device' data-ref="dma_device">dma_device</a> *<dfn class="local col9 decl" id="39ddev" title='ddev' data-type='struct dma_device *' data-ref="39ddev">ddev</dfn>)</td></tr>
<tr><th id="336">336</th><td>{</td></tr>
<tr><th id="337">337</th><td>	<b>return</b> <a class="macro" href="../../../include/linux/kernel.h.html#927" title="({ void *__mptr = (void *)(ddev); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*(ddev)), typeof(((struct dw_dma *)0)-&gt;dma)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(ddev)), typeof(void)))); extern void __compiletime_assert_337(void) ; if (__cond) __compiletime_assert_337(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((struct dw_dma *)(__mptr - __builtin_offsetof(struct dw_dma, dma))); })" data-ref="_M/container_of">container_of</a>(<a class="local col9 ref" href="#39ddev" title='ddev' data-ref="39ddev">ddev</a>, <b>struct</b> <a class="type" href="#dw_dma" title='dw_dma' data-ref="dw_dma">dw_dma</a>, <a class="ref field" href="#dw_dma::dma" title='dw_dma::dma' data-ref="dw_dma::dma">dma</a>);</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i>/* LLI == Linked List Item; a.k.a. DMA block descriptor */</i></td></tr>
<tr><th id="341">341</th><td><b>struct</b> <dfn class="type def" id="dw_lli" title='dw_lli' data-ref="dw_lli">dw_lli</dfn> {</td></tr>
<tr><th id="342">342</th><td>	<i>/* values that are not changed by hardware */</i></td></tr>
<tr><th id="343">343</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::sar" title='dw_lli::sar' data-ref="dw_lli::sar">sar</dfn>;</td></tr>
<tr><th id="344">344</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::dar" title='dw_lli::dar' data-ref="dw_lli::dar">dar</dfn>;</td></tr>
<tr><th id="345">345</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::llp" title='dw_lli::llp' data-ref="dw_lli::llp">llp</dfn>;		<i>/* chain to next lli */</i></td></tr>
<tr><th id="346">346</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::ctllo" title='dw_lli::ctllo' data-ref="dw_lli::ctllo">ctllo</dfn>;</td></tr>
<tr><th id="347">347</th><td>	<i>/* values that may get written back: */</i></td></tr>
<tr><th id="348">348</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::ctlhi" title='dw_lli::ctlhi' data-ref="dw_lli::ctlhi">ctlhi</dfn>;</td></tr>
<tr><th id="349">349</th><td>	<i>/* sstat and dstat can snapshot peripheral register state.</i></td></tr>
<tr><th id="350">350</th><td><i>	 * silicon config may discard either or both...</i></td></tr>
<tr><th id="351">351</th><td><i>	 */</i></td></tr>
<tr><th id="352">352</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::sstat" title='dw_lli::sstat' data-ref="dw_lli::sstat">sstat</dfn>;</td></tr>
<tr><th id="353">353</th><td>	<a class="typedef" href="../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a>		<dfn class="decl field" id="dw_lli::dstat" title='dw_lli::dstat' data-ref="dw_lli::dstat">dstat</dfn>;</td></tr>
<tr><th id="354">354</th><td>};</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><b>struct</b> <dfn class="type def" id="dw_desc" title='dw_desc' data-ref="dw_desc">dw_desc</dfn> {</td></tr>
<tr><th id="357">357</th><td>	<i>/* FIRST values the hardware uses */</i></td></tr>
<tr><th id="358">358</th><td>	<b>struct</b> <a class="type" href="#dw_lli" title='dw_lli' data-ref="dw_lli">dw_lli</a>			<dfn class="decl field" id="dw_desc::lli" title='dw_desc::lli' data-ref="dw_desc::lli">lli</dfn>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/lli_set" data-ref="_M/lli_set">lli_set</dfn>(d, reg, v)		((d)-&gt;lli.reg |= cpu_to_le32(v))</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/lli_clear" data-ref="_M/lli_clear">lli_clear</dfn>(d, reg, v)		((d)-&gt;lli.reg &amp;= ~cpu_to_le32(v))</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/lli_read" data-ref="_M/lli_read">lli_read</dfn>(d, reg)		le32_to_cpu((d)-&gt;lli.reg)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/lli_write" data-ref="_M/lli_write">lli_write</dfn>(d, reg, v)		((d)-&gt;lli.reg = cpu_to_le32(v))</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>	<i>/* THEN values for driver housekeeping */</i></td></tr>
<tr><th id="366">366</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a>		<dfn class="decl field" id="dw_desc::desc_node" title='dw_desc::desc_node' data-ref="dw_desc::desc_node">desc_node</dfn>;</td></tr>
<tr><th id="367">367</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head">list_head</a>		<dfn class="decl field" id="dw_desc::tx_list" title='dw_desc::tx_list' data-ref="dw_desc::tx_list">tx_list</dfn>;</td></tr>
<tr><th id="368">368</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_async_tx_descriptor" title='dma_async_tx_descriptor' data-ref="dma_async_tx_descriptor">dma_async_tx_descriptor</a>	<dfn class="decl field" id="dw_desc::txd" title='dw_desc::txd' data-ref="dw_desc::txd">txd</dfn>;</td></tr>
<tr><th id="369">369</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a>				<dfn class="decl field" id="dw_desc::len" title='dw_desc::len' data-ref="dw_desc::len">len</dfn>;</td></tr>
<tr><th id="370">370</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a>				<dfn class="decl field" id="dw_desc::total_len" title='dw_desc::total_len' data-ref="dw_desc::total_len">total_len</dfn>;</td></tr>
<tr><th id="371">371</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>				<dfn class="decl field" id="dw_desc::residue" title='dw_desc::residue' data-ref="dw_desc::residue">residue</dfn>;</td></tr>
<tr><th id="372">372</th><td>};</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/to_dw_desc" data-ref="_M/to_dw_desc">to_dw_desc</dfn>(h)	list_entry(h, struct dw_desc, desc_node)</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <b>struct</b> <a class="type" href="#dw_desc" title='dw_desc' data-ref="dw_desc">dw_desc</a> *</td></tr>
<tr><th id="377">377</th><td><dfn class="decl def fn" id="txd_to_dw_desc" title='txd_to_dw_desc' data-ref="txd_to_dw_desc">txd_to_dw_desc</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/dmaengine.h.html#dma_async_tx_descriptor" title='dma_async_tx_descriptor' data-ref="dma_async_tx_descriptor">dma_async_tx_descriptor</a> *<dfn class="local col0 decl" id="40txd" title='txd' data-type='struct dma_async_tx_descriptor *' data-ref="40txd">txd</dfn>)</td></tr>
<tr><th id="378">378</th><td>{</td></tr>
<tr><th id="379">379</th><td>	<b>return</b> <a class="macro" href="../../../include/linux/kernel.h.html#927" title="({ void *__mptr = (void *)(txd); do { bool __cond = !(!(!__builtin_types_compatible_p(typeof(*(txd)), typeof(((struct dw_desc *)0)-&gt;txd)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(txd)), typeof(void)))); extern void __compiletime_assert_379(void) ; if (__cond) __compiletime_assert_379(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); ((struct dw_desc *)(__mptr - __builtin_offsetof(struct dw_desc, txd))); })" data-ref="_M/container_of">container_of</a>(<a class="local col0 ref" href="#40txd" title='txd' data-ref="40txd">txd</a>, <b>struct</b> <a class="type" href="#dw_desc" title='dw_desc' data-ref="dw_desc">dw_desc</a>, <a class="ref field" href="#dw_desc::txd" title='dw_desc::txd' data-ref="dw_desc::txd">txd</a>);</td></tr>
<tr><th id="380">380</th><td>}</td></tr>
<tr><th id="381">381</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='core.c.html'>linux-4.14.y/drivers/dma/dw/core.c</a><br/>Generated on <em>2018-Jul-30</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
