$date
	Thu Jan 18 21:14:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dff $end
$var wire 1 ! out_data $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst_n $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
0"
0!
$end
#1
1$
#5
x!
1"
#8
0#
#10
0"
#15
0!
1"
#20
0"
#25
1"
#28
1#
#30
0"
#35
0!
0$
1"
#38
1$
#40
0"
#45
1!
1"
#50
0"
#55
1"
#60
0"
#65
1"
#68
0#
#70
0"
#75
0!
1"
#80
0"
#85
1"
#88
