

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:43:13 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     343|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     343|     152|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_267_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln17_2_fu_287_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln17_fu_258_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_1_fu_293_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln17_fu_252_p2        |      icmp|   0|  0|  12|           4|           4|
    |select_ln17_fu_299_p3      |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  71|          27|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4              |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul10_load   |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem12_load  |   9|          2|    4|          8|
    |i_fu_96                           |   9|          2|    4|          8|
    |mem_blk_n_R                       |   9|          2|    1|          2|
    |phi_mul10_fu_92                   |   9|          2|    8|         16|
    |phi_urem12_fu_88                  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|   35|         70|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arg1_r_0_10_fu_136       |  32|   0|   32|          0|
    |arg1_r_0_1_fu_100        |  32|   0|   32|          0|
    |arg1_r_0_2_fu_104        |  32|   0|   32|          0|
    |arg1_r_0_3_fu_108        |  32|   0|   32|          0|
    |arg1_r_0_4_fu_112        |  32|   0|   32|          0|
    |arg1_r_0_5_fu_116        |  32|   0|   32|          0|
    |arg1_r_0_6_fu_120        |  32|   0|   32|          0|
    |arg1_r_0_7_fu_124        |  32|   0|   32|          0|
    |arg1_r_0_8_fu_128        |  32|   0|   32|          0|
    |arg1_r_0_9_fu_132        |  32|   0|   32|          0|
    |i_fu_96                  |   4|   0|    4|          0|
    |phi_mul10_fu_92          |   8|   0|    8|          0|
    |phi_urem12_fu_88         |   4|   0|    4|          0|
    |trunc_ln17_reg_501       |   2|   0|    2|          0|
    |trunc_ln1_reg_505        |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 343|   0|  343|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|m_axi_mem_AWVALID           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR            |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID              |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN             |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK            |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE           |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS             |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA             |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB             |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID               |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR            |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID              |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN             |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK            |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE           |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS             |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA             |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST             |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID               |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM          |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER             |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP             |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP             |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID               |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER             |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln17                   |   in|   62|     ap_none|                                      sext_ln17|        scalar|
|arg1_r_2_2_0203_out         |  out|   32|      ap_vld|                            arg1_r_2_2_0203_out|       pointer|
|arg1_r_2_2_0203_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_2_2_0203_out|       pointer|
|arg1_r_2_1_0202_out         |  out|   32|      ap_vld|                            arg1_r_2_1_0202_out|       pointer|
|arg1_r_2_1_0202_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_2_1_0202_out|       pointer|
|arg1_r_2_0_0201_out         |  out|   32|      ap_vld|                            arg1_r_2_0_0201_out|       pointer|
|arg1_r_2_0_0201_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_2_0_0201_out|       pointer|
|arg1_r_1_2_0200_out         |  out|   32|      ap_vld|                            arg1_r_1_2_0200_out|       pointer|
|arg1_r_1_2_0200_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_1_2_0200_out|       pointer|
|arg1_r_1_1_0199_out         |  out|   32|      ap_vld|                            arg1_r_1_1_0199_out|       pointer|
|arg1_r_1_1_0199_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_1_1_0199_out|       pointer|
|arg1_r_1_0_0198_out         |  out|   32|      ap_vld|                            arg1_r_1_0_0198_out|       pointer|
|arg1_r_1_0_0198_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_1_0_0198_out|       pointer|
|arg1_r_3_0197_out           |  out|   32|      ap_vld|                              arg1_r_3_0197_out|       pointer|
|arg1_r_3_0197_out_ap_vld    |  out|    1|      ap_vld|                              arg1_r_3_0197_out|       pointer|
|arg1_r_238_0196_out         |  out|   32|      ap_vld|                            arg1_r_238_0196_out|       pointer|
|arg1_r_238_0196_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_238_0196_out|       pointer|
|arg1_r_137_0195_out         |  out|   32|      ap_vld|                            arg1_r_137_0195_out|       pointer|
|arg1_r_137_0195_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_137_0195_out|       pointer|
|arg1_r_0_0194_out           |  out|   32|      ap_vld|                              arg1_r_0_0194_out|       pointer|
|arg1_r_0_0194_out_ap_vld    |  out|    1|      ap_vld|                              arg1_r_0_0194_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem12 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul10 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_0_1 = alloca i32 1"   --->   Operation 8 'alloca' 'arg1_r_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_0_2 = alloca i32 1"   --->   Operation 9 'alloca' 'arg1_r_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_0_3 = alloca i32 1"   --->   Operation 10 'alloca' 'arg1_r_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_0_4 = alloca i32 1"   --->   Operation 11 'alloca' 'arg1_r_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_0_5 = alloca i32 1"   --->   Operation 12 'alloca' 'arg1_r_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_0_6 = alloca i32 1"   --->   Operation 13 'alloca' 'arg1_r_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_7 = alloca i32 1"   --->   Operation 14 'alloca' 'arg1_r_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_0_8 = alloca i32 1"   --->   Operation 15 'alloca' 'arg1_r_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_0_9 = alloca i32 1"   --->   Operation 16 'alloca' 'arg1_r_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_0_10 = alloca i32 1"   --->   Operation 17 'alloca' 'arg1_r_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln17"   --->   Operation 18 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i62 %sext_ln17_read"   --->   Operation 19 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_13, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul10"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem12"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem12_load = load i4 %phi_urem12" [d3.cpp:17]   --->   Operation 25 'load' 'phi_urem12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [d3.cpp:17]   --->   Operation 26 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17_cast" [d3.cpp:17]   --->   Operation 28 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln17 = icmp_eq  i4 %i_4, i4 10" [d3.cpp:17]   --->   Operation 30 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %i_4, i4 1" [d3.cpp:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %VITIS_LOOP_34_3.exitStub" [d3.cpp:17]   --->   Operation 32 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul10_load = load i8 %phi_mul10" [d3.cpp:17]   --->   Operation 33 'load' 'phi_mul10_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln17_1 = add i8 %phi_mul10_load, i8 22" [d3.cpp:17]   --->   Operation 34 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i4 %phi_urem12_load" [d3.cpp:17]   --->   Operation 35 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul10_load, i32 6, i32 7" [d3.cpp:19]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln17, void %arrayidx2.case.2, i2 0, void %arrayidx2.case.0, i2 1, void %arrayidx2.case.1" [d3.cpp:19]   --->   Operation 37 'switch' 'switch_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.73>
ST_1 : Operation 38 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %arrayidx2.exit, i2 0, void %arrayidx2.case.1.arrayidx2.exit_crit_edge5, i2 1, void %branch29, i2 2, void %branch30" [d3.cpp:19]   --->   Operation 38 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1)> <Delay = 0.73>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch15, i2 0, void %arrayidx2.case.0.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.0.arrayidx2.exit_crit_edge6, i2 2, void %branch14" [d3.cpp:19]   --->   Operation 39 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %arrayidx2.exit, i2 0, void %arrayidx2.case.2.arrayidx2.exit_crit_edge4, i2 1, void %branch45, i2 2, void %branch46" [d3.cpp:19]   --->   Operation 40 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.73>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln17_2 = add i4 %phi_urem12_load, i4 1" [d3.cpp:17]   --->   Operation 41 'add' 'add_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln17_1 = icmp_ult  i4 %add_ln17_2, i4 3" [d3.cpp:17]   --->   Operation 42 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln17 = select i1 %icmp_ln17_1, i4 %add_ln17_2, i4 0" [d3.cpp:17]   --->   Operation 43 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %i" [d3.cpp:17]   --->   Operation 44 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln17 = store i8 %add_ln17_1, i8 %phi_mul10" [d3.cpp:17]   --->   Operation 45 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %select_ln17, i4 %phi_urem12" [d3.cpp:17]   --->   Operation 46 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [d3.cpp:17]   --->   Operation 47 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_0_1_load = load i32 %arg1_r_0_1"   --->   Operation 71 'load' 'arg1_r_0_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_0_2_load = load i32 %arg1_r_0_2"   --->   Operation 72 'load' 'arg1_r_0_2_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_0_3_load = load i32 %arg1_r_0_3"   --->   Operation 73 'load' 'arg1_r_0_3_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_0_4_load = load i32 %arg1_r_0_4"   --->   Operation 74 'load' 'arg1_r_0_4_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_0_5_load = load i32 %arg1_r_0_5"   --->   Operation 75 'load' 'arg1_r_0_5_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_0_6_load = load i32 %arg1_r_0_6"   --->   Operation 76 'load' 'arg1_r_0_6_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_0_7_load = load i32 %arg1_r_0_7"   --->   Operation 77 'load' 'arg1_r_0_7_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_0_8_load = load i32 %arg1_r_0_8"   --->   Operation 78 'load' 'arg1_r_0_8_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_0_9_load = load i32 %arg1_r_0_9"   --->   Operation 79 'load' 'arg1_r_0_9_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_0_10_load = load i32 %arg1_r_0_10"   --->   Operation 80 'load' 'arg1_r_0_10_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_2_0203_out, i32 %arg1_r_0_10_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_1_0202_out, i32 %arg1_r_0_9_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_0_0201_out, i32 %arg1_r_0_8_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_2_0200_out, i32 %arg1_r_0_7_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_1_0199_out, i32 %arg1_r_0_6_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_0_0198_out, i32 %arg1_r_0_5_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_0197_out, i32 %arg1_r_0_4_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_238_0196_out, i32 %arg1_r_0_3_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_137_0195_out, i32 %arg1_r_0_2_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_0194_out, i32 %arg1_r_0_1_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:17]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d3.cpp:17]   --->   Operation 49 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (7.30ns)   --->   "%arg1_r_0 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr" [d3.cpp:19]   --->   Operation 50 'read' 'arg1_r_0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_7" [d3.cpp:19]   --->   Operation 51 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 52 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_6" [d3.cpp:19]   --->   Operation 53 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 54 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_5" [d3.cpp:19]   --->   Operation 55 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 56 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_3" [d3.cpp:19]   --->   Operation 57 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 58 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_2" [d3.cpp:19]   --->   Operation 59 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 60 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_1" [d3.cpp:19]   --->   Operation 61 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 62 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_4" [d3.cpp:19]   --->   Operation 63 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 64 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_10" [d3.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 66 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_9" [d3.cpp:19]   --->   Operation 67 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_0, i32 %arg1_r_0_8" [d3.cpp:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_0203_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_1_0202_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_0_0201_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_2_0200_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_1_0199_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_0_0198_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_3_0197_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_238_0196_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_137_0195_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_0194_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem12             (alloca           ) [ 010]
phi_mul10              (alloca           ) [ 010]
i                      (alloca           ) [ 010]
arg1_r_0_1             (alloca           ) [ 011]
arg1_r_0_2             (alloca           ) [ 011]
arg1_r_0_3             (alloca           ) [ 011]
arg1_r_0_4             (alloca           ) [ 011]
arg1_r_0_5             (alloca           ) [ 011]
arg1_r_0_6             (alloca           ) [ 011]
arg1_r_0_7             (alloca           ) [ 011]
arg1_r_0_8             (alloca           ) [ 011]
arg1_r_0_9             (alloca           ) [ 011]
arg1_r_0_10            (alloca           ) [ 011]
sext_ln17_read         (read             ) [ 000]
sext_ln17_cast         (sext             ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
phi_urem12_load        (load             ) [ 000]
i_4                    (load             ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln17              (icmp             ) [ 010]
add_ln17               (add              ) [ 000]
br_ln17                (br               ) [ 000]
phi_mul10_load         (load             ) [ 000]
add_ln17_1             (add              ) [ 000]
trunc_ln17             (trunc            ) [ 011]
trunc_ln1              (partselect       ) [ 011]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
add_ln17_2             (add              ) [ 000]
icmp_ln17_1            (icmp             ) [ 000]
select_ln17            (select           ) [ 000]
store_ln17             (store            ) [ 000]
store_ln17             (store            ) [ 000]
store_ln17             (store            ) [ 000]
br_ln17                (br               ) [ 000]
speclooptripcount_ln17 (speclooptripcount) [ 000]
specloopname_ln17      (specloopname     ) [ 000]
arg1_r_0               (read             ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
arg1_r_0_1_load        (load             ) [ 000]
arg1_r_0_2_load        (load             ) [ 000]
arg1_r_0_3_load        (load             ) [ 000]
arg1_r_0_4_load        (load             ) [ 000]
arg1_r_0_5_load        (load             ) [ 000]
arg1_r_0_6_load        (load             ) [ 000]
arg1_r_0_7_load        (load             ) [ 000]
arg1_r_0_8_load        (load             ) [ 000]
arg1_r_0_9_load        (load             ) [ 000]
arg1_r_0_10_load       (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_2_0203_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_0203_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_2_1_0202_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0202_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_2_0_0201_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0201_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_2_0200_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_0200_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_1_0199_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0199_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_1_0_0198_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0198_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_3_0197_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0197_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_238_0196_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_238_0196_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_137_0195_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_137_0195_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_0_0194_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0194_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="phi_urem12_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem12/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="phi_mul10_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul10/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_0_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_0_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_0_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_0_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_0_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_0_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_0_7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_7/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_0_8_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_0_9_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_9/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_0_10_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_0_10/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln17_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="0"/>
<pin id="142" dir="0" index="1" bw="62" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_0_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln0_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln0_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln17_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="62" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="phi_urem12_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem12_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_4_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mem_addr_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln17_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln17_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="phi_mul10_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul10_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln17_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln17_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="0" index="3" bw="4" slack="0"/>
<pin id="282" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln17_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln17_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln17_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln17_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln17_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln17_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln19_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln19_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln19_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln19_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln19_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln19_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln19_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln19_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln19_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln19_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="arg1_r_0_1_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_1_load/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="arg1_r_0_2_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_2_load/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="arg1_r_0_3_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_3_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="arg1_r_0_4_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_4_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="arg1_r_0_5_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_5_load/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="arg1_r_0_6_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_6_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="arg1_r_0_7_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_7_load/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="arg1_r_0_8_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_8_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="arg1_r_0_9_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_9_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="arg1_r_0_10_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_0_10_load/1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="phi_urem12_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem12 "/>
</bind>
</comp>

<comp id="419" class="1005" name="phi_mul10_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul10 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="433" class="1005" name="arg1_r_0_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="arg1_r_0_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="arg1_r_0_3_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="arg1_r_0_4_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="arg1_r_0_5_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_5 "/>
</bind>
</comp>

<comp id="463" class="1005" name="arg1_r_0_6_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_6 "/>
</bind>
</comp>

<comp id="469" class="1005" name="arg1_r_0_7_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_7 "/>
</bind>
</comp>

<comp id="475" class="1005" name="arg1_r_0_8_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_8 "/>
</bind>
</comp>

<comp id="481" class="1005" name="arg1_r_0_9_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="arg1_r_0_10_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_0_10 "/>
</bind>
</comp>

<comp id="493" class="1005" name="mem_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln17_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="1"/>
<pin id="503" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="505" class="1005" name="trunc_ln1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="1"/>
<pin id="507" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="86" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="86" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="86" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="86" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="86" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="140" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="221" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="240" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="264" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="240" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="258" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="267" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="299" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="146" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="146" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="146" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="146" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="146" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="146" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="146" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="146" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="146" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="146" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="415"><net_src comp="88" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="422"><net_src comp="92" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="429"><net_src comp="96" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="436"><net_src comp="100" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="442"><net_src comp="104" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="448"><net_src comp="108" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="454"><net_src comp="112" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="460"><net_src comp="116" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="466"><net_src comp="120" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="472"><net_src comp="124" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="478"><net_src comp="128" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="484"><net_src comp="132" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="490"><net_src comp="136" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="496"><net_src comp="246" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="504"><net_src comp="273" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="277" pin="4"/><net_sink comp="505" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: arg1_r_2_2_0203_out | {1 }
	Port: arg1_r_2_1_0202_out | {1 }
	Port: arg1_r_2_0_0201_out | {1 }
	Port: arg1_r_1_2_0200_out | {1 }
	Port: arg1_r_1_1_0199_out | {1 }
	Port: arg1_r_1_0_0198_out | {1 }
	Port: arg1_r_3_0197_out | {1 }
	Port: arg1_r_238_0196_out | {1 }
	Port: arg1_r_137_0195_out | {1 }
	Port: arg1_r_0_0194_out | {1 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : mem | {2 }
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : sext_ln17 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem12_load : 1
		i_4 : 1
		mem_addr : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		phi_mul10_load : 1
		add_ln17_1 : 2
		trunc_ln17 : 2
		trunc_ln1 : 2
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		add_ln17_2 : 2
		icmp_ln17_1 : 3
		select_ln17 : 4
		store_ln17 : 3
		store_ln17 : 3
		store_ln17 : 5
		arg1_r_0_1_load : 1
		arg1_r_0_2_load : 1
		arg1_r_0_3_load : 1
		arg1_r_0_4_load : 1
		arg1_r_0_5_load : 1
		arg1_r_0_6_load : 1
		arg1_r_0_7_load : 1
		arg1_r_0_8_load : 1
		arg1_r_0_9_load : 1
		arg1_r_0_10_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln17_fu_258      |    0    |    12   |
|    add   |      add_ln17_1_fu_267     |    0    |    15   |
|          |      add_ln17_2_fu_287     |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln17_fu_252      |    0    |    12   |
|          |     icmp_ln17_1_fu_293     |    0    |    12   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln17_fu_299     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln17_read_read_fu_140 |    0    |    0    |
|          |    arg1_r_0_read_fu_146    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_151   |    0    |    0    |
|          |   write_ln0_write_fu_158   |    0    |    0    |
|          |   write_ln0_write_fu_165   |    0    |    0    |
|          |   write_ln0_write_fu_172   |    0    |    0    |
|   write  |   write_ln0_write_fu_179   |    0    |    0    |
|          |   write_ln0_write_fu_186   |    0    |    0    |
|          |   write_ln0_write_fu_193   |    0    |    0    |
|          |   write_ln0_write_fu_200   |    0    |    0    |
|          |   write_ln0_write_fu_207   |    0    |    0    |
|          |   write_ln0_write_fu_214   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln17_cast_fu_221   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln17_fu_273     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln1_fu_277      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    67   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|arg1_r_0_10_reg_487|   32   |
| arg1_r_0_1_reg_433|   32   |
| arg1_r_0_2_reg_439|   32   |
| arg1_r_0_3_reg_445|   32   |
| arg1_r_0_4_reg_451|   32   |
| arg1_r_0_5_reg_457|   32   |
| arg1_r_0_6_reg_463|   32   |
| arg1_r_0_7_reg_469|   32   |
| arg1_r_0_8_reg_475|   32   |
| arg1_r_0_9_reg_481|   32   |
|     i_reg_426     |    4   |
|  mem_addr_reg_493 |   32   |
| phi_mul10_reg_419 |    8   |
| phi_urem12_reg_412|    4   |
| trunc_ln17_reg_501|    2   |
| trunc_ln1_reg_505 |    2   |
+-------------------+--------+
|       Total       |   372  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   372  |    -   |
+-----------+--------+--------+
|   Total   |   372  |   67   |
+-----------+--------+--------+
