// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_15 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_368_p2;
reg   [0:0] icmp_ln86_reg_1233;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1233_pp0_iter1_reg;
wire   [0:0] icmp_ln86_393_fu_374_p2;
reg   [0:0] icmp_ln86_393_reg_1240;
wire   [0:0] icmp_ln86_394_fu_380_p2;
reg   [0:0] icmp_ln86_394_reg_1246;
wire   [0:0] icmp_ln86_1402_fu_396_p2;
reg   [0:0] icmp_ln86_1402_reg_1252;
wire   [0:0] icmp_ln86_396_fu_402_p2;
reg   [0:0] icmp_ln86_396_reg_1258;
wire   [0:0] icmp_ln86_397_fu_408_p2;
reg   [0:0] icmp_ln86_397_reg_1264;
reg   [0:0] icmp_ln86_397_reg_1264_pp0_iter1_reg;
reg   [0:0] icmp_ln86_397_reg_1264_pp0_iter2_reg;
wire   [0:0] icmp_ln86_398_fu_414_p2;
reg   [0:0] icmp_ln86_398_reg_1270;
wire   [0:0] icmp_ln86_399_fu_420_p2;
reg   [0:0] icmp_ln86_399_reg_1276;
reg   [0:0] icmp_ln86_399_reg_1276_pp0_iter1_reg;
wire   [0:0] icmp_ln86_400_fu_426_p2;
reg   [0:0] icmp_ln86_400_reg_1281;
wire   [0:0] icmp_ln86_401_fu_432_p2;
reg   [0:0] icmp_ln86_401_reg_1286;
reg   [0:0] icmp_ln86_401_reg_1286_pp0_iter1_reg;
reg   [0:0] icmp_ln86_401_reg_1286_pp0_iter2_reg;
wire   [0:0] icmp_ln86_402_fu_438_p2;
reg   [0:0] icmp_ln86_402_reg_1292;
reg   [0:0] icmp_ln86_402_reg_1292_pp0_iter1_reg;
reg   [0:0] icmp_ln86_402_reg_1292_pp0_iter2_reg;
wire   [0:0] icmp_ln86_403_fu_444_p2;
reg   [0:0] icmp_ln86_403_reg_1298;
reg   [0:0] icmp_ln86_403_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_403_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_403_reg_1298_pp0_iter3_reg;
wire   [0:0] icmp_ln86_404_fu_450_p2;
reg   [0:0] icmp_ln86_404_reg_1304;
reg   [0:0] icmp_ln86_404_reg_1304_pp0_iter1_reg;
reg   [0:0] icmp_ln86_404_reg_1304_pp0_iter2_reg;
reg   [0:0] icmp_ln86_404_reg_1304_pp0_iter3_reg;
reg   [0:0] icmp_ln86_404_reg_1304_pp0_iter4_reg;
wire   [0:0] icmp_ln86_405_fu_456_p2;
reg   [0:0] icmp_ln86_405_reg_1310;
wire   [0:0] icmp_ln86_406_fu_462_p2;
reg   [0:0] icmp_ln86_406_reg_1316;
reg   [0:0] icmp_ln86_406_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_406_reg_1316_pp0_iter2_reg;
reg   [0:0] icmp_ln86_406_reg_1316_pp0_iter3_reg;
reg   [0:0] icmp_ln86_406_reg_1316_pp0_iter4_reg;
reg   [0:0] icmp_ln86_406_reg_1316_pp0_iter5_reg;
wire   [0:0] icmp_ln86_407_fu_468_p2;
reg   [0:0] icmp_ln86_407_reg_1322;
reg   [0:0] icmp_ln86_407_reg_1322_pp0_iter1_reg;
wire   [0:0] icmp_ln86_408_fu_474_p2;
reg   [0:0] icmp_ln86_408_reg_1327;
reg   [0:0] icmp_ln86_408_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_408_reg_1327_pp0_iter2_reg;
wire   [0:0] icmp_ln86_409_fu_480_p2;
reg   [0:0] icmp_ln86_409_reg_1332;
reg   [0:0] icmp_ln86_409_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_409_reg_1332_pp0_iter2_reg;
wire   [0:0] icmp_ln86_410_fu_486_p2;
reg   [0:0] icmp_ln86_410_reg_1337;
reg   [0:0] icmp_ln86_410_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_410_reg_1337_pp0_iter2_reg;
wire   [0:0] icmp_ln86_411_fu_492_p2;
reg   [0:0] icmp_ln86_411_reg_1342;
reg   [0:0] icmp_ln86_411_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_411_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_411_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_412_fu_498_p2;
reg   [0:0] icmp_ln86_412_reg_1347;
reg   [0:0] icmp_ln86_412_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_412_reg_1347_pp0_iter2_reg;
reg   [0:0] icmp_ln86_412_reg_1347_pp0_iter3_reg;
wire   [0:0] icmp_ln86_413_fu_504_p2;
reg   [0:0] icmp_ln86_413_reg_1352;
reg   [0:0] icmp_ln86_413_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_413_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_413_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_414_fu_510_p2;
reg   [0:0] icmp_ln86_414_reg_1357;
reg   [0:0] icmp_ln86_414_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_414_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_414_reg_1357_pp0_iter3_reg;
reg   [0:0] icmp_ln86_414_reg_1357_pp0_iter4_reg;
wire   [0:0] icmp_ln86_415_fu_516_p2;
reg   [0:0] icmp_ln86_415_reg_1362;
reg   [0:0] icmp_ln86_415_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_415_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_415_reg_1362_pp0_iter3_reg;
reg   [0:0] icmp_ln86_415_reg_1362_pp0_iter4_reg;
wire   [0:0] icmp_ln86_416_fu_522_p2;
reg   [0:0] icmp_ln86_416_reg_1367;
reg   [0:0] icmp_ln86_416_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_416_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_416_reg_1367_pp0_iter3_reg;
reg   [0:0] icmp_ln86_416_reg_1367_pp0_iter4_reg;
wire   [0:0] icmp_ln86_417_fu_528_p2;
reg   [0:0] icmp_ln86_417_reg_1372;
reg   [0:0] icmp_ln86_417_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_417_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_417_reg_1372_pp0_iter3_reg;
reg   [0:0] icmp_ln86_417_reg_1372_pp0_iter4_reg;
reg   [0:0] icmp_ln86_417_reg_1372_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_534_p2;
reg   [0:0] xor_ln104_reg_1377;
wire   [0:0] and_ln102_fu_540_p2;
reg   [0:0] and_ln102_reg_1383;
wire   [0:0] and_ln102_379_fu_554_p2;
reg   [0:0] and_ln102_379_reg_1389;
reg   [0:0] and_ln102_379_reg_1389_pp0_iter2_reg;
reg   [0:0] and_ln102_379_reg_1389_pp0_iter3_reg;
wire   [0:0] and_ln102_380_fu_568_p2;
reg   [0:0] and_ln102_380_reg_1396;
wire   [0:0] and_ln102_381_fu_578_p2;
reg   [0:0] and_ln102_381_reg_1402;
reg   [0:0] and_ln102_381_reg_1402_pp0_iter2_reg;
wire   [0:0] and_ln104_76_fu_588_p2;
reg   [0:0] and_ln104_76_reg_1409;
reg   [0:0] and_ln104_76_reg_1409_pp0_iter2_reg;
wire   [0:0] and_ln104_78_fu_604_p2;
reg   [0:0] and_ln104_78_reg_1415;
reg   [0:0] and_ln104_78_reg_1415_pp0_iter2_reg;
reg   [0:0] and_ln104_78_reg_1415_pp0_iter3_reg;
reg   [0:0] and_ln104_78_reg_1415_pp0_iter4_reg;
reg   [0:0] and_ln104_78_reg_1415_pp0_iter5_reg;
reg   [0:0] and_ln104_78_reg_1415_pp0_iter6_reg;
wire   [0:0] and_ln102_390_fu_621_p2;
reg   [0:0] and_ln102_390_reg_1422;
wire   [0:0] and_ln104_79_fu_631_p2;
reg   [0:0] and_ln104_79_reg_1428;
reg   [0:0] and_ln104_79_reg_1428_pp0_iter2_reg;
reg   [0:0] and_ln104_79_reg_1428_pp0_iter3_reg;
reg   [0:0] and_ln104_79_reg_1428_pp0_iter4_reg;
wire   [0:0] or_ln117_fu_637_p2;
reg   [0:0] or_ln117_reg_1434;
wire   [0:0] and_ln102_387_fu_651_p2;
reg   [0:0] and_ln102_387_reg_1439;
wire   [0:0] or_ln117_367_fu_713_p2;
reg   [0:0] or_ln117_367_reg_1445;
wire   [2:0] select_ln117_388_fu_727_p3;
reg   [2:0] select_ln117_388_reg_1450;
wire   [0:0] or_ln117_369_fu_735_p2;
reg   [0:0] or_ln117_369_reg_1455;
wire   [0:0] or_ln117_373_fu_740_p2;
reg   [0:0] or_ln117_373_reg_1462;
reg   [0:0] or_ln117_373_reg_1462_pp0_iter3_reg;
wire   [0:0] and_ln102_382_fu_744_p2;
reg   [0:0] and_ln102_382_reg_1471;
wire   [0:0] and_ln104_77_fu_753_p2;
reg   [0:0] and_ln104_77_reg_1477;
reg   [0:0] and_ln104_77_reg_1477_pp0_iter4_reg;
wire   [0:0] and_ln102_388_fu_768_p2;
reg   [0:0] and_ln102_388_reg_1483;
wire   [3:0] select_ln117_394_fu_859_p3;
reg   [3:0] select_ln117_394_reg_1488;
wire   [0:0] or_ln117_375_fu_866_p2;
reg   [0:0] or_ln117_375_reg_1493;
wire   [0:0] or_ln117_379_fu_953_p2;
reg   [0:0] or_ln117_379_reg_1499;
wire   [4:0] select_ln117_400_fu_967_p3;
reg   [4:0] select_ln117_400_reg_1504;
wire   [0:0] or_ln117_381_fu_975_p2;
reg   [0:0] or_ln117_381_reg_1509;
wire   [0:0] or_ln117_383_fu_1031_p2;
reg   [0:0] or_ln117_383_reg_1516;
reg   [0:0] or_ln117_383_reg_1516_pp0_iter6_reg;
wire   [0:0] or_ln117_385_fu_1057_p2;
reg   [0:0] or_ln117_385_reg_1521;
wire   [4:0] select_ln117_406_fu_1071_p3;
reg   [4:0] select_ln117_406_reg_1526;
wire   [11:0] tmp_fu_1106_p57;
reg   [11:0] tmp_reg_1531;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_26_fu_358_p4;
wire   [12:0] tmp_27_fu_386_p4;
wire   [0:0] xor_ln104_189_fu_544_p2;
wire   [0:0] xor_ln104_190_fu_558_p2;
wire   [0:0] and_ln104_fu_549_p2;
wire   [0:0] xor_ln104_192_fu_583_p2;
wire   [0:0] and_ln104_75_fu_563_p2;
wire   [0:0] xor_ln104_194_fu_599_p2;
wire   [0:0] xor_ln104_191_fu_573_p2;
wire   [0:0] and_ln102_403_fu_610_p2;
wire   [0:0] and_ln102_383_fu_594_p2;
wire   [0:0] xor_ln104_199_fu_626_p2;
wire   [0:0] and_ln102_385_fu_615_p2;
wire   [0:0] and_ln102_386_fu_647_p2;
wire   [0:0] and_ln102_384_fu_643_p2;
wire   [0:0] xor_ln117_fu_660_p2;
wire   [1:0] zext_ln117_fu_666_p1;
wire   [1:0] select_ln117_fu_670_p3;
wire   [1:0] select_ln117_384_fu_677_p3;
wire   [2:0] zext_ln117_42_fu_684_p1;
wire   [0:0] or_ln117_365_fu_688_p2;
wire   [0:0] and_ln102_392_fu_655_p2;
wire   [2:0] select_ln117_385_fu_692_p3;
wire   [0:0] or_ln117_366_fu_699_p2;
wire   [2:0] select_ln117_386_fu_705_p3;
wire   [2:0] select_ln117_387_fu_719_p3;
wire   [0:0] xor_ln104_193_fu_748_p2;
wire   [0:0] xor_ln104_195_fu_758_p2;
wire   [0:0] and_ln102_404_fu_773_p2;
wire   [0:0] xor_ln104_196_fu_763_p2;
wire   [0:0] and_ln102_405_fu_787_p2;
wire   [0:0] and_ln102_393_fu_778_p2;
wire   [0:0] or_ln117_368_fu_797_p2;
wire   [3:0] zext_ln117_43_fu_802_p1;
wire   [0:0] and_ln102_394_fu_783_p2;
wire   [3:0] select_ln117_389_fu_805_p3;
wire   [0:0] or_ln117_370_fu_813_p2;
wire   [3:0] select_ln117_390_fu_818_p3;
wire   [0:0] or_ln117_371_fu_825_p2;
wire   [0:0] and_ln102_395_fu_792_p2;
wire   [3:0] select_ln117_391_fu_829_p3;
wire   [0:0] or_ln117_372_fu_837_p2;
wire   [3:0] select_ln117_392_fu_843_p3;
wire   [3:0] select_ln117_393_fu_851_p3;
wire   [0:0] xor_ln104_197_fu_871_p2;
wire   [0:0] and_ln102_406_fu_884_p2;
wire   [0:0] and_ln102_389_fu_876_p2;
wire   [0:0] and_ln102_396_fu_880_p2;
wire   [0:0] or_ln117_374_fu_899_p2;
wire   [0:0] and_ln102_397_fu_889_p2;
wire   [3:0] select_ln117_395_fu_904_p3;
wire   [3:0] select_ln117_396_fu_916_p3;
wire   [0:0] or_ln117_376_fu_911_p2;
wire   [4:0] zext_ln117_44_fu_923_p1;
wire   [0:0] or_ln117_377_fu_927_p2;
wire   [0:0] and_ln102_398_fu_894_p2;
wire   [4:0] select_ln117_397_fu_931_p3;
wire   [0:0] or_ln117_378_fu_939_p2;
wire   [4:0] select_ln117_398_fu_945_p3;
wire   [4:0] select_ln117_399_fu_959_p3;
wire   [0:0] xor_ln104_198_fu_979_p2;
wire   [0:0] and_ln102_407_fu_988_p2;
wire   [0:0] and_ln102_391_fu_984_p2;
wire   [0:0] and_ln102_399_fu_993_p2;
wire   [0:0] or_ln117_380_fu_1007_p2;
wire   [0:0] and_ln102_400_fu_998_p2;
wire   [4:0] select_ln117_401_fu_1012_p3;
wire   [0:0] or_ln117_382_fu_1019_p2;
wire   [4:0] select_ln117_402_fu_1024_p3;
wire   [0:0] and_ln102_401_fu_1002_p2;
wire   [4:0] select_ln117_403_fu_1035_p3;
wire   [0:0] or_ln117_384_fu_1043_p2;
wire   [4:0] select_ln117_404_fu_1049_p3;
wire   [4:0] select_ln117_405_fu_1063_p3;
wire   [0:0] xor_ln104_200_fu_1079_p2;
wire   [0:0] and_ln102_408_fu_1084_p2;
wire   [0:0] and_ln102_402_fu_1089_p2;
wire   [0:0] or_ln117_386_fu_1094_p2;
wire   [11:0] tmp_fu_1106_p55;
wire   [4:0] tmp_fu_1106_p56;
wire   [0:0] or_ln117_387_fu_1222_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] tmp_fu_1106_p1;
wire   [4:0] tmp_fu_1106_p3;
wire   [4:0] tmp_fu_1106_p5;
wire   [4:0] tmp_fu_1106_p7;
wire   [4:0] tmp_fu_1106_p9;
wire   [4:0] tmp_fu_1106_p11;
wire   [4:0] tmp_fu_1106_p13;
wire   [4:0] tmp_fu_1106_p15;
wire   [4:0] tmp_fu_1106_p17;
wire   [4:0] tmp_fu_1106_p19;
wire   [4:0] tmp_fu_1106_p21;
wire   [4:0] tmp_fu_1106_p23;
wire   [4:0] tmp_fu_1106_p25;
wire   [4:0] tmp_fu_1106_p27;
wire   [4:0] tmp_fu_1106_p29;
wire   [4:0] tmp_fu_1106_p31;
wire  signed [4:0] tmp_fu_1106_p33;
wire  signed [4:0] tmp_fu_1106_p35;
wire  signed [4:0] tmp_fu_1106_p37;
wire  signed [4:0] tmp_fu_1106_p39;
wire  signed [4:0] tmp_fu_1106_p41;
wire  signed [4:0] tmp_fu_1106_p43;
wire  signed [4:0] tmp_fu_1106_p45;
wire  signed [4:0] tmp_fu_1106_p47;
wire  signed [4:0] tmp_fu_1106_p49;
wire  signed [4:0] tmp_fu_1106_p51;
wire  signed [4:0] tmp_fu_1106_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_55_5_12_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_55_5_12_1_1_x0_U1960(
    .din0(12'd176),
    .din1(12'd1369),
    .din2(12'd229),
    .din3(12'd3747),
    .din4(12'd430),
    .din5(12'd4029),
    .din6(12'd3524),
    .din7(12'd1876),
    .din8(12'd383),
    .din9(12'd3715),
    .din10(12'd335),
    .din11(12'd3442),
    .din12(12'd293),
    .din13(12'd4085),
    .din14(12'd32),
    .din15(12'd4087),
    .din16(12'd219),
    .din17(12'd3906),
    .din18(12'd88),
    .din19(12'd32),
    .din20(12'd664),
    .din21(12'd3598),
    .din22(12'd2133),
    .din23(12'd45),
    .din24(12'd3967),
    .din25(12'd228),
    .din26(12'd3393),
    .def(tmp_fu_1106_p55),
    .sel(tmp_fu_1106_p56),
    .dout(tmp_fu_1106_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_379_reg_1389 <= and_ln102_379_fu_554_p2;
        and_ln102_379_reg_1389_pp0_iter2_reg <= and_ln102_379_reg_1389;
        and_ln102_379_reg_1389_pp0_iter3_reg <= and_ln102_379_reg_1389_pp0_iter2_reg;
        and_ln102_380_reg_1396 <= and_ln102_380_fu_568_p2;
        and_ln102_381_reg_1402 <= and_ln102_381_fu_578_p2;
        and_ln102_381_reg_1402_pp0_iter2_reg <= and_ln102_381_reg_1402;
        and_ln102_382_reg_1471 <= and_ln102_382_fu_744_p2;
        and_ln102_387_reg_1439 <= and_ln102_387_fu_651_p2;
        and_ln102_388_reg_1483 <= and_ln102_388_fu_768_p2;
        and_ln102_390_reg_1422 <= and_ln102_390_fu_621_p2;
        and_ln102_reg_1383 <= and_ln102_fu_540_p2;
        and_ln104_76_reg_1409 <= and_ln104_76_fu_588_p2;
        and_ln104_76_reg_1409_pp0_iter2_reg <= and_ln104_76_reg_1409;
        and_ln104_77_reg_1477 <= and_ln104_77_fu_753_p2;
        and_ln104_77_reg_1477_pp0_iter4_reg <= and_ln104_77_reg_1477;
        and_ln104_78_reg_1415 <= and_ln104_78_fu_604_p2;
        and_ln104_78_reg_1415_pp0_iter2_reg <= and_ln104_78_reg_1415;
        and_ln104_78_reg_1415_pp0_iter3_reg <= and_ln104_78_reg_1415_pp0_iter2_reg;
        and_ln104_78_reg_1415_pp0_iter4_reg <= and_ln104_78_reg_1415_pp0_iter3_reg;
        and_ln104_78_reg_1415_pp0_iter5_reg <= and_ln104_78_reg_1415_pp0_iter4_reg;
        and_ln104_78_reg_1415_pp0_iter6_reg <= and_ln104_78_reg_1415_pp0_iter5_reg;
        and_ln104_79_reg_1428 <= and_ln104_79_fu_631_p2;
        and_ln104_79_reg_1428_pp0_iter2_reg <= and_ln104_79_reg_1428;
        and_ln104_79_reg_1428_pp0_iter3_reg <= and_ln104_79_reg_1428_pp0_iter2_reg;
        and_ln104_79_reg_1428_pp0_iter4_reg <= and_ln104_79_reg_1428_pp0_iter3_reg;
        icmp_ln86_1402_reg_1252 <= icmp_ln86_1402_fu_396_p2;
        icmp_ln86_393_reg_1240 <= icmp_ln86_393_fu_374_p2;
        icmp_ln86_394_reg_1246 <= icmp_ln86_394_fu_380_p2;
        icmp_ln86_396_reg_1258 <= icmp_ln86_396_fu_402_p2;
        icmp_ln86_397_reg_1264 <= icmp_ln86_397_fu_408_p2;
        icmp_ln86_397_reg_1264_pp0_iter1_reg <= icmp_ln86_397_reg_1264;
        icmp_ln86_397_reg_1264_pp0_iter2_reg <= icmp_ln86_397_reg_1264_pp0_iter1_reg;
        icmp_ln86_398_reg_1270 <= icmp_ln86_398_fu_414_p2;
        icmp_ln86_399_reg_1276 <= icmp_ln86_399_fu_420_p2;
        icmp_ln86_399_reg_1276_pp0_iter1_reg <= icmp_ln86_399_reg_1276;
        icmp_ln86_400_reg_1281 <= icmp_ln86_400_fu_426_p2;
        icmp_ln86_401_reg_1286 <= icmp_ln86_401_fu_432_p2;
        icmp_ln86_401_reg_1286_pp0_iter1_reg <= icmp_ln86_401_reg_1286;
        icmp_ln86_401_reg_1286_pp0_iter2_reg <= icmp_ln86_401_reg_1286_pp0_iter1_reg;
        icmp_ln86_402_reg_1292 <= icmp_ln86_402_fu_438_p2;
        icmp_ln86_402_reg_1292_pp0_iter1_reg <= icmp_ln86_402_reg_1292;
        icmp_ln86_402_reg_1292_pp0_iter2_reg <= icmp_ln86_402_reg_1292_pp0_iter1_reg;
        icmp_ln86_403_reg_1298 <= icmp_ln86_403_fu_444_p2;
        icmp_ln86_403_reg_1298_pp0_iter1_reg <= icmp_ln86_403_reg_1298;
        icmp_ln86_403_reg_1298_pp0_iter2_reg <= icmp_ln86_403_reg_1298_pp0_iter1_reg;
        icmp_ln86_403_reg_1298_pp0_iter3_reg <= icmp_ln86_403_reg_1298_pp0_iter2_reg;
        icmp_ln86_404_reg_1304 <= icmp_ln86_404_fu_450_p2;
        icmp_ln86_404_reg_1304_pp0_iter1_reg <= icmp_ln86_404_reg_1304;
        icmp_ln86_404_reg_1304_pp0_iter2_reg <= icmp_ln86_404_reg_1304_pp0_iter1_reg;
        icmp_ln86_404_reg_1304_pp0_iter3_reg <= icmp_ln86_404_reg_1304_pp0_iter2_reg;
        icmp_ln86_404_reg_1304_pp0_iter4_reg <= icmp_ln86_404_reg_1304_pp0_iter3_reg;
        icmp_ln86_405_reg_1310 <= icmp_ln86_405_fu_456_p2;
        icmp_ln86_406_reg_1316 <= icmp_ln86_406_fu_462_p2;
        icmp_ln86_406_reg_1316_pp0_iter1_reg <= icmp_ln86_406_reg_1316;
        icmp_ln86_406_reg_1316_pp0_iter2_reg <= icmp_ln86_406_reg_1316_pp0_iter1_reg;
        icmp_ln86_406_reg_1316_pp0_iter3_reg <= icmp_ln86_406_reg_1316_pp0_iter2_reg;
        icmp_ln86_406_reg_1316_pp0_iter4_reg <= icmp_ln86_406_reg_1316_pp0_iter3_reg;
        icmp_ln86_406_reg_1316_pp0_iter5_reg <= icmp_ln86_406_reg_1316_pp0_iter4_reg;
        icmp_ln86_407_reg_1322 <= icmp_ln86_407_fu_468_p2;
        icmp_ln86_407_reg_1322_pp0_iter1_reg <= icmp_ln86_407_reg_1322;
        icmp_ln86_408_reg_1327 <= icmp_ln86_408_fu_474_p2;
        icmp_ln86_408_reg_1327_pp0_iter1_reg <= icmp_ln86_408_reg_1327;
        icmp_ln86_408_reg_1327_pp0_iter2_reg <= icmp_ln86_408_reg_1327_pp0_iter1_reg;
        icmp_ln86_409_reg_1332 <= icmp_ln86_409_fu_480_p2;
        icmp_ln86_409_reg_1332_pp0_iter1_reg <= icmp_ln86_409_reg_1332;
        icmp_ln86_409_reg_1332_pp0_iter2_reg <= icmp_ln86_409_reg_1332_pp0_iter1_reg;
        icmp_ln86_410_reg_1337 <= icmp_ln86_410_fu_486_p2;
        icmp_ln86_410_reg_1337_pp0_iter1_reg <= icmp_ln86_410_reg_1337;
        icmp_ln86_410_reg_1337_pp0_iter2_reg <= icmp_ln86_410_reg_1337_pp0_iter1_reg;
        icmp_ln86_411_reg_1342 <= icmp_ln86_411_fu_492_p2;
        icmp_ln86_411_reg_1342_pp0_iter1_reg <= icmp_ln86_411_reg_1342;
        icmp_ln86_411_reg_1342_pp0_iter2_reg <= icmp_ln86_411_reg_1342_pp0_iter1_reg;
        icmp_ln86_411_reg_1342_pp0_iter3_reg <= icmp_ln86_411_reg_1342_pp0_iter2_reg;
        icmp_ln86_412_reg_1347 <= icmp_ln86_412_fu_498_p2;
        icmp_ln86_412_reg_1347_pp0_iter1_reg <= icmp_ln86_412_reg_1347;
        icmp_ln86_412_reg_1347_pp0_iter2_reg <= icmp_ln86_412_reg_1347_pp0_iter1_reg;
        icmp_ln86_412_reg_1347_pp0_iter3_reg <= icmp_ln86_412_reg_1347_pp0_iter2_reg;
        icmp_ln86_413_reg_1352 <= icmp_ln86_413_fu_504_p2;
        icmp_ln86_413_reg_1352_pp0_iter1_reg <= icmp_ln86_413_reg_1352;
        icmp_ln86_413_reg_1352_pp0_iter2_reg <= icmp_ln86_413_reg_1352_pp0_iter1_reg;
        icmp_ln86_413_reg_1352_pp0_iter3_reg <= icmp_ln86_413_reg_1352_pp0_iter2_reg;
        icmp_ln86_414_reg_1357 <= icmp_ln86_414_fu_510_p2;
        icmp_ln86_414_reg_1357_pp0_iter1_reg <= icmp_ln86_414_reg_1357;
        icmp_ln86_414_reg_1357_pp0_iter2_reg <= icmp_ln86_414_reg_1357_pp0_iter1_reg;
        icmp_ln86_414_reg_1357_pp0_iter3_reg <= icmp_ln86_414_reg_1357_pp0_iter2_reg;
        icmp_ln86_414_reg_1357_pp0_iter4_reg <= icmp_ln86_414_reg_1357_pp0_iter3_reg;
        icmp_ln86_415_reg_1362 <= icmp_ln86_415_fu_516_p2;
        icmp_ln86_415_reg_1362_pp0_iter1_reg <= icmp_ln86_415_reg_1362;
        icmp_ln86_415_reg_1362_pp0_iter2_reg <= icmp_ln86_415_reg_1362_pp0_iter1_reg;
        icmp_ln86_415_reg_1362_pp0_iter3_reg <= icmp_ln86_415_reg_1362_pp0_iter2_reg;
        icmp_ln86_415_reg_1362_pp0_iter4_reg <= icmp_ln86_415_reg_1362_pp0_iter3_reg;
        icmp_ln86_416_reg_1367 <= icmp_ln86_416_fu_522_p2;
        icmp_ln86_416_reg_1367_pp0_iter1_reg <= icmp_ln86_416_reg_1367;
        icmp_ln86_416_reg_1367_pp0_iter2_reg <= icmp_ln86_416_reg_1367_pp0_iter1_reg;
        icmp_ln86_416_reg_1367_pp0_iter3_reg <= icmp_ln86_416_reg_1367_pp0_iter2_reg;
        icmp_ln86_416_reg_1367_pp0_iter4_reg <= icmp_ln86_416_reg_1367_pp0_iter3_reg;
        icmp_ln86_417_reg_1372 <= icmp_ln86_417_fu_528_p2;
        icmp_ln86_417_reg_1372_pp0_iter1_reg <= icmp_ln86_417_reg_1372;
        icmp_ln86_417_reg_1372_pp0_iter2_reg <= icmp_ln86_417_reg_1372_pp0_iter1_reg;
        icmp_ln86_417_reg_1372_pp0_iter3_reg <= icmp_ln86_417_reg_1372_pp0_iter2_reg;
        icmp_ln86_417_reg_1372_pp0_iter4_reg <= icmp_ln86_417_reg_1372_pp0_iter3_reg;
        icmp_ln86_417_reg_1372_pp0_iter5_reg <= icmp_ln86_417_reg_1372_pp0_iter4_reg;
        icmp_ln86_reg_1233 <= icmp_ln86_fu_368_p2;
        icmp_ln86_reg_1233_pp0_iter1_reg <= icmp_ln86_reg_1233;
        or_ln117_367_reg_1445 <= or_ln117_367_fu_713_p2;
        or_ln117_369_reg_1455 <= or_ln117_369_fu_735_p2;
        or_ln117_373_reg_1462 <= or_ln117_373_fu_740_p2;
        or_ln117_373_reg_1462_pp0_iter3_reg <= or_ln117_373_reg_1462;
        or_ln117_375_reg_1493 <= or_ln117_375_fu_866_p2;
        or_ln117_379_reg_1499 <= or_ln117_379_fu_953_p2;
        or_ln117_381_reg_1509 <= or_ln117_381_fu_975_p2;
        or_ln117_383_reg_1516 <= or_ln117_383_fu_1031_p2;
        or_ln117_383_reg_1516_pp0_iter6_reg <= or_ln117_383_reg_1516;
        or_ln117_385_reg_1521 <= or_ln117_385_fu_1057_p2;
        or_ln117_reg_1434 <= or_ln117_fu_637_p2;
        select_ln117_388_reg_1450 <= select_ln117_388_fu_727_p3;
        select_ln117_394_reg_1488 <= select_ln117_394_fu_859_p3;
        select_ln117_400_reg_1504 <= select_ln117_400_fu_967_p3;
        select_ln117_406_reg_1526 <= select_ln117_406_fu_1071_p3;
        tmp_reg_1531 <= tmp_fu_1106_p57;
        xor_ln104_reg_1377 <= xor_ln104_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_379_fu_554_p2 = (xor_ln104_reg_1377 & icmp_ln86_394_reg_1246);

assign and_ln102_380_fu_568_p2 = (icmp_ln86_1402_reg_1252 & and_ln102_fu_540_p2);

assign and_ln102_381_fu_578_p2 = (icmp_ln86_396_reg_1258 & and_ln104_fu_549_p2);

assign and_ln102_382_fu_744_p2 = (icmp_ln86_397_reg_1264_pp0_iter2_reg & and_ln102_379_reg_1389_pp0_iter2_reg);

assign and_ln102_383_fu_594_p2 = (icmp_ln86_398_reg_1270 & and_ln104_75_fu_563_p2);

assign and_ln102_384_fu_643_p2 = (icmp_ln86_399_reg_1276_pp0_iter1_reg & and_ln102_380_reg_1396);

assign and_ln102_385_fu_615_p2 = (and_ln102_fu_540_p2 & and_ln102_403_fu_610_p2);

assign and_ln102_386_fu_647_p2 = (icmp_ln86_401_reg_1286_pp0_iter1_reg & and_ln102_381_reg_1402);

assign and_ln102_387_fu_651_p2 = (icmp_ln86_402_reg_1292_pp0_iter1_reg & and_ln104_76_reg_1409);

assign and_ln102_388_fu_768_p2 = (icmp_ln86_403_reg_1298_pp0_iter2_reg & and_ln102_382_fu_744_p2);

assign and_ln102_389_fu_876_p2 = (icmp_ln86_404_reg_1304_pp0_iter3_reg & and_ln104_77_reg_1477);

assign and_ln102_390_fu_621_p2 = (icmp_ln86_405_reg_1310 & and_ln102_383_fu_594_p2);

assign and_ln102_391_fu_984_p2 = (icmp_ln86_406_reg_1316_pp0_iter4_reg & and_ln104_78_reg_1415_pp0_iter4_reg);

assign and_ln102_392_fu_655_p2 = (icmp_ln86_407_reg_1322_pp0_iter1_reg & and_ln102_386_fu_647_p2);

assign and_ln102_393_fu_778_p2 = (and_ln102_404_fu_773_p2 & and_ln102_381_reg_1402_pp0_iter2_reg);

assign and_ln102_394_fu_783_p2 = (icmp_ln86_409_reg_1332_pp0_iter2_reg & and_ln102_387_reg_1439);

assign and_ln102_395_fu_792_p2 = (and_ln104_76_reg_1409_pp0_iter2_reg & and_ln102_405_fu_787_p2);

assign and_ln102_396_fu_880_p2 = (icmp_ln86_411_reg_1342_pp0_iter3_reg & and_ln102_388_reg_1483);

assign and_ln102_397_fu_889_p2 = (and_ln102_406_fu_884_p2 & and_ln102_382_reg_1471);

assign and_ln102_398_fu_894_p2 = (icmp_ln86_413_reg_1352_pp0_iter3_reg & and_ln102_389_fu_876_p2);

assign and_ln102_399_fu_993_p2 = (and_ln104_77_reg_1477_pp0_iter4_reg & and_ln102_407_fu_988_p2);

assign and_ln102_400_fu_998_p2 = (icmp_ln86_415_reg_1362_pp0_iter4_reg & and_ln104_79_reg_1428_pp0_iter4_reg);

assign and_ln102_401_fu_1002_p2 = (icmp_ln86_416_reg_1367_pp0_iter4_reg & and_ln102_391_fu_984_p2);

assign and_ln102_402_fu_1089_p2 = (and_ln104_78_reg_1415_pp0_iter5_reg & and_ln102_408_fu_1084_p2);

assign and_ln102_403_fu_610_p2 = (xor_ln104_191_fu_573_p2 & icmp_ln86_400_reg_1281);

assign and_ln102_404_fu_773_p2 = (xor_ln104_195_fu_758_p2 & icmp_ln86_408_reg_1327_pp0_iter2_reg);

assign and_ln102_405_fu_787_p2 = (xor_ln104_196_fu_763_p2 & icmp_ln86_410_reg_1337_pp0_iter2_reg);

assign and_ln102_406_fu_884_p2 = (xor_ln104_197_fu_871_p2 & icmp_ln86_412_reg_1347_pp0_iter3_reg);

assign and_ln102_407_fu_988_p2 = (xor_ln104_198_fu_979_p2 & icmp_ln86_414_reg_1357_pp0_iter4_reg);

assign and_ln102_408_fu_1084_p2 = (xor_ln104_200_fu_1079_p2 & icmp_ln86_417_reg_1372_pp0_iter5_reg);

assign and_ln102_fu_540_p2 = (icmp_ln86_reg_1233 & icmp_ln86_393_reg_1240);

assign and_ln104_75_fu_563_p2 = (xor_ln104_reg_1377 & xor_ln104_190_fu_558_p2);

assign and_ln104_76_fu_588_p2 = (xor_ln104_192_fu_583_p2 & and_ln104_fu_549_p2);

assign and_ln104_77_fu_753_p2 = (xor_ln104_193_fu_748_p2 & and_ln102_379_reg_1389_pp0_iter2_reg);

assign and_ln104_78_fu_604_p2 = (xor_ln104_194_fu_599_p2 & and_ln104_75_fu_563_p2);

assign and_ln104_79_fu_631_p2 = (xor_ln104_199_fu_626_p2 & and_ln102_383_fu_594_p2);

assign and_ln104_fu_549_p2 = (xor_ln104_189_fu_544_p2 & icmp_ln86_reg_1233);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_387_fu_1222_p2[0:0] == 1'b1) ? tmp_reg_1531 : 12'd0);

assign icmp_ln86_1402_fu_396_p2 = (($signed(tmp_27_fu_386_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_393_fu_374_p2 = (($signed(p_read1_int_reg) < $signed(18'd157915)) ? 1'b1 : 1'b0);

assign icmp_ln86_394_fu_380_p2 = (($signed(p_read14_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_396_fu_402_p2 = (($signed(p_read11_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_397_fu_408_p2 = (($signed(p_read13_int_reg) < $signed(18'd64589)) ? 1'b1 : 1'b0);

assign icmp_ln86_398_fu_414_p2 = (($signed(p_read17_int_reg) < $signed(18'd46829)) ? 1'b1 : 1'b0);

assign icmp_ln86_399_fu_420_p2 = (($signed(p_read4_int_reg) < $signed(18'd286)) ? 1'b1 : 1'b0);

assign icmp_ln86_400_fu_426_p2 = (($signed(p_read6_int_reg) < $signed(18'd259256)) ? 1'b1 : 1'b0);

assign icmp_ln86_401_fu_432_p2 = (($signed(p_read9_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_402_fu_438_p2 = (($signed(p_read5_int_reg) < $signed(18'd910)) ? 1'b1 : 1'b0);

assign icmp_ln86_403_fu_444_p2 = (($signed(p_read3_int_reg) < $signed(18'd59214)) ? 1'b1 : 1'b0);

assign icmp_ln86_404_fu_450_p2 = (($signed(p_read2_int_reg) < $signed(18'd249864)) ? 1'b1 : 1'b0);

assign icmp_ln86_405_fu_456_p2 = (($signed(p_read17_int_reg) < $signed(18'd40041)) ? 1'b1 : 1'b0);

assign icmp_ln86_406_fu_462_p2 = (($signed(p_read10_int_reg) < $signed(18'd3515)) ? 1'b1 : 1'b0);

assign icmp_ln86_407_fu_468_p2 = (($signed(p_read16_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign icmp_ln86_408_fu_474_p2 = (($signed(p_read5_int_reg) < $signed(18'd819)) ? 1'b1 : 1'b0);

assign icmp_ln86_409_fu_480_p2 = (($signed(p_read1_int_reg) < $signed(18'd1677)) ? 1'b1 : 1'b0);

assign icmp_ln86_410_fu_486_p2 = (($signed(p_read6_int_reg) < $signed(18'd259016)) ? 1'b1 : 1'b0);

assign icmp_ln86_411_fu_492_p2 = (($signed(p_read8_int_reg) < $signed(18'd117)) ? 1'b1 : 1'b0);

assign icmp_ln86_412_fu_498_p2 = (($signed(p_read15_int_reg) < $signed(18'd1143)) ? 1'b1 : 1'b0);

assign icmp_ln86_413_fu_504_p2 = (($signed(p_read10_int_reg) < $signed(18'd2078)) ? 1'b1 : 1'b0);

assign icmp_ln86_414_fu_510_p2 = (($signed(p_read12_int_reg) < $signed(18'd194)) ? 1'b1 : 1'b0);

assign icmp_ln86_415_fu_516_p2 = (($signed(p_read7_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_416_fu_522_p2 = (($signed(p_read11_int_reg) < $signed(18'd322)) ? 1'b1 : 1'b0);

assign icmp_ln86_417_fu_528_p2 = (($signed(p_read18_int_reg) < $signed(18'd965)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_368_p2 = (($signed(tmp_26_fu_358_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign or_ln117_365_fu_688_p2 = (and_ln102_reg_1383 | and_ln102_390_reg_1422);

assign or_ln117_366_fu_699_p2 = (or_ln117_365_fu_688_p2 | and_ln102_392_fu_655_p2);

assign or_ln117_367_fu_713_p2 = (or_ln117_365_fu_688_p2 | and_ln102_386_fu_647_p2);

assign or_ln117_368_fu_797_p2 = (or_ln117_367_reg_1445 | and_ln102_393_fu_778_p2);

assign or_ln117_369_fu_735_p2 = (or_ln117_365_fu_688_p2 | and_ln102_381_reg_1402);

assign or_ln117_370_fu_813_p2 = (or_ln117_369_reg_1455 | and_ln102_394_fu_783_p2);

assign or_ln117_371_fu_825_p2 = (or_ln117_369_reg_1455 | and_ln102_387_reg_1439);

assign or_ln117_372_fu_837_p2 = (or_ln117_371_fu_825_p2 | and_ln102_395_fu_792_p2);

assign or_ln117_373_fu_740_p2 = (icmp_ln86_reg_1233_pp0_iter1_reg | and_ln102_390_reg_1422);

assign or_ln117_374_fu_899_p2 = (or_ln117_373_reg_1462_pp0_iter3_reg | and_ln102_396_fu_880_p2);

assign or_ln117_375_fu_866_p2 = (or_ln117_373_reg_1462 | and_ln102_388_fu_768_p2);

assign or_ln117_376_fu_911_p2 = (or_ln117_375_reg_1493 | and_ln102_397_fu_889_p2);

assign or_ln117_377_fu_927_p2 = (or_ln117_373_reg_1462_pp0_iter3_reg | and_ln102_382_reg_1471);

assign or_ln117_378_fu_939_p2 = (or_ln117_377_fu_927_p2 | and_ln102_398_fu_894_p2);

assign or_ln117_379_fu_953_p2 = (or_ln117_377_fu_927_p2 | and_ln102_389_fu_876_p2);

assign or_ln117_380_fu_1007_p2 = (or_ln117_379_reg_1499 | and_ln102_399_fu_993_p2);

assign or_ln117_381_fu_975_p2 = (or_ln117_373_reg_1462_pp0_iter3_reg | and_ln102_379_reg_1389_pp0_iter3_reg);

assign or_ln117_382_fu_1019_p2 = (or_ln117_381_reg_1509 | and_ln102_400_fu_998_p2);

assign or_ln117_383_fu_1031_p2 = (or_ln117_381_reg_1509 | and_ln104_79_reg_1428_pp0_iter4_reg);

assign or_ln117_384_fu_1043_p2 = (or_ln117_383_fu_1031_p2 | and_ln102_401_fu_1002_p2);

assign or_ln117_385_fu_1057_p2 = (or_ln117_383_fu_1031_p2 | and_ln102_391_fu_984_p2);

assign or_ln117_386_fu_1094_p2 = (or_ln117_385_reg_1521 | and_ln102_402_fu_1089_p2);

assign or_ln117_387_fu_1222_p2 = (or_ln117_383_reg_1516_pp0_iter6_reg | and_ln104_78_reg_1415_pp0_iter6_reg);

assign or_ln117_fu_637_p2 = (and_ln102_385_fu_615_p2 | and_ln102_380_fu_568_p2);

assign select_ln117_384_fu_677_p3 = ((or_ln117_reg_1434[0:0] == 1'b1) ? select_ln117_fu_670_p3 : 2'd3);

assign select_ln117_385_fu_692_p3 = ((and_ln102_reg_1383[0:0] == 1'b1) ? zext_ln117_42_fu_684_p1 : 3'd4);

assign select_ln117_386_fu_705_p3 = ((or_ln117_365_fu_688_p2[0:0] == 1'b1) ? select_ln117_385_fu_692_p3 : 3'd5);

assign select_ln117_387_fu_719_p3 = ((or_ln117_366_fu_699_p2[0:0] == 1'b1) ? select_ln117_386_fu_705_p3 : 3'd6);

assign select_ln117_388_fu_727_p3 = ((or_ln117_367_fu_713_p2[0:0] == 1'b1) ? select_ln117_387_fu_719_p3 : 3'd7);

assign select_ln117_389_fu_805_p3 = ((or_ln117_368_fu_797_p2[0:0] == 1'b1) ? zext_ln117_43_fu_802_p1 : 4'd8);

assign select_ln117_390_fu_818_p3 = ((or_ln117_369_reg_1455[0:0] == 1'b1) ? select_ln117_389_fu_805_p3 : 4'd9);

assign select_ln117_391_fu_829_p3 = ((or_ln117_370_fu_813_p2[0:0] == 1'b1) ? select_ln117_390_fu_818_p3 : 4'd10);

assign select_ln117_392_fu_843_p3 = ((or_ln117_371_fu_825_p2[0:0] == 1'b1) ? select_ln117_391_fu_829_p3 : 4'd11);

assign select_ln117_393_fu_851_p3 = ((or_ln117_372_fu_837_p2[0:0] == 1'b1) ? select_ln117_392_fu_843_p3 : 4'd12);

assign select_ln117_394_fu_859_p3 = ((or_ln117_373_reg_1462[0:0] == 1'b1) ? select_ln117_393_fu_851_p3 : 4'd13);

assign select_ln117_395_fu_904_p3 = ((or_ln117_374_fu_899_p2[0:0] == 1'b1) ? select_ln117_394_reg_1488 : 4'd14);

assign select_ln117_396_fu_916_p3 = ((or_ln117_375_reg_1493[0:0] == 1'b1) ? select_ln117_395_fu_904_p3 : 4'd15);

assign select_ln117_397_fu_931_p3 = ((or_ln117_376_fu_911_p2[0:0] == 1'b1) ? zext_ln117_44_fu_923_p1 : 5'd16);

assign select_ln117_398_fu_945_p3 = ((or_ln117_377_fu_927_p2[0:0] == 1'b1) ? select_ln117_397_fu_931_p3 : 5'd17);

assign select_ln117_399_fu_959_p3 = ((or_ln117_378_fu_939_p2[0:0] == 1'b1) ? select_ln117_398_fu_945_p3 : 5'd18);

assign select_ln117_400_fu_967_p3 = ((or_ln117_379_fu_953_p2[0:0] == 1'b1) ? select_ln117_399_fu_959_p3 : 5'd19);

assign select_ln117_401_fu_1012_p3 = ((or_ln117_380_fu_1007_p2[0:0] == 1'b1) ? select_ln117_400_reg_1504 : 5'd20);

assign select_ln117_402_fu_1024_p3 = ((or_ln117_381_reg_1509[0:0] == 1'b1) ? select_ln117_401_fu_1012_p3 : 5'd21);

assign select_ln117_403_fu_1035_p3 = ((or_ln117_382_fu_1019_p2[0:0] == 1'b1) ? select_ln117_402_fu_1024_p3 : 5'd22);

assign select_ln117_404_fu_1049_p3 = ((or_ln117_383_fu_1031_p2[0:0] == 1'b1) ? select_ln117_403_fu_1035_p3 : 5'd23);

assign select_ln117_405_fu_1063_p3 = ((or_ln117_384_fu_1043_p2[0:0] == 1'b1) ? select_ln117_404_fu_1049_p3 : 5'd24);

assign select_ln117_406_fu_1071_p3 = ((or_ln117_385_fu_1057_p2[0:0] == 1'b1) ? select_ln117_405_fu_1063_p3 : 5'd25);

assign select_ln117_fu_670_p3 = ((and_ln102_380_reg_1396[0:0] == 1'b1) ? zext_ln117_fu_666_p1 : 2'd2);

assign tmp_26_fu_358_p4 = {{p_read9_int_reg[17:2]}};

assign tmp_27_fu_386_p4 = {{p_read8_int_reg[17:5]}};

assign tmp_fu_1106_p55 = 'bx;

assign tmp_fu_1106_p56 = ((or_ln117_386_fu_1094_p2[0:0] == 1'b1) ? select_ln117_406_reg_1526 : 5'd26);

assign xor_ln104_189_fu_544_p2 = (icmp_ln86_393_reg_1240 ^ 1'd1);

assign xor_ln104_190_fu_558_p2 = (icmp_ln86_394_reg_1246 ^ 1'd1);

assign xor_ln104_191_fu_573_p2 = (icmp_ln86_1402_reg_1252 ^ 1'd1);

assign xor_ln104_192_fu_583_p2 = (icmp_ln86_396_reg_1258 ^ 1'd1);

assign xor_ln104_193_fu_748_p2 = (icmp_ln86_397_reg_1264_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_194_fu_599_p2 = (icmp_ln86_398_reg_1270 ^ 1'd1);

assign xor_ln104_195_fu_758_p2 = (icmp_ln86_401_reg_1286_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_196_fu_763_p2 = (icmp_ln86_402_reg_1292_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_197_fu_871_p2 = (icmp_ln86_403_reg_1298_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_198_fu_979_p2 = (icmp_ln86_404_reg_1304_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_199_fu_626_p2 = (icmp_ln86_405_reg_1310 ^ 1'd1);

assign xor_ln104_200_fu_1079_p2 = (icmp_ln86_406_reg_1316_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_534_p2 = (icmp_ln86_fu_368_p2 ^ 1'd1);

assign xor_ln117_fu_660_p2 = (1'd1 ^ and_ln102_384_fu_643_p2);

assign zext_ln117_42_fu_684_p1 = select_ln117_384_fu_677_p3;

assign zext_ln117_43_fu_802_p1 = select_ln117_388_reg_1450;

assign zext_ln117_44_fu_923_p1 = select_ln117_396_fu_916_p3;

assign zext_ln117_fu_666_p1 = xor_ln117_fu_660_p2;

endmodule //conifer_jettag_accelerator_decision_function_15
