<stg><name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:1 %sext_ln198_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln198

]]></Node>
<StgValue><ssdm name="sext_ln198_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln198_cast = sext i58 %sext_ln198_read

]]></Node>
<StgValue><ssdm name="sext_ln198_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_15, void @empty_16, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %t_2 = load i3 %t

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:34 %icmp_ln198 = icmp_eq  i3 %t_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:36 %add_ln198 = add i3 %t_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37 %br_ln198 = br i1 %icmp_ln198, void %.split17, void %codeRepl.exitStub

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="3">
<![CDATA[
.split17:2 %trunc_ln202 = trunc i3 %t_2

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split17:11 %switch_ln202 = switch i2 %trunc_ln202, void %branch31, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln202"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split172754:0 %store_ln198 = store i3 %add_ln198, i3 %t

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.split172754:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:25 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln198_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:3 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %trottersLocal_V_3_addr_14 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_14"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %trottersLocal_V_2_addr_14 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_14"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %trottersLocal_V_1_addr_14 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_14"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %trottersLocal_V_0_addr_14 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_14"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:4 %gmem0_addr_read_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:0 %store_ln202 = store i512 %gmem0_addr_read, i3 %trottersLocal_V_2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:0 %store_ln202 = store i512 %gmem0_addr_read, i3 %trottersLocal_V_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:0 %store_ln202 = store i512 %gmem0_addr_read, i3 %trottersLocal_V_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:0 %store_ln202 = store i512 %gmem0_addr_read, i3 %trottersLocal_V_3_addr_14

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %trottersLocal_V_3_addr_13 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_13"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %trottersLocal_V_2_addr_13 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_13"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %trottersLocal_V_1_addr_13 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_13"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %trottersLocal_V_0_addr_13 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_13"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:5 %gmem0_addr_read_2 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:1 %store_ln202 = store i512 %gmem0_addr_read_1, i3 %trottersLocal_V_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:1 %store_ln202 = store i512 %gmem0_addr_read_1, i3 %trottersLocal_V_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:1 %store_ln202 = store i512 %gmem0_addr_read_1, i3 %trottersLocal_V_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:1 %store_ln202 = store i512 %gmem0_addr_read_1, i3 %trottersLocal_V_3_addr_13

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %trottersLocal_V_3_addr_12 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_12"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %trottersLocal_V_2_addr_12 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_12"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %trottersLocal_V_1_addr_12 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_12"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %trottersLocal_V_0_addr_12 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_12"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:6 %gmem0_addr_read_3 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:2 %store_ln202 = store i512 %gmem0_addr_read_2, i3 %trottersLocal_V_2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:2 %store_ln202 = store i512 %gmem0_addr_read_2, i3 %trottersLocal_V_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:2 %store_ln202 = store i512 %gmem0_addr_read_2, i3 %trottersLocal_V_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:2 %store_ln202 = store i512 %gmem0_addr_read_2, i3 %trottersLocal_V_3_addr_12

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %trottersLocal_V_3_addr_11 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_11"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %trottersLocal_V_2_addr_11 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_11"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %trottersLocal_V_1_addr_11 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_11"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %trottersLocal_V_0_addr_11 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_11"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:7 %gmem0_addr_read_4 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_4"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:3 %store_ln202 = store i512 %gmem0_addr_read_3, i3 %trottersLocal_V_2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:3 %store_ln202 = store i512 %gmem0_addr_read_3, i3 %trottersLocal_V_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:3 %store_ln202 = store i512 %gmem0_addr_read_3, i3 %trottersLocal_V_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:3 %store_ln202 = store i512 %gmem0_addr_read_3, i3 %trottersLocal_V_3_addr_11

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %trottersLocal_V_3_addr_10 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_10"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %trottersLocal_V_2_addr_10 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_10"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %trottersLocal_V_1_addr_10 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_10"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %trottersLocal_V_0_addr_10 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_10"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:8 %gmem0_addr_read_5 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_5"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:4 %store_ln202 = store i512 %gmem0_addr_read_4, i3 %trottersLocal_V_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:4 %store_ln202 = store i512 %gmem0_addr_read_4, i3 %trottersLocal_V_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:4 %store_ln202 = store i512 %gmem0_addr_read_4, i3 %trottersLocal_V_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:4 %store_ln202 = store i512 %gmem0_addr_read_4, i3 %trottersLocal_V_3_addr_10

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %trottersLocal_V_3_addr_9 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_9"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %trottersLocal_V_2_addr_9 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_9"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %trottersLocal_V_1_addr_9 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_9"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %trottersLocal_V_0_addr_9 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_9"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:9 %gmem0_addr_read_6 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_6"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:5 %store_ln202 = store i512 %gmem0_addr_read_5, i3 %trottersLocal_V_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:5 %store_ln202 = store i512 %gmem0_addr_read_5, i3 %trottersLocal_V_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:5 %store_ln202 = store i512 %gmem0_addr_read_5, i3 %trottersLocal_V_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:5 %store_ln202 = store i512 %gmem0_addr_read_5, i3 %trottersLocal_V_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %trottersLocal_V_3_addr = getelementptr i512 %trottersLocal_V_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %trottersLocal_V_3_addr_8 = getelementptr i512 %trottersLocal_V_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="trottersLocal_V_3_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %trottersLocal_V_2_addr = getelementptr i512 %trottersLocal_V_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %trottersLocal_V_2_addr_8 = getelementptr i512 %trottersLocal_V_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="trottersLocal_V_2_addr_8"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %trottersLocal_V_1_addr = getelementptr i512 %trottersLocal_V_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %trottersLocal_V_1_addr_8 = getelementptr i512 %trottersLocal_V_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="trottersLocal_V_1_addr_8"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %trottersLocal_V_0_addr = getelementptr i512 %trottersLocal_V_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %trottersLocal_V_0_addr_8 = getelementptr i512 %trottersLocal_V_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="trottersLocal_V_0_addr_8"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:35 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split17:0 %specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln198"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:1 %specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln198"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:10 %gmem0_addr_read_7 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_7"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:6 %store_ln202 = store i512 %gmem0_addr_read_6, i3 %trottersLocal_V_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:6 %store_ln202 = store i512 %gmem0_addr_read_6, i3 %trottersLocal_V_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:6 %store_ln202 = store i512 %gmem0_addr_read_6, i3 %trottersLocal_V_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:6 %store_ln202 = store i512 %gmem0_addr_read_6, i3 %trottersLocal_V_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
codeRepl.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="103" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch30:7 %store_ln202 = store i512 %gmem0_addr_read_7, i3 %trottersLocal_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch30:8 %br_ln0 = br void %.split172754

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch29:7 %store_ln202 = store i512 %gmem0_addr_read_7, i3 %trottersLocal_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch29:8 %br_ln0 = br void %.split172754

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch28:7 %store_ln202 = store i512 %gmem0_addr_read_7, i3 %trottersLocal_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch28:8 %br_ln0 = br void %.split172754

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="512" op_1_bw="3">
<![CDATA[
branch31:7 %store_ln202 = store i512 %gmem0_addr_read_7, i3 %trottersLocal_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch31:8 %br_ln0 = br void %.split172754

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
