$date
	Sun Jun 15 18:20:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! dout [15:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 16 $ din [15:0] $end
$var reg 1 % resetn $end
$scope module sl $end
$var wire 1 # clk $end
$var wire 16 & din [15:0] $end
$var wire 1 % resetn $end
$var parameter 32 ' WIDTH $end
$var reg 16 ( dout [15:0] $end
$var reg 16 ) lar [15:0] $end
$var reg 16 * sec [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 '
b10000 "
$end
#0
$dumpvars
bx *
bx )
bx (
bx &
0%
bx $
0#
bx !
$end
#2000
b0 !
b0 (
b0 *
b0 )
1#
#4000
0#
b11 $
b11 &
1%
#6000
b11 )
1#
#8000
0#
#10000
b11 *
1#
#12000
0#
#13000
b1010 $
b1010 &
#14000
b11 !
b11 (
b1010 )
1#
#16000
0#
#18000
1#
b10 $
b10 &
#20000
0#
#22000
1#
#23000
b111 $
b111 &
#24000
0#
#26000
b111 *
1#
#28000
0#
b10100 $
b10100 &
#30000
b111 !
b111 (
b10100 )
b1010 *
1#
#32000
0#
#34000
b1010 !
b1010 (
b10100 *
1#
#36000
0#
#38000
b10100 !
b10100 (
1#
#40000
0#
#42000
1#
#43000
