v 20130925 2
N 68600 49800 68300 49800 4
{
T 68400 49800 5 10 1 1 0 0 1
netname=C
}
C 60700 49700 1 0 0 vdc-1.sym
{
T 61400 50350 5 10 1 1 0 0 1
refdes=V1
T 61400 50550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 61400 50750 5 10 0 0 0 0 1
footprint=none
T 61400 50150 5 10 1 1 0 0 1
value=DC 3.3V
}
C 64700 50100 1 270 0 vpulse-1.sym
{
T 64700 49850 5 10 1 1 0 0 1
refdes=VC
T 65550 49400 5 10 0 0 270 0 1
device=vpulse
T 65750 49400 5 10 0 0 270 0 1
footprint=none
T 65300 50150 5 10 1 1 0 3 1
value=pulse 3.3 0 0u 1n 1n 0.5u 1u
}
C 67500 49500 1 0 0 cnot.sym
{
T 67725 49800 5 10 1 1 0 1 1
refdes=I3
}
C 65900 49500 1 0 0 cnot.sym
{
T 66250 49800 5 10 1 1 0 4 1
refdes=I1
}
N 66300 49500 67900 49500 4
N 67900 50100 66300 50100 4
C 67000 49200 1 0 0 gnd-1.sym
C 64600 49500 1 0 0 gnd-1.sym
C 60900 49400 1 0 0 gnd-1.sym
C 60800 50900 1 0 0 vdd-1.sym
N 62600 48300 62900 48300 4
{
T 62600 48300 5 10 1 1 0 0 1
netname=Q0
}
N 62600 48100 62900 48100 4
{
T 62600 48100 5 10 1 1 0 0 1
netname=Q0#
}
C 66900 50100 1 0 0 vdd-1.sym
C 66700 49500 1 0 0 cnot.sym
{
T 67025 49800 5 10 1 1 0 4 1
refdes=I2
}
C 62900 47200 1 0 0 trflipflop.sym
{
T 63700 48150 5 10 1 1 0 4 1
refdes=F1
T 63700 47875 5 10 1 1 0 4 1
source=trflipflop.sch
}
N 62900 47700 62700 47700 4
{
T 62800 47700 5 10 1 1 0 3 1
netname=E#
}
C 63500 48700 1 0 0 vdd-1.sym
C 63600 46900 1 0 0 gnd-1.sym
N 64500 48300 64800 48300 4
{
T 64500 48300 5 10 1 1 0 0 1
netname=Q1
}
N 64500 48100 64800 48100 4
{
T 64500 48100 5 10 1 1 0 0 1
netname=Q1#
}
C 64800 47200 1 0 0 trflipflop.sym
{
T 65600 48150 5 10 1 1 0 4 1
refdes=F2
T 65600 47875 5 10 1 1 0 4 1
source=trflipflop.sch
}
C 65400 48700 1 0 0 vdd-1.sym
C 65500 46900 1 0 0 gnd-1.sym
N 66400 48300 66700 48300 4
{
T 66400 48300 5 10 1 1 0 0 1
netname=Q2
}
N 66400 48100 66700 48100 4
{
T 66400 48100 5 10 1 1 0 0 1
netname=Q2#
}
C 66700 47200 1 0 0 trflipflop.sym
{
T 67500 48150 5 10 1 1 0 4 1
refdes=F3
T 67500 47875 5 10 1 1 0 4 1
source=trflipflop.sch
}
C 67300 48700 1 0 0 vdd-1.sym
C 67400 46900 1 0 0 gnd-1.sym
N 68300 48300 68600 48300 4
{
T 68300 48300 5 10 1 1 0 0 1
netname=Q3
}
N 68300 48100 68600 48100 4
{
T 68300 48100 5 10 1 1 0 0 1
netname=Q3#
}
C 63500 50900 1 90 0 linko.sym
{
T 63100 51200 5 10 0 0 90 0 1
device=RESISTOR
T 63450 51200 5 10 1 1 90 5 1
refdes=RQ0
T 63400 51300 5 10 0 1 90 0 1
footprint=jumper2
}
C 63500 50300 1 90 0 linkc.sym
{
T 63100 50600 5 10 0 0 90 0 1
device=RESISTOR
T 63450 50450 5 10 1 1 90 2 1
refdes=RQ1
T 63400 50700 5 10 0 1 90 0 1
footprint=jumper2
}
C 63500 49700 1 90 0 linkc.sym
{
T 63100 50000 5 10 0 0 90 0 1
device=RESISTOR
T 63450 50000 5 10 1 1 90 5 1
refdes=RQ2
T 63400 50100 5 10 0 1 90 0 1
footprint=jumper2
}
C 63500 49100 1 90 0 linko.sym
{
T 63100 49400 5 10 0 0 90 0 1
device=RESISTOR
T 63450 49400 5 10 1 1 90 5 1
refdes=RQ3
T 63400 49500 5 10 0 1 90 0 1
footprint=jumper2
}
N 62800 51200 62600 51200 4
{
T 62600 51200 5 10 1 1 0 7 1
netname=Q0
}
N 62800 50600 62600 50600 4
{
T 62600 50600 5 10 1 1 0 7 1
netname=Q1
}
N 62800 50000 62600 50000 4
{
T 62600 50000 5 10 1 1 0 7 1
netname=Q2
}
N 64800 47700 64600 47700 4
{
T 64700 47700 5 10 1 1 0 3 1
netname=E#
}
N 66700 47700 66500 47700 4
{
T 66600 47700 5 10 1 1 0 3 1
netname=E#
}
N 60700 48300 61000 48300 4
{
T 60700 48300 5 10 1 1 0 0 1
netname=C
}
N 60700 48100 61000 48100 4
{
T 60700 48100 5 10 1 1 0 0 1
netname=C#
}
C 61000 47200 1 0 0 trflipflop.sym
{
T 61750 47875 5 10 1 1 0 4 1
source=trflipflop.sch
T 61800 48150 5 10 1 1 0 4 1
refdes=F0
}
N 61000 47700 60600 47700 4
{
T 60900 47700 5 10 1 1 0 3 1
netname=E#
}
C 61600 48700 1 0 0 vdd-1.sym
C 61700 46900 1 0 0 gnd-1.sym
N 67500 49800 67500 49300 4
{
T 67500 49300 5 10 1 1 0 5 1
netname=C#
}
N 65700 51800 65900 51800 4
{
T 65900 51800 5 10 1 1 0 1 1
netname=Q0#
}
N 65700 51600 65900 51600 4
{
T 65900 51600 5 10 1 1 0 1 1
netname=Q1#
}
C 65500 50700 1 0 1 gnd-1.sym
N 65700 51400 65900 51400 4
{
T 65900 51400 5 10 1 1 0 1 1
netname=Q2#
}
N 65700 51200 65900 51200 4
{
T 65900 51200 5 10 1 1 0 1 1
netname=Q3#
}
C 64500 51200 1 0 1 not.sym
{
T 64150 51500 5 10 1 1 0 4 1
refdes=I5
}
C 64300 51800 1 0 1 vdd-1.sym
C 62800 50900 1 0 0 2n7002.sym
{
T 63025 51200 5 10 1 1 0 1 1
refdes=M0
T 62900 51700 5 10 0 1 0 0 1
value=2N7002P
T 63300 51500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 51500 5 10 0 1 0 0 1
device=NMOS
}
C 64300 50700 1 0 0 2n7002.sym
{
T 64525 51000 5 10 1 1 0 1 1
refdes=M5
T 64400 51500 5 10 0 1 0 0 1
value=2N7002P
T 64800 51300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 65800 51300 5 10 0 1 0 0 1
device=NMOS
}
C 62800 50300 1 0 0 2n7002.sym
{
T 63025 50600 5 10 1 1 0 1 1
refdes=M1
T 62900 51100 5 10 0 1 0 0 1
value=2N7002P
T 63300 50900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 50900 5 10 0 1 0 0 1
device=NMOS
}
C 62800 49700 1 0 0 2n7002.sym
{
T 62900 50500 5 10 0 1 0 0 1
value=2N7002P
T 63300 50300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 50300 5 10 0 1 0 0 1
device=NMOS
T 63025 50000 5 10 1 1 0 1 1
refdes=M2
}
C 62800 49100 1 0 0 2n7002.sym
{
T 62900 49900 5 10 0 1 0 0 1
value=2N7002P
T 63300 49700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 64300 49700 5 10 0 1 0 0 1
device=NMOS
T 63025 49400 5 10 1 1 0 1 1
refdes=M3
}
N 63200 49600 63200 49800 4
N 63200 50200 63200 50400 4
N 63200 50800 63200 51000 4
N 63200 50900 63400 50900 4
N 63400 50300 63200 50300 4
N 63200 49700 63400 49700 4
N 62800 49400 62600 49400 4
{
T 62600 49400 5 10 1 1 0 7 1
netname=Q3
}
N 63200 51400 63200 51500 4
N 63200 51500 63700 51500 4
N 63200 49200 63200 49100 4
N 63200 49100 63400 49100 4
C 63300 48800 1 0 0 gnd-1.sym
C 64000 50900 1 0 0 gnd-1.sym
C 65700 51000 1 0 1 nand4.sym
{
T 65300 51500 5 10 1 1 0 4 1
refdes=Z
}
C 65200 52000 1 0 0 vdd-1.sym
C 64800 50500 1 0 1 gnd-1.sym
N 64700 51200 64700 51500 4
N 64500 51500 64900 51500 4
{
T 64600 51500 5 10 1 1 0 0 1
netname=E#
}
N 63700 51500 63700 51000 4
N 63700 51000 64300 51000 4
{
T 64100 50950 5 10 1 1 0 5 1
netname=EE
}
N 61000 47700 61000 47500 4
N 66700 47500 66700 47700 4
N 64800 47500 64800 47700 4
N 62900 47500 62900 47700 4
