// Seed: 2788050334
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor [1 : ""] id_10;
  wire id_11;
  assign id_10 = -1 == id_8;
  module_0 modCall_1 ();
  assign id_5 = id_11;
endmodule
module module_2 (
    input wor id_0
    , id_2
);
  logic [-1  ==  -1 'b0 : 'b0] id_3, id_4, id_5, id_6;
  logic id_7;
  module_0 modCall_1 ();
endmodule
