<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.1.350.6

Sun Apr 28 22:32:06 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt clappyBird_impl_1.tw1 clappyBird_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock pll_inst/lscc_pll_inst/clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_3>4.1.3  Setup Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_3>4.2.3  Hold Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "pll_inst/lscc_pll_inst/clk"</big></U></B>

create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
    Clock pll_inst/lscc_pll_inst/clk    |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
    Clock pll_inst/lscc_pll_inst/clk    |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE                                                              
                                        |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"</big></U></B>

create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|             Target |          39.800 ns |         25.126 MHz 
                                            | Actual (all paths) |               ---- |               ---- 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk            |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                            |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL"</big></U></B>

create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          39.800 ns |         25.126 MHz 
                                              | Actual (all paths) |          11.856 ns |         84.345 MHz 
-------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk              |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 14.9182%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {pll_inst/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nst/clk} -period 20.8333333333333 [get_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nets clk]</A>                               |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |       20       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sourc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>e [get_pins {pll_inst/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>LL_B/REFERENCECLK}] -multiply_by 67 -di</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>vide_by 128 [get_pins {pll_inst/lscc_pl</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>l_inst/u_PLL_B/OUTGLOBAL }] </A>            |   39.800 ns |   27.944 ns |   11   |   11.856 ns |  84.345 MHz |       38       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>lscc_pll_inst.u_PLL_B/OUTCORE} -source </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>[get_pins {pll_inst/lscc_pll_inst/u_PLL</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>_B/REFERENCECLK}] -multiply_by 67 -divi</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>de_by 128 [get_pins {pll_inst/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>inst/u_PLL_B/OUTCORE }] </A>                |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_state_inst/forty_eight_mhz_counter_181_190__i19/D              
                                         |    0.296 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i18/D              
                                         |    1.212 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i17/D              
                                         |    2.128 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i16/D              
                                         |    3.044 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i15/D              
                                         |    3.960 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i14/D              
                                         |    4.876 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i13/D              
                                         |    5.792 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i12/D              
                                         |    6.708 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i11/D              
                                         |    7.624 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i10/D              
                                         |    8.540 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {pll_inst/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nst/clk} -period 20.8333333333333 [get_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nets clk]</A>                               |    0.000 ns |    2.841 ns |    2   |        ---- |        ---- |       20       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sourc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>e [get_pins {pll_inst/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>LL_B/REFERENCECLK}] -multiply_by 67 -di</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>vide_by 128 [get_pins {pll_inst/lscc_pl</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>l_inst/u_PLL_B/OUTGLOBAL }] </A>            |    0.000 ns |    3.118 ns |    2   |        ---- |        ---- |       38       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>lscc_pll_inst.u_PLL_B/OUTCORE} -source </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>[get_pins {pll_inst/lscc_pll_inst/u_PLL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>_B/REFERENCECLK}] -multiply_by 67 -divi</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>de_by 128 [get_pins {pll_inst/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>inst/u_PLL_B/OUTCORE }] </A>                |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_state_inst/forty_eight_mhz_counter_181_190__i18/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i17/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i16/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i15/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i14/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i13/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i12/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i11/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i10/D              
                                         |    2.841 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i9/D              
                                         |    2.841 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
game_state_inst/is_over_98/Q            |    No arrival or required
game_state_inst/bird_y_pos_i0_i0/Q      |    No arrival or required
game_state_inst/bird_y_pos_i0_i3/Q      |    No arrival or required
game_state_inst/bird_y_pos_i0_i1/Q      |    No arrival or required
game_state_inst/bird_y_pos_i0_i2/Q      |    No arrival or required
game_state_inst/pipe_x_start_182__i9/Q  |    No arrival or required
game_state_inst/pipe_x_start_182__i8/Q  |    No arrival or required
game_state_inst/wait_counter_183__i9/Q  |    No arrival or required
game_state_inst/wait_counter_183__i7/Q  |    No arrival or required
game_state_inst/pipe_x_start_182__i7/Q  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        30
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{game_state_inst/pipe_x_start_182__i8/SR   game_state_inst/pipe_x_start_182__i9/SR}                           
                                        |    No arrival or required
{game_state_inst/pipe_x_start_182__i6/SR   game_state_inst/pipe_x_start_182__i7/SR}                           
                                        |    No arrival or required
{game_state_inst/pipe_x_start_182__i4/SR   game_state_inst/pipe_x_start_182__i5/SR}                           
                                        |    No arrival or required
{game_state_inst/pipe_x_start_182__i2/SR   game_state_inst/pipe_x_start_182__i3/SR}                           
                                        |    No arrival or required
game_state_inst/pipe_x_start_182__i1/SR |    No arrival or required
game_state_inst/bird_y_pos_i0_i0/D      |    No arrival or required
game_state_inst/bird_y_pos_i0_i9/SP     |    No arrival or required
{game_state_inst/bird_y_pos_i0_i7/SP   game_state_inst/bird_y_pos_i0_i8/SP}                           
                                        |    No arrival or required
{game_state_inst/bird_y_pos_i0_i5/SP   game_state_inst/bird_y_pos_i0_i6/SP}                           
                                        |    No arrival or required
{game_state_inst/bird_y_pos_i0_i3/SP   game_state_inst/bird_y_pos_i0_i4/SP}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        53
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
clappy                                  |                     input
PLL_out                                 |                    output
VSYNC                                   |                    output
HSYNC                                   |                    output
RGB[5]                                  |                    output
RGB[4]                                  |                    output
RGB[3]                                  |                    output
RGB[2]                                  |                    output
RGB[0]                                  |                    output
RGB[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i19/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 21
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.296 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              20.338
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 21.334

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.139  2       
game_state_inst/n8992                                     NET DELAY            0.638        15.777  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.055  2       
game_state_inst/n6369                                     NET DELAY            0.638        16.693  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.971  2       
game_state_inst/n8995                                     NET DELAY            0.638        17.609  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.887  2       
game_state_inst/n6371                                     NET DELAY            0.638        18.525  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.803  2       
game_state_inst/n8998                                     NET DELAY            0.638        19.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.719  2       
game_state_inst/n6373                                     NET DELAY            0.638        20.357  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_21/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_21/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.834  1       
game_state_inst/n85[19]                                   NET DELAY            0.500        21.334  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i18/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 20
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.212 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              19.422
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 20.418

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.139  2       
game_state_inst/n8992                                     NET DELAY            0.638        15.777  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.055  2       
game_state_inst/n6369                                     NET DELAY            0.638        16.693  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.971  2       
game_state_inst/n8995                                     NET DELAY            0.638        17.609  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.887  2       
game_state_inst/n6371                                     NET DELAY            0.638        18.525  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.803  2       
game_state_inst/n8998                                     NET DELAY            0.638        19.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.918  1       
game_state_inst/n85[18]                                   NET DELAY            0.500        20.418  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i17/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 19
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 2.128 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              18.506
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 19.502

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.139  2       
game_state_inst/n8992                                     NET DELAY            0.638        15.777  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.055  2       
game_state_inst/n6369                                     NET DELAY            0.638        16.693  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.971  2       
game_state_inst/n8995                                     NET DELAY            0.638        17.609  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.887  2       
game_state_inst/n6371                                     NET DELAY            0.638        18.525  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        19.002  1       
game_state_inst/n85[17]                                   NET DELAY            0.500        19.502  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i16/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 18
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.044 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              17.590
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 18.586

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.139  2       
game_state_inst/n8992                                     NET DELAY            0.638        15.777  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.055  2       
game_state_inst/n6369                                     NET DELAY            0.638        16.693  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.971  2       
game_state_inst/n8995                                     NET DELAY            0.638        17.609  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.086  1       
game_state_inst/n85[16]                                   NET DELAY            0.500        18.586  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i15/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 17
Delay Ratio      : 63.4% (route), 36.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.960 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              16.674
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 17.670

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.139  2       
game_state_inst/n8992                                     NET DELAY            0.638        15.777  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.055  2       
game_state_inst/n6369                                     NET DELAY            0.638        16.693  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        17.170  1       
game_state_inst/n85[15]                                   NET DELAY            0.500        17.670  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i14/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 16
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.876 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              15.758
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 16.754

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.139  2       
game_state_inst/n8992                                     NET DELAY            0.638        15.777  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.254  1       
game_state_inst/n85[14]                                   NET DELAY            0.500        16.754  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i13/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 62.6% (route), 37.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.792 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              14.842
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 15.838

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.223  2       
game_state_inst/n6367                                     NET DELAY            0.638        14.861  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        15.338  1       
game_state_inst/n85[13]                                   NET DELAY            0.500        15.838  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i12/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 14
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.708 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              13.926
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 14.922

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.307  2       
game_state_inst/n8989                                     NET DELAY            0.638        13.945  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        14.422  1       
game_state_inst/n85[12]                                   NET DELAY            0.500        14.922  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i11/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 13
Delay Ratio      : 61.6% (route), 38.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.624 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              13.010
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 14.006

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.391  2       
game_state_inst/n6365                                     NET DELAY            0.638        13.029  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.506  1       
game_state_inst/n85[11]                                   NET DELAY            0.500        14.006  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i10/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 12
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.540 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      21.630

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       0.996
+ Data Path Delay                                              12.094
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 13.090

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.387  1       
game_state_inst/n149[0]                                   NET DELAY            0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.231  2       
game_state_inst/n6355                                     NET DELAY            0.638         3.869  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.147  2       
game_state_inst/n8974                                     NET DELAY            0.638         4.785  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.063  2       
game_state_inst/n6357                                     NET DELAY            0.638         5.701  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.979  2       
game_state_inst/n8977                                     NET DELAY            0.638         6.617  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.895  2       
game_state_inst/n6359                                     NET DELAY            0.638         7.533  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.811  2       
game_state_inst/n8980                                     NET DELAY            0.638         8.449  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.727  2       
game_state_inst/n6361                                     NET DELAY            0.638         9.365  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.643  2       
game_state_inst/n8983                                     NET DELAY            0.638        10.281  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.559  2       
game_state_inst/n6363                                     NET DELAY            0.638        11.197  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.475  2       
game_state_inst/n8986                                     NET DELAY            0.638        12.113  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        12.590  1       
game_state_inst/n85[10]                                   NET DELAY            0.500        13.090  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i0/Q
Path End         : vga_inst/row_num_180__i9/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 11
Delay Ratio      : 61.9% (route), 38.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.944 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                            11.657
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               13.799

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_180__i0/CK->vga_inst/row_num_180__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  11      
row_num[0]                                                NET DELAY            0.979         4.512  1       
vga_inst/row_num_180_add_4_1/C1->vga_inst/row_num_180_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.856  2       
vga_inst/n6311                                            NET DELAY            0.638         5.494  1       
vga_inst/row_num_180_add_4_3/CI0->vga_inst/row_num_180_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.772  2       
vga_inst/n8902                                            NET DELAY            0.638         6.410  1       
vga_inst/row_num_180_add_4_3/CI1->vga_inst/row_num_180_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.688  2       
vga_inst/n6313                                            NET DELAY            0.638         7.326  1       
vga_inst/row_num_180_add_4_5/CI0->vga_inst/row_num_180_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.604  2       
vga_inst/n8905                                            NET DELAY            0.638         8.242  1       
vga_inst/row_num_180_add_4_5/CI1->vga_inst/row_num_180_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.520  2       
vga_inst/n6315                                            NET DELAY            0.638         9.158  1       
vga_inst/row_num_180_add_4_7/CI0->vga_inst/row_num_180_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.436  2       
vga_inst/n8908                                            NET DELAY            0.638        10.074  1       
vga_inst/row_num_180_add_4_7/CI1->vga_inst/row_num_180_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.352  2       
vga_inst/n6317                                            NET DELAY            0.638        10.990  1       
vga_inst/row_num_180_add_4_9/CI0->vga_inst/row_num_180_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.268  2       
vga_inst/n8911                                            NET DELAY            0.638        11.906  1       
vga_inst/row_num_180_add_4_9/CI1->vga_inst/row_num_180_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.184  2       
vga_inst/n6319                                            NET DELAY            0.638        12.822  1       
vga_inst/row_num_180_add_4_11/D0->vga_inst/row_num_180_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.299  1       
vga_inst/n45[9]                                           NET DELAY            0.500        13.799  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i9/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 11
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.146 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                            11.455
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               13.597

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  4       
col_num[0]                                                NET DELAY            0.777         4.310  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.654  2       
vga_inst/n6344                                            NET DELAY            0.638         5.292  1       
vga_inst/col_num_178_add_4_3/CI0->vga_inst/col_num_178_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.570  2       
vga_inst/n8956                                            NET DELAY            0.638         6.208  1       
vga_inst/col_num_178_add_4_3/CI1->vga_inst/col_num_178_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.486  2       
vga_inst/n6346                                            NET DELAY            0.638         7.124  1       
vga_inst/col_num_178_add_4_5/CI0->vga_inst/col_num_178_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.402  2       
vga_inst/n8959                                            NET DELAY            0.638         8.040  1       
vga_inst/col_num_178_add_4_5/CI1->vga_inst/col_num_178_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.318  2       
vga_inst/n6348                                            NET DELAY            0.638         8.956  1       
vga_inst/col_num_178_add_4_7/CI0->vga_inst/col_num_178_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.234  2       
vga_inst/n8962                                            NET DELAY            0.638         9.872  1       
vga_inst/col_num_178_add_4_7/CI1->vga_inst/col_num_178_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.150  2       
vga_inst/n6350                                            NET DELAY            0.638        10.788  1       
vga_inst/col_num_178_add_4_9/CI0->vga_inst/col_num_178_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.066  2       
vga_inst/n8965                                            NET DELAY            0.638        11.704  1       
vga_inst/col_num_178_add_4_9/CI1->vga_inst/col_num_178_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.982  2       
vga_inst/n6352                                            NET DELAY            0.638        12.620  1       
vga_inst/col_num_178_add_4_11/D0->vga_inst/col_num_178_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.097  1       
vga_inst/n45_adj_471[9]                                   NET DELAY            0.500        13.597  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i0/Q
Path End         : vga_inst/row_num_180__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 10
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.860 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                            10.741
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               12.883

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_180__i0/CK->vga_inst/row_num_180__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  11      
row_num[0]                                                NET DELAY            0.979         4.512  1       
vga_inst/row_num_180_add_4_1/C1->vga_inst/row_num_180_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.856  2       
vga_inst/n6311                                            NET DELAY            0.638         5.494  1       
vga_inst/row_num_180_add_4_3/CI0->vga_inst/row_num_180_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.772  2       
vga_inst/n8902                                            NET DELAY            0.638         6.410  1       
vga_inst/row_num_180_add_4_3/CI1->vga_inst/row_num_180_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.688  2       
vga_inst/n6313                                            NET DELAY            0.638         7.326  1       
vga_inst/row_num_180_add_4_5/CI0->vga_inst/row_num_180_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.604  2       
vga_inst/n8905                                            NET DELAY            0.638         8.242  1       
vga_inst/row_num_180_add_4_5/CI1->vga_inst/row_num_180_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.520  2       
vga_inst/n6315                                            NET DELAY            0.638         9.158  1       
vga_inst/row_num_180_add_4_7/CI0->vga_inst/row_num_180_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.436  2       
vga_inst/n8908                                            NET DELAY            0.638        10.074  1       
vga_inst/row_num_180_add_4_7/CI1->vga_inst/row_num_180_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.352  2       
vga_inst/n6317                                            NET DELAY            0.638        10.990  1       
vga_inst/row_num_180_add_4_9/CI0->vga_inst/row_num_180_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.268  2       
vga_inst/n8911                                            NET DELAY            0.638        11.906  1       
vga_inst/row_num_180_add_4_9/D1->vga_inst/row_num_180_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        12.383  1       
vga_inst/n45[8]                                           NET DELAY            0.500        12.883  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 10
Delay Ratio      : 60.5% (route), 39.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.062 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                            10.539
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               12.681

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  4       
col_num[0]                                                NET DELAY            0.777         4.310  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.654  2       
vga_inst/n6344                                            NET DELAY            0.638         5.292  1       
vga_inst/col_num_178_add_4_3/CI0->vga_inst/col_num_178_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.570  2       
vga_inst/n8956                                            NET DELAY            0.638         6.208  1       
vga_inst/col_num_178_add_4_3/CI1->vga_inst/col_num_178_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.486  2       
vga_inst/n6346                                            NET DELAY            0.638         7.124  1       
vga_inst/col_num_178_add_4_5/CI0->vga_inst/col_num_178_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.402  2       
vga_inst/n8959                                            NET DELAY            0.638         8.040  1       
vga_inst/col_num_178_add_4_5/CI1->vga_inst/col_num_178_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.318  2       
vga_inst/n6348                                            NET DELAY            0.638         8.956  1       
vga_inst/col_num_178_add_4_7/CI0->vga_inst/col_num_178_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.234  2       
vga_inst/n8962                                            NET DELAY            0.638         9.872  1       
vga_inst/col_num_178_add_4_7/CI1->vga_inst/col_num_178_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.150  2       
vga_inst/n6350                                            NET DELAY            0.638        10.788  1       
vga_inst/col_num_178_add_4_9/CI0->vga_inst/col_num_178_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.066  2       
vga_inst/n8965                                            NET DELAY            0.638        11.704  1       
vga_inst/col_num_178_add_4_9/D1->vga_inst/col_num_178_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        12.181  1       
vga_inst/n45_adj_471[8]                                   NET DELAY            0.500        12.681  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i0/Q
Path End         : vga_inst/row_num_180__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 60.5% (route), 39.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.776 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                             9.825
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               11.967

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_180__i0/CK->vga_inst/row_num_180__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  11      
row_num[0]                                                NET DELAY            0.979         4.512  1       
vga_inst/row_num_180_add_4_1/C1->vga_inst/row_num_180_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.856  2       
vga_inst/n6311                                            NET DELAY            0.638         5.494  1       
vga_inst/row_num_180_add_4_3/CI0->vga_inst/row_num_180_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.772  2       
vga_inst/n8902                                            NET DELAY            0.638         6.410  1       
vga_inst/row_num_180_add_4_3/CI1->vga_inst/row_num_180_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.688  2       
vga_inst/n6313                                            NET DELAY            0.638         7.326  1       
vga_inst/row_num_180_add_4_5/CI0->vga_inst/row_num_180_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.604  2       
vga_inst/n8905                                            NET DELAY            0.638         8.242  1       
vga_inst/row_num_180_add_4_5/CI1->vga_inst/row_num_180_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.520  2       
vga_inst/n6315                                            NET DELAY            0.638         9.158  1       
vga_inst/row_num_180_add_4_7/CI0->vga_inst/row_num_180_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.436  2       
vga_inst/n8908                                            NET DELAY            0.638        10.074  1       
vga_inst/row_num_180_add_4_7/CI1->vga_inst/row_num_180_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.352  2       
vga_inst/n6317                                            NET DELAY            0.638        10.990  1       
vga_inst/row_num_180_add_4_9/D0->vga_inst/row_num_180_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        11.467  1       
vga_inst/n45[7]                                           NET DELAY            0.500        11.967  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 59.7% (route), 40.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.978 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                             9.623
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               11.765

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  4       
col_num[0]                                                NET DELAY            0.777         4.310  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.654  2       
vga_inst/n6344                                            NET DELAY            0.638         5.292  1       
vga_inst/col_num_178_add_4_3/CI0->vga_inst/col_num_178_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.570  2       
vga_inst/n8956                                            NET DELAY            0.638         6.208  1       
vga_inst/col_num_178_add_4_3/CI1->vga_inst/col_num_178_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.486  2       
vga_inst/n6346                                            NET DELAY            0.638         7.124  1       
vga_inst/col_num_178_add_4_5/CI0->vga_inst/col_num_178_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.402  2       
vga_inst/n8959                                            NET DELAY            0.638         8.040  1       
vga_inst/col_num_178_add_4_5/CI1->vga_inst/col_num_178_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.318  2       
vga_inst/n6348                                            NET DELAY            0.638         8.956  1       
vga_inst/col_num_178_add_4_7/CI0->vga_inst/col_num_178_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.234  2       
vga_inst/n8962                                            NET DELAY            0.638         9.872  1       
vga_inst/col_num_178_add_4_7/CI1->vga_inst/col_num_178_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.150  2       
vga_inst/n6350                                            NET DELAY            0.638        10.788  1       
vga_inst/col_num_178_add_4_9/D0->vga_inst/col_num_178_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        11.265  1       
vga_inst/n45_adj_471[7]                                   NET DELAY            0.500        11.765  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i0/Q
Path End         : vga_inst/row_num_180__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 8
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 30.692 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                             8.909
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               11.051

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_180__i0/CK->vga_inst/row_num_180__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  11      
row_num[0]                                                NET DELAY            0.979         4.512  1       
vga_inst/row_num_180_add_4_1/C1->vga_inst/row_num_180_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.856  2       
vga_inst/n6311                                            NET DELAY            0.638         5.494  1       
vga_inst/row_num_180_add_4_3/CI0->vga_inst/row_num_180_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.772  2       
vga_inst/n8902                                            NET DELAY            0.638         6.410  1       
vga_inst/row_num_180_add_4_3/CI1->vga_inst/row_num_180_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.688  2       
vga_inst/n6313                                            NET DELAY            0.638         7.326  1       
vga_inst/row_num_180_add_4_5/CI0->vga_inst/row_num_180_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.604  2       
vga_inst/n8905                                            NET DELAY            0.638         8.242  1       
vga_inst/row_num_180_add_4_5/CI1->vga_inst/row_num_180_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.520  2       
vga_inst/n6315                                            NET DELAY            0.638         9.158  1       
vga_inst/row_num_180_add_4_7/CI0->vga_inst/row_num_180_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.436  2       
vga_inst/n8908                                            NET DELAY            0.638        10.074  1       
vga_inst/row_num_180_add_4_7/D1->vga_inst/row_num_180_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        10.551  1       
vga_inst/n45[6]                                           NET DELAY            0.500        11.051  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 8
Delay Ratio      : 58.6% (route), 41.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 30.894 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                             8.707
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               10.849

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  4       
col_num[0]                                                NET DELAY            0.777         4.310  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.654  2       
vga_inst/n6344                                            NET DELAY            0.638         5.292  1       
vga_inst/col_num_178_add_4_3/CI0->vga_inst/col_num_178_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.570  2       
vga_inst/n8956                                            NET DELAY            0.638         6.208  1       
vga_inst/col_num_178_add_4_3/CI1->vga_inst/col_num_178_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.486  2       
vga_inst/n6346                                            NET DELAY            0.638         7.124  1       
vga_inst/col_num_178_add_4_5/CI0->vga_inst/col_num_178_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.402  2       
vga_inst/n8959                                            NET DELAY            0.638         8.040  1       
vga_inst/col_num_178_add_4_5/CI1->vga_inst/col_num_178_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.318  2       
vga_inst/n6348                                            NET DELAY            0.638         8.956  1       
vga_inst/col_num_178_add_4_7/CI0->vga_inst/col_num_178_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.234  2       
vga_inst/n8962                                            NET DELAY            0.638         9.872  1       
vga_inst/col_num_178_add_4_7/D1->vga_inst/col_num_178_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        10.349  1       
vga_inst/n45_adj_471[6]                                   NET DELAY            0.500        10.849  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i0/Q
Path End         : vga_inst/row_num_180__i5/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 7
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 31.608 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.142
+ Data Path Delay                                                             7.993
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               10.135

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_180__i0/CK->vga_inst/row_num_180__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  11      
row_num[0]                                                NET DELAY            0.979         4.512  1       
vga_inst/row_num_180_add_4_1/C1->vga_inst/row_num_180_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.856  2       
vga_inst/n6311                                            NET DELAY            0.638         5.494  1       
vga_inst/row_num_180_add_4_3/CI0->vga_inst/row_num_180_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.772  2       
vga_inst/n8902                                            NET DELAY            0.638         6.410  1       
vga_inst/row_num_180_add_4_3/CI1->vga_inst/row_num_180_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.688  2       
vga_inst/n6313                                            NET DELAY            0.638         7.326  1       
vga_inst/row_num_180_add_4_5/CI0->vga_inst/row_num_180_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.604  2       
vga_inst/n8905                                            NET DELAY            0.638         8.242  1       
vga_inst/row_num_180_add_4_5/CI1->vga_inst/row_num_180_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.520  2       
vga_inst/n6315                                            NET DELAY            0.638         9.158  1       
vga_inst/row_num_180_add_4_7/D0->vga_inst/row_num_180_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         9.635  1       
vga_inst/n45[5]                                           NET DELAY            0.500        10.135  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i5/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 7
Delay Ratio      : 57.3% (route), 42.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 31.810 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.743

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            7.791
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               9.933

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.533  4       
col_num[0]                                                NET DELAY            0.777         4.310  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.654  2       
vga_inst/n6344                                            NET DELAY            0.638         5.292  1       
vga_inst/col_num_178_add_4_3/CI0->vga_inst/col_num_178_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.570  2       
vga_inst/n8956                                            NET DELAY            0.638         6.208  1       
vga_inst/col_num_178_add_4_3/CI1->vga_inst/col_num_178_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.486  2       
vga_inst/n6346                                            NET DELAY            0.638         7.124  1       
vga_inst/col_num_178_add_4_5/CI0->vga_inst/col_num_178_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.402  2       
vga_inst/n8959                                            NET DELAY            0.638         8.040  1       
vga_inst/col_num_178_add_4_5/CI1->vga_inst/col_num_178_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.318  2       
vga_inst/n6348                                            NET DELAY            0.638         8.956  1       
vga_inst/col_num_178_add_4_7/D0->vga_inst/col_num_178_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         9.433  1       
vga_inst/n45_adj_471[5]                                   NET DELAY            0.500         9.933  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_3"></A><A href=#Timing_rpt_SetupSummaryConstraint_3>4.1.3  Setup path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i18/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i18/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i17/CK   game_state_inst/forty_eight_mhz_counter_181_190__i18/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i18/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.387  1       
game_state_inst/n149[18]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.337  1       
game_state_inst/n85[18]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i17/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i17/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i17/CK   game_state_inst/forty_eight_mhz_counter_181_190__i18/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i17/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.387  1       
game_state_inst/n149[17]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.337  1       
game_state_inst/n85[17]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i16/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i16/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i15/CK   game_state_inst/forty_eight_mhz_counter_181_190__i16/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i16/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.387  1       
game_state_inst/n149[16]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.337  1       
game_state_inst/n85[16]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i15/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i15/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i15/CK   game_state_inst/forty_eight_mhz_counter_181_190__i16/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i15/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.387  1       
game_state_inst/n149[15]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.337  1       
game_state_inst/n85[15]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i14/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i14/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i13/CK   game_state_inst/forty_eight_mhz_counter_181_190__i14/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i14/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.387  1       
game_state_inst/n149[14]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.337  1       
game_state_inst/n85[14]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i13/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i13/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i13/CK   game_state_inst/forty_eight_mhz_counter_181_190__i14/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i13/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.387  1       
game_state_inst/n149[13]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.337  1       
game_state_inst/n85[13]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i12/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i12/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i11/CK   game_state_inst/forty_eight_mhz_counter_181_190__i12/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i12/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.387  1       
game_state_inst/n149[12]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.337  1       
game_state_inst/n85[12]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i11/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i11/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i11/CK   game_state_inst/forty_eight_mhz_counter_181_190__i12/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i11/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.387  1       
game_state_inst/n149[11]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.337  1       
game_state_inst/n85[11]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i10/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i10/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i9/CK   game_state_inst/forty_eight_mhz_counter_181_190__i10/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i10/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.387  1       
game_state_inst/n149[10]                                  NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.337  1       
game_state_inst/n85[10]                                   NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i9/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i9/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        0.996
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       0.996

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      0.996
+ Data Path Delay                                              2.841
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 3.837

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i9/CK   game_state_inst/forty_eight_mhz_counter_181_190__i10/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.387  1       
game_state_inst/n149[9]                                   NET DELAY        0.500         2.887  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.337  1       
game_state_inst/n85[9]                                    NET DELAY        0.500         3.837  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i0/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 41.0% (route), 59.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.118 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.118
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.260

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.533  4       
col_num[0]                                                NET DELAY        0.777         4.310  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.760  1       
vga_inst/n45_adj_471[0]                                   NET DELAY        0.500         5.260  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i2/Q
Path End         : vga_inst/col_num_178__i2/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 43.0% (route), 57.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.230 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.230
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.372

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i1/CK   vga_inst/col_num_178__i2/CK}->vga_inst/col_num_178__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.533  7       
col_num[2]                                                NET DELAY        0.889         4.422  1       
vga_inst/col_num_178_add_4_3/C1->vga_inst/col_num_178_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.872  1       
vga_inst/n45_adj_471[2]                                   NET DELAY        0.500         5.372  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i1/Q
Path End         : vga_inst/col_num_178__i1/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 43.0% (route), 57.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.230 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.230
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.372

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i1/CK   vga_inst/col_num_178__i2/CK}->vga_inst/col_num_178__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.533  7       
col_num[1]                                                NET DELAY        0.889         4.422  1       
vga_inst/col_num_178_add_4_3/C0->vga_inst/col_num_178_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.872  1       
vga_inst/n45_adj_471[1]                                   NET DELAY        0.500         5.372  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i6/Q
Path End         : vga_inst/col_num_178__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.280 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.280
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.422

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i5/CK   vga_inst/col_num_178__i6/CK}->vga_inst/col_num_178__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.533  9       
col_num[6]                                                NET DELAY        0.939         4.472  1       
vga_inst/col_num_178_add_4_7/C1->vga_inst/col_num_178_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.922  1       
vga_inst/n45_adj_471[6]                                   NET DELAY        0.500         5.422  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : vga_inst/col_num_178__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.280 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.280
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.422

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.533  9       
col_num[7]                                                NET DELAY        0.939         4.472  1       
vga_inst/col_num_178_add_4_9/C0->vga_inst/col_num_178_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.922  1       
vga_inst/n45_adj_471[7]                                   NET DELAY        0.500         5.422  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i4/Q
Path End         : vga_inst/col_num_178__i4/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.280 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.280
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.422

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i3/CK   vga_inst/col_num_178__i4/CK}->vga_inst/col_num_178__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.533  9       
col_num[4]                                                NET DELAY        0.939         4.472  1       
vga_inst/col_num_178_add_4_5/C1->vga_inst/col_num_178_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.922  1       
vga_inst/n45_adj_471[4]                                   NET DELAY        0.500         5.422  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i3/Q
Path End         : vga_inst/col_num_178__i3/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.280 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.280
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.422

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i3/CK   vga_inst/col_num_178__i4/CK}->vga_inst/col_num_178__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.533  9       
col_num[3]                                                NET DELAY        0.939         4.472  1       
vga_inst/col_num_178_add_4_5/C0->vga_inst/col_num_178_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.922  1       
vga_inst/n45_adj_471[3]                                   NET DELAY        0.500         5.422  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i8/Q
Path End         : vga_inst/row_num_180__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 44.5% (route), 55.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.320 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.320
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.462

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_180__i7/CK   vga_inst/row_num_180__i8/CK}->vga_inst/row_num_180__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.533  11      
row_num[8]                                                NET DELAY        0.979         4.512  1       
vga_inst/row_num_180_add_4_9/C1->vga_inst/row_num_180_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.962  1       
vga_inst/n45[8]                                           NET DELAY        0.500         5.462  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i7/Q
Path End         : vga_inst/row_num_180__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 44.5% (route), 55.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.320 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.320
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.462

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_180__i7/CK   vga_inst/row_num_180__i8/CK}->vga_inst/row_num_180__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.533  11      
row_num[7]                                                NET DELAY        0.979         4.512  1       
vga_inst/row_num_180_add_4_9/C0->vga_inst/row_num_180_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.962  1       
vga_inst/n45[7]                                           NET DELAY        0.500         5.462  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i8/Q
Path End         : vga_inst/col_num_178__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 44.5% (route), 55.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.320 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      2.142
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     2.142

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    2.142
+ Data Path Delay                                                            3.320
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               5.462

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.533  11      
col_num[8]                                                NET DELAY        0.979         4.512  1       
vga_inst/col_num_178_add_4_9/C1->vga_inst/col_num_178_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.962  1       
vga_inst/n45_adj_471[8]                                   NET DELAY        0.500         5.462  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  12      
clk                                                       NET DELAY      0.996         0.996  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.996  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.146  12      
clk2                                                      NET DELAY      0.996         2.142  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_3"></A><A href=#Timing_rpt_HoldSummaryConstraint_3>4.2.3  Hold path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
