{'rxStatRegPlus': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
                   'CLines': [[None, None, '315:C'], [None, None, '315:C']],
                   'Clocked': True,
                   'DDeps': [['rxStatRegPlus_tmp'], []],
                   'DLines': ['318:D', '316:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd29ac5ff90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd29ac5fd10>]},
 'rxStatRegPlus_tmp': {'CDeps': [[],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 [],
                                 []],
                       'CLines': [[],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  [],
                                  []],
                       'Clocked': False,
                       'DDeps': [['good_frame_get'],
                                 ['crc_check_invalid'],
                                 ['broad_valid', 'good_frame_get'],
                                 ['multi_valid', 'good_frame_get'],
                                 ['padded_frame', 'good_frame_get'],
                                 ['length_65_127', 'good_frame_get'],
                                 ['length_128_255', 'good_frame_get'],
                                 ['length_256_511', 'good_frame_get'],
                                 ['length_512_1023', 'good_frame_get'],
                                 ['length_1024_max', 'good_frame_get'],
                                 ['pause_frame', 'good_frame_get'],
                                 ['large_error'],
                                 ['pause_frame', 'good_frame_get'],
                                 [],
                                 ['jumbo_frame', 'good_frame_get'],
                                 ['small_error'],
                                 ['receiving', 'get_error_code'],
                                 ['receiving']],
                       'DLines': ['226:D',
                                  '231:D',
                                  '236:D',
                                  '241:D',
                                  '246:D',
                                  '251:D',
                                  '256:D',
                                  '261:D',
                                  '266:D',
                                  '271:D',
                                  '276:D',
                                  '281:D',
                                  '286:D',
                                  '291:D',
                                  '296:D',
                                  '301:D',
                                  '306:D',
                                  '311:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd29af09ed0>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29af09a10>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29af09b10>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac61190>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac61490>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac61790>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac61a90>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac61d90>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac600d0>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac603d0>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac60690>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac60890>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac60b50>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac60d50>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac5f050>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac5f250>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac5f510>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fd29ac5f710>]}}
