<html><body><samp><pre>
<!@TC:0>
#Build: Synplify Pro J-2015.03, Build 120R, Feb 24 2012
#install: D:\tools\Synopsys\fpga_J-2015.03
#OS: Windows 7 6.1
#Hostname: XHT-PC

#Implementation: rev_1

<a name=compilerReport13>$ Start of Compile</a>
#Fri Jan 18 16:14:55 2019

Synopsys Verilog Compiler, version comp201503rc, Build 056R, built Feb 25 2015
@N: : <!@TM:0> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: : <!@TM:0> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:0> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"D:\tools\Synopsys\fpga_J-2015.03\lib\xilinx\unisim_m10i.v"
@I::"D:\tools\Synopsys\fpga_J-2015.03\lib\xilinx\unisim.v"
@I::"D:\tools\Synopsys\fpga_J-2015.03\lib\vlog\hypermods.v"
@I::"D:\tools\Synopsys\fpga_J-2015.03\lib\vlog\umr_capim.v"
@I::"D:\tools\Synopsys\fpga_J-2015.03\lib\vlog\scemi_objects.v"
@I::"D:\tools\Synopsys\fpga_J-2015.03\lib\vlog\scemi_pipes.svh"
@I::"C:\ue\synplify\trigger_active.v"
Verilog syntax check successful!
Selecting top level module trigger_active
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\ue\synplify\trigger_active.v:28:7:28:21:@N:CG364:@XP_MSG">trigger_active.v(28)</a><!@TM:0> | Synthesizing module trigger_active

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 18 16:14:56 2019

###########################################################]
Pre-mapping Report

<a name=mapperReport14>Synopsys Xilinx Technology Pre-mapping, Version maprc, Build 2608R, Built Feb 25 2015 15:38:49</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Linked File: <a href="C:\ue\synplify\rev_1\proj_1_scck.rpt:@XP_FILE">proj_1_scck.rpt</a>
Printing clock  summary report in "C:\ue\synplify\rev_1\proj_1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:0> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:0> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=270  set on top level netlist trigger_active

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)



@S |Clock Summary
*****************

Start                  Requested      Requested     Clock        Clock                
Clock                  Frequency      Period        Type         Group                
--------------------------------------------------------------------------------------
trigger_active|clk     1713.8 MHz     0.584         inferred     Autoconstr_clkgroup_0
======================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\ue\synplify\trigger_active.v:68:1:68:7:@W:MT529:@XP_MSG">trigger_active.v(68)</a><!@TM:0> | Found inferred clock trigger_active|clk which controls 3 sequential elements including triggerl_sel_dly. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:0> | Writing default property annotation file C:\ue\synplify\rev_1\proj_1.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 130MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 18 16:14:58 2019

###########################################################]
Map & Optimize Report

<a name=mapperReport15>Synopsys Xilinx Technology Mapper, Version maprc, Build 2608R, Built Feb 25 2015 15:38:49</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:0> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:0> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Clock Buffers:
  Inserting Clock buffer for port clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.31ns		   2 /         3
   2		0h:00m:00s		    -0.31ns		   2 /         3



   3		0h:00m:00s		    -0.31ns		   2 /         3


   4		0h:00m:00s		    -0.31ns		   2 /         3

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:0> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)



<a name=clockReport16>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   3          triggerl_sel_dly
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 130MB)

Writing Analyst data base C:\ue\synplify\rev_1\proj_1.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)

Writing EDIF Netlist and constraint files
Writing XDC file C:\ue\synplify\rev_1\proj_1_edif.xdc
Starting XDC forward annotation..
J-2015.03

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 130MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:0> | Found inferred clock trigger_active|clk with period 0.76ns. Please declare a user-defined clock on object "p:clk"</font> 



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 18 16:15:00 2019
#


Top view:               trigger_active
Requested Frequency:    1323.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:0> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:0> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary17>Performance Summary </a>
*******************


Worst slack in design: -0.133

                       Requested      Estimated      Requested     Estimated                Clock        Clock                
Starting Clock         Frequency      Frequency      Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
trigger_active|clk     1323.8 MHz     1125.2 MHz     0.755         0.889         -0.133     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





<a name=clockRelationships18>Clock Relationships</a>
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
trigger_active|clk  trigger_active|clk  |  0.755       -0.133  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo19>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport20>Detailed Report for Clock: trigger_active|clk</a>
====================================



<a name=startingSlack21>Starting Points with Worst Slack</a>
********************************

                     Starting                                                     Arrival           
Instance             Reference              Type     Pin     Net                  Time        Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
triggerl_sel         trigger_active|clk     FD       Q       triggerl_sel         3.694       -0.133
triggerl_sel_dly     trigger_active|clk     FD       Q       triggerl_sel_dly     3.694       -0.133
====================================================================================================


<a name=endingSlack22>Ending Points with Worst Slack</a>
******************************

                     Starting                                                 Required           
Instance             Reference              Type     Pin     Net              Time         Slack 
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
dout_reg             trigger_active|clk     FD       D       dout_reg_4       4.133        -0.133
triggerl_sel_dly     trigger_active|clk     FD       D       triggerl_sel     4.069        0.013 
=================================================================================================



<a name=worstPaths23>Worst Path Information</a>
<a href="C:/ue/synplify/rev_1/proj_1.srr:srsfC:\ue\synplify\rev_1\proj_1.srs:fp:15084:15570:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.755
    - Setup time:                            -0.063
    + Clock delay at ending point:           3.315
    = Required time:                         4.133

    - Propagation time:                      0.952
    - Clock delay at starting point:         3.315
    = Slack (critical) :                     -0.133

    Number of logic level(s):                1
    Starting point:                          triggerl_sel / Q
    Ending point:                            dout_reg / D
    The start point is clocked by            trigger_active|clk [rising] on pin C
    The end   point is clocked by            trigger_active|clk [rising] on pin C

Instance / Net                Pin      Pin               Arrival     No. of    
Name               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
triggerl_sel       FD         Q        Out     0.379     3.694       -         
triggerl_sel       Net        -        -       0.363     -           2         
dout_reg_4         LUT3_L     I1       In      -         4.057       -         
dout_reg_4         LUT3_L     LO       Out     0.210     4.267       -         
dout_reg_4         Net        -        -       0.000     -           1         
dout_reg           FD         D        In      -         4.267       -         
===============================================================================
Total path delay (propagation time + setup) of 0.889 is 0.526(59.2%) logic and 0.363(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                            Pin      Pin               Arrival     No. of    
Name               Type                   Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
Start Clock :      trigger_active|clk                                                      
------------                                                                               
clk                Port                   clk      In      -         0.000       -         
clk                Net                    -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                  I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                  O        Out     1.007     1.007       -         
clk_ibuf_iso       Net                    -        -       0.600     -           1         
clk_ibuf           BUFG                   I        In      -         1.607       -         
clk_ibuf           BUFG                   O        Out     0.092     1.699       -         
clk_c              Net                    -        -       1.616     -           3         
triggerl_sel       FD                     C        In      -         3.315       -         
===========================================================================================


End clock path:

Instance / Net                            Pin      Pin               Arrival     No. of    
Name               Type                   Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
Start Clock :      trigger_active|clk                                                      
------------                                                                               
clk                Port                   clk      In      -         0.000       -         
clk                Net                    -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                  I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                  O        Out     1.007     1.007       -         
clk_ibuf_iso       Net                    -        -       0.600     -           1         
clk_ibuf           BUFG                   I        In      -         1.607       -         
clk_ibuf           BUFG                   O        Out     0.092     1.699       -         
clk_c              Net                    -        -       1.616     -           3         
dout_reg           FD                     C        In      -         3.315       -         
===========================================================================================


Path information for path number 2: 
      Requested Period:                      0.755
    - Setup time:                            -0.063
    + Clock delay at ending point:           3.315
    = Required time:                         4.133

    - Propagation time:                      0.952
    - Clock delay at starting point:         3.315
    = Slack (critical) :                     -0.133

    Number of logic level(s):                1
    Starting point:                          triggerl_sel_dly / Q
    Ending point:                            dout_reg / D
    The start point is clocked by            trigger_active|clk [rising] on pin C
    The end   point is clocked by            trigger_active|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                 Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
triggerl_sel_dly     FD         Q        Out     0.379     3.694       -         
triggerl_sel_dly     Net        -        -       0.363     -           1         
dout_reg_4           LUT3_L     I2       In      -         4.057       -         
dout_reg_4           LUT3_L     LO       Out     0.210     4.267       -         
dout_reg_4           Net        -        -       0.000     -           1         
dout_reg             FD         D        In      -         4.267       -         
=================================================================================
Total path delay (propagation time + setup) of 0.889 is 0.526(59.2%) logic and 0.363(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                 Type                   Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
Start Clock :        trigger_active|clk                                                      
------------                                                                                 
clk                  Port                   clk      In      -         0.000       -         
clk                  Net                    -        -       0.000     -           1         
clk_ibuf_iso         IBUFG                  I        In      -         0.000       -         
clk_ibuf_iso         IBUFG                  O        Out     1.007     1.007       -         
clk_ibuf_iso         Net                    -        -       0.600     -           1         
clk_ibuf             BUFG                   I        In      -         1.607       -         
clk_ibuf             BUFG                   O        Out     0.092     1.699       -         
clk_c                Net                    -        -       1.616     -           3         
triggerl_sel_dly     FD                     C        In      -         3.315       -         
=============================================================================================


End clock path:

Instance / Net                            Pin      Pin               Arrival     No. of    
Name               Type                   Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
Start Clock :      trigger_active|clk                                                      
------------                                                                               
clk                Port                   clk      In      -         0.000       -         
clk                Net                    -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                  I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                  O        Out     1.007     1.007       -         
clk_ibuf_iso       Net                    -        -       0.600     -           1         
clk_ibuf           BUFG                   I        In      -         1.607       -         
clk_ibuf           BUFG                   O        Out     0.092     1.699       -         
clk_c              Net                    -        -       1.616     -           3         
dout_reg           FD                     C        In      -         3.315       -         
===========================================================================================


Path information for path number 3: 
      Requested Period:                      0.755
    - Setup time:                            0.001
    + Clock delay at ending point:           3.315
    = Required time:                         4.069

    - Propagation time:                      0.742
    - Clock delay at starting point:         3.315
    = Slack (non-critical) :                 0.013

    Number of logic level(s):                0
    Starting point:                          triggerl_sel / Q
    Ending point:                            triggerl_sel_dly / D
    The start point is clocked by            trigger_active|clk [rising] on pin C
    The end   point is clocked by            trigger_active|clk [rising] on pin C

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
triggerl_sel         FD       Q        Out     0.379     3.694       -         
triggerl_sel         Net      -        -       0.363     -           2         
triggerl_sel_dly     FD       D        In      -         4.057       -         
===============================================================================
Total path delay (propagation time + setup) of 0.743 is 0.380(51.2%) logic and 0.363(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                            Pin      Pin               Arrival     No. of    
Name               Type                   Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
Start Clock :      trigger_active|clk                                                      
------------                                                                               
clk                Port                   clk      In      -         0.000       -         
clk                Net                    -        -       0.000     -           1         
clk_ibuf_iso       IBUFG                  I        In      -         0.000       -         
clk_ibuf_iso       IBUFG                  O        Out     1.007     1.007       -         
clk_ibuf_iso       Net                    -        -       0.600     -           1         
clk_ibuf           BUFG                   I        In      -         1.607       -         
clk_ibuf           BUFG                   O        Out     0.092     1.699       -         
clk_c              Net                    -        -       1.616     -           3         
triggerl_sel       FD                     C        In      -         3.315       -         
===========================================================================================


End clock path:

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                 Type                   Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
Start Clock :        trigger_active|clk                                                      
------------                                                                                 
clk                  Port                   clk      In      -         0.000       -         
clk                  Net                    -        -       0.000     -           1         
clk_ibuf_iso         IBUFG                  I        In      -         0.000       -         
clk_ibuf_iso         IBUFG                  O        Out     1.007     1.007       -         
clk_ibuf_iso         Net                    -        -       0.600     -           1         
clk_ibuf             BUFG                   I        In      -         1.607       -         
clk_ibuf             BUFG                   O        Out     0.092     1.699       -         
clk_c                Net                    -        -       1.616     -           3         
triggerl_sel_dly     FD                     C        In      -         3.315       -         
=============================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 130MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 130MB)

---------------------------------------
<a name=resourceUsage24>Resource Usage Report for trigger_active </a>

Mapping to part: xc7a100tfgg484-2
Cell usage:
FD              3 uses
LUT3            1 use
LUT6            1 use

I/O ports: 9
I/O primitives: 9
IBUF           7 uses
IBUFG          1 use
OBUF           1 use

BUFG           1 use

I/O Register bits:                  0
Register bits not including I/Os:   3 (0%)

Global Clock Buffers: 1 of 32 (3%)

Total load per clock:
   trigger_active|clk: 3

Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT3 + LUT6 
Distribution of All Consumed Luts 2 = 1 + 1 


 Number of unique control sets:              1


Region Summary:
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 130MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 18 16:15:00 2019

###########################################################]

</pre></samp></body></html>
