// Seed: 2007596558
module module_0 (
    input id_0,
    input logic id_1,
    inout id_2,
    input id_3,
    output logic id_4
);
  supply0 id_5;
  logic   id_6;
  always @(1'b0 or id_6, 1 or 1'd0) begin
    id_5[1] <= id_0;
  end
endmodule
