verilog work "N_bit_shift_register.v"
verilog work "shift_register_8bit.v"
