===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.1745 seconds

  ----Wall Time----  ----Name----
    3.4744 ( 12.3%)  FIR Parser
   10.5659 ( 37.5%)  'firrtl.circuit' Pipeline
    0.8521 (  3.0%)    LowerFIRRTLTypes
    7.1581 ( 25.4%)    'firrtl.module' Pipeline
    0.9354 (  3.3%)      ExpandWhens
    1.3384 (  4.8%)      CSE
    0.0238 (  0.1%)        (A) DominanceInfo
    4.8842 ( 17.3%)      SimpleCanonicalizer
    0.9052 (  3.2%)    IMConstProp
    0.4238 (  1.5%)    BlackBoxReader
    0.4137 (  1.5%)    'firrtl.module' Pipeline
    0.4137 (  1.5%)      CheckWidths
    2.5295 (  9.0%)  LowerFIRRTLToHW
    0.9871 (  3.5%)  HWMemSimImpl
    4.8797 ( 17.3%)  'hw.module' Pipeline
    0.9842 (  3.5%)    HWCleanup
    1.6315 (  5.8%)    CSE
    0.2552 (  0.9%)      (A) DominanceInfo
    2.2640 (  8.0%)    SimpleCanonicalizer
    1.1550 (  4.1%)  HWLegalizeNames
    0.8475 (  3.0%)  'hw.module' Pipeline
    0.8475 (  3.0%)    PrettifyVerilog
    1.5645 (  5.6%)  Output
    0.0054 (  0.0%)  Rest
   28.1745 (100.0%)  Total

{
  totalTime: 28.199,
  maxMemory: 677933056
}
