INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg_test'
