// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_to_float (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_0_address0,
        in_0_ce0,
        in_0_q0,
        in_1_address0,
        in_1_ce0,
        in_1_q0,
        in_2_address0,
        in_2_ce0,
        in_2_q0,
        in_3_address0,
        in_3_ce0,
        in_3_q0,
        in_4_address0,
        in_4_ce0,
        in_4_q0,
        in_5_address0,
        in_5_ce0,
        in_5_q0,
        in_6_address0,
        in_6_ce0,
        in_6_q0,
        in_7_address0,
        in_7_ce0,
        in_7_q0,
        in_8_address0,
        in_8_ce0,
        in_8_q0,
        in_9_address0,
        in_9_ce0,
        in_9_q0,
        in_10_address0,
        in_10_ce0,
        in_10_q0,
        in_11_address0,
        in_11_ce0,
        in_11_q0,
        in_12_address0,
        in_12_ce0,
        in_12_q0,
        in_13_address0,
        in_13_ce0,
        in_13_q0,
        in_14_address0,
        in_14_ce0,
        in_14_q0,
        in_15_address0,
        in_15_ce0,
        in_15_q0,
        in_16_address0,
        in_16_ce0,
        in_16_q0,
        in_17_address0,
        in_17_ce0,
        in_17_q0,
        in_18_address0,
        in_18_ce0,
        in_18_q0,
        in_19_address0,
        in_19_ce0,
        in_19_q0,
        in_20_address0,
        in_20_ce0,
        in_20_q0,
        in_21_address0,
        in_21_ce0,
        in_21_q0,
        in_22_address0,
        in_22_ce0,
        in_22_q0,
        in_23_address0,
        in_23_ce0,
        in_23_q0,
        in_24_address0,
        in_24_ce0,
        in_24_q0,
        in_25_address0,
        in_25_ce0,
        in_25_q0,
        in_26_address0,
        in_26_ce0,
        in_26_q0,
        in_27_address0,
        in_27_ce0,
        in_27_q0,
        in_28_address0,
        in_28_ce0,
        in_28_q0,
        in_29_address0,
        in_29_ce0,
        in_29_q0,
        in_30_address0,
        in_30_ce0,
        in_30_q0,
        in_31_address0,
        in_31_ce0,
        in_31_q0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] in_0_address0;
output   in_0_ce0;
input  [15:0] in_0_q0;
output  [4:0] in_1_address0;
output   in_1_ce0;
input  [15:0] in_1_q0;
output  [4:0] in_2_address0;
output   in_2_ce0;
input  [15:0] in_2_q0;
output  [4:0] in_3_address0;
output   in_3_ce0;
input  [15:0] in_3_q0;
output  [4:0] in_4_address0;
output   in_4_ce0;
input  [15:0] in_4_q0;
output  [4:0] in_5_address0;
output   in_5_ce0;
input  [15:0] in_5_q0;
output  [4:0] in_6_address0;
output   in_6_ce0;
input  [15:0] in_6_q0;
output  [4:0] in_7_address0;
output   in_7_ce0;
input  [15:0] in_7_q0;
output  [4:0] in_8_address0;
output   in_8_ce0;
input  [15:0] in_8_q0;
output  [4:0] in_9_address0;
output   in_9_ce0;
input  [15:0] in_9_q0;
output  [4:0] in_10_address0;
output   in_10_ce0;
input  [15:0] in_10_q0;
output  [4:0] in_11_address0;
output   in_11_ce0;
input  [15:0] in_11_q0;
output  [4:0] in_12_address0;
output   in_12_ce0;
input  [15:0] in_12_q0;
output  [4:0] in_13_address0;
output   in_13_ce0;
input  [15:0] in_13_q0;
output  [4:0] in_14_address0;
output   in_14_ce0;
input  [15:0] in_14_q0;
output  [4:0] in_15_address0;
output   in_15_ce0;
input  [15:0] in_15_q0;
output  [4:0] in_16_address0;
output   in_16_ce0;
input  [15:0] in_16_q0;
output  [4:0] in_17_address0;
output   in_17_ce0;
input  [15:0] in_17_q0;
output  [4:0] in_18_address0;
output   in_18_ce0;
input  [15:0] in_18_q0;
output  [4:0] in_19_address0;
output   in_19_ce0;
input  [15:0] in_19_q0;
output  [4:0] in_20_address0;
output   in_20_ce0;
input  [15:0] in_20_q0;
output  [4:0] in_21_address0;
output   in_21_ce0;
input  [15:0] in_21_q0;
output  [4:0] in_22_address0;
output   in_22_ce0;
input  [15:0] in_22_q0;
output  [4:0] in_23_address0;
output   in_23_ce0;
input  [15:0] in_23_q0;
output  [4:0] in_24_address0;
output   in_24_ce0;
input  [15:0] in_24_q0;
output  [4:0] in_25_address0;
output   in_25_ce0;
input  [15:0] in_25_q0;
output  [4:0] in_26_address0;
output   in_26_ce0;
input  [15:0] in_26_q0;
output  [4:0] in_27_address0;
output   in_27_ce0;
input  [15:0] in_27_q0;
output  [4:0] in_28_address0;
output   in_28_ce0;
input  [15:0] in_28_q0;
output  [4:0] in_29_address0;
output   in_29_ce0;
input  [15:0] in_29_q0;
output  [4:0] in_30_address0;
output   in_30_ce0;
input  [15:0] in_30_q0;
output  [4:0] in_31_address0;
output   in_31_ce0;
input  [15:0] in_31_q0;
output  [9:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [31:0] out_r_d1;

reg ap_idle;
reg in_0_ce0;
reg in_1_ce0;
reg in_2_ce0;
reg in_3_ce0;
reg in_4_ce0;
reg in_5_ce0;
reg in_6_ce0;
reg in_7_ce0;
reg in_8_ce0;
reg in_9_ce0;
reg in_10_ce0;
reg in_11_ce0;
reg in_12_ce0;
reg in_13_ce0;
reg in_14_ce0;
reg in_15_ce0;
reg in_16_ce0;
reg in_17_ce0;
reg in_18_ce0;
reg in_19_ce0;
reg in_20_ce0;
reg in_21_ce0;
reg in_22_ce0;
reg in_23_ce0;
reg in_24_ce0;
reg in_25_ce0;
reg in_26_ce0;
reg in_27_ce0;
reg in_28_ce0;
reg in_29_ce0;
reg in_30_ce0;
reg in_31_ce0;
reg out_r_ce1;
reg out_r_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln150_fu_557_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [10:0] i_6_reg_717;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln541_fu_579_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln150_fu_620_p1;
reg   [10:0] i_fu_112;
wire   [10:0] add_ln150_fu_563_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i_6;
wire   [4:0] lshr_ln_fu_569_p4;
wire   [4:0] tmp_fu_627_p33;
wire   [15:0] tmp_fu_627_p34;
wire   [31:0] x_f32_fu_697_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_325_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mux_325_16_1_1_U69(
    .din0(in_0_q0),
    .din1(in_1_q0),
    .din2(in_2_q0),
    .din3(in_3_q0),
    .din4(in_4_q0),
    .din5(in_5_q0),
    .din6(in_6_q0),
    .din7(in_7_q0),
    .din8(in_8_q0),
    .din9(in_9_q0),
    .din10(in_10_q0),
    .din11(in_11_q0),
    .din12(in_12_q0),
    .din13(in_13_q0),
    .din14(in_14_q0),
    .din15(in_15_q0),
    .din16(in_16_q0),
    .din17(in_17_q0),
    .din18(in_18_q0),
    .din19(in_19_q0),
    .din20(in_20_q0),
    .din21(in_21_q0),
    .din22(in_22_q0),
    .din23(in_23_q0),
    .din24(in_24_q0),
    .din25(in_25_q0),
    .din26(in_26_q0),
    .din27(in_27_q0),
    .din28(in_28_q0),
    .din29(in_29_q0),
    .din30(in_30_q0),
    .din31(in_31_q0),
    .din32(tmp_fu_627_p33),
    .dout(tmp_fu_627_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln150_fu_557_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_112 <= add_ln150_fu_563_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_112 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_6_reg_717 <= ap_sig_allocacmp_i_6;
    end
end

always @ (*) begin
    if (((icmp_ln150_fu_557_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_6 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_6 = i_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_0_ce0 = 1'b1;
    end else begin
        in_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_10_ce0 = 1'b1;
    end else begin
        in_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_11_ce0 = 1'b1;
    end else begin
        in_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_12_ce0 = 1'b1;
    end else begin
        in_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_13_ce0 = 1'b1;
    end else begin
        in_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_14_ce0 = 1'b1;
    end else begin
        in_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_15_ce0 = 1'b1;
    end else begin
        in_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_16_ce0 = 1'b1;
    end else begin
        in_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_17_ce0 = 1'b1;
    end else begin
        in_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_18_ce0 = 1'b1;
    end else begin
        in_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_19_ce0 = 1'b1;
    end else begin
        in_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_1_ce0 = 1'b1;
    end else begin
        in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_20_ce0 = 1'b1;
    end else begin
        in_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_21_ce0 = 1'b1;
    end else begin
        in_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_22_ce0 = 1'b1;
    end else begin
        in_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_23_ce0 = 1'b1;
    end else begin
        in_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_24_ce0 = 1'b1;
    end else begin
        in_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_25_ce0 = 1'b1;
    end else begin
        in_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_26_ce0 = 1'b1;
    end else begin
        in_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_27_ce0 = 1'b1;
    end else begin
        in_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_28_ce0 = 1'b1;
    end else begin
        in_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_29_ce0 = 1'b1;
    end else begin
        in_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_2_ce0 = 1'b1;
    end else begin
        in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_30_ce0 = 1'b1;
    end else begin
        in_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_31_ce0 = 1'b1;
    end else begin
        in_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_3_ce0 = 1'b1;
    end else begin
        in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_4_ce0 = 1'b1;
    end else begin
        in_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_5_ce0 = 1'b1;
    end else begin
        in_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_6_ce0 = 1'b1;
    end else begin
        in_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_7_ce0 = 1'b1;
    end else begin
        in_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_8_ce0 = 1'b1;
    end else begin
        in_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_9_ce0 = 1'b1;
    end else begin
        in_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_fu_563_p2 = (ap_sig_allocacmp_i_6 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln150_fu_557_p2 = ((ap_sig_allocacmp_i_6 == 11'd1024) ? 1'b1 : 1'b0);

assign in_0_address0 = zext_ln541_fu_579_p1;

assign in_10_address0 = zext_ln541_fu_579_p1;

assign in_11_address0 = zext_ln541_fu_579_p1;

assign in_12_address0 = zext_ln541_fu_579_p1;

assign in_13_address0 = zext_ln541_fu_579_p1;

assign in_14_address0 = zext_ln541_fu_579_p1;

assign in_15_address0 = zext_ln541_fu_579_p1;

assign in_16_address0 = zext_ln541_fu_579_p1;

assign in_17_address0 = zext_ln541_fu_579_p1;

assign in_18_address0 = zext_ln541_fu_579_p1;

assign in_19_address0 = zext_ln541_fu_579_p1;

assign in_1_address0 = zext_ln541_fu_579_p1;

assign in_20_address0 = zext_ln541_fu_579_p1;

assign in_21_address0 = zext_ln541_fu_579_p1;

assign in_22_address0 = zext_ln541_fu_579_p1;

assign in_23_address0 = zext_ln541_fu_579_p1;

assign in_24_address0 = zext_ln541_fu_579_p1;

assign in_25_address0 = zext_ln541_fu_579_p1;

assign in_26_address0 = zext_ln541_fu_579_p1;

assign in_27_address0 = zext_ln541_fu_579_p1;

assign in_28_address0 = zext_ln541_fu_579_p1;

assign in_29_address0 = zext_ln541_fu_579_p1;

assign in_2_address0 = zext_ln541_fu_579_p1;

assign in_30_address0 = zext_ln541_fu_579_p1;

assign in_31_address0 = zext_ln541_fu_579_p1;

assign in_3_address0 = zext_ln541_fu_579_p1;

assign in_4_address0 = zext_ln541_fu_579_p1;

assign in_5_address0 = zext_ln541_fu_579_p1;

assign in_6_address0 = zext_ln541_fu_579_p1;

assign in_7_address0 = zext_ln541_fu_579_p1;

assign in_8_address0 = zext_ln541_fu_579_p1;

assign in_9_address0 = zext_ln541_fu_579_p1;

assign lshr_ln_fu_569_p4 = {{ap_sig_allocacmp_i_6[9:5]}};

assign out_r_address1 = zext_ln150_fu_620_p1;

assign out_r_d1 = x_f32_fu_697_p3;

assign tmp_fu_627_p33 = i_6_reg_717[4:0];

assign x_f32_fu_697_p3 = {{tmp_fu_627_p34}, {16'd0}};

assign zext_ln150_fu_620_p1 = i_6_reg_717;

assign zext_ln541_fu_579_p1 = lshr_ln_fu_569_p4;

endmodule //activation_accelerator_bf16_to_float
