
# schoolRISCV

[Tiny RISCV CPU](https://github.com/zhelnio/schoolRISCV). Originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris) and [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS) project. Supports only a subset of RISCV commands.

## Resources

- Microarchitecture of schoolRISCV (Russian) [[pdf](doc/slides_ru.pdf)]
- RISC-V ISA Specification [[pdf](doc/riscv-spec-20191213.pdf), [source](https://riscv.org/technical/specifications/)]
- RARS Simulator [[GitHub](https://github.com/TheThirdOne/rars)]

### Microarchitecture of schoolRISCV (Russian)

<iframe src="https://zhelnio.github.io/test/slides.html" style="width: 1000px; height: 560px; border: 0px"></iframe>

### RISC-V ISA

<embed src="https://drive.google.com/viewerng/
viewer?embedded=true&url=https://zhelnio.github.io/test/doc/riscv-spec-20191213.pdf" width="1000" height="800">
