###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        73105   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56372   # Number of read row buffer hits
num_read_cmds                  =        73105   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16748   # Number of ACT commands
num_pre_cmds                   =        16727   # Number of PRE commands
num_ondemand_pres              =         3988   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6592568   # Cyles of rank active rank.0
rank_active_cycles.1           =      5975107   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3407432   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4024893   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        65709   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          206   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           45   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           21   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7045   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37314   # Read request latency (cycles)
read_latency[40-59]            =        17295   # Read request latency (cycles)
read_latency[60-79]            =         7129   # Read request latency (cycles)
read_latency[80-99]            =         1925   # Read request latency (cycles)
read_latency[100-119]          =         1414   # Read request latency (cycles)
read_latency[120-139]          =         1040   # Read request latency (cycles)
read_latency[140-159]          =          627   # Read request latency (cycles)
read_latency[160-179]          =          592   # Read request latency (cycles)
read_latency[180-199]          =          488   # Read request latency (cycles)
read_latency[200-]             =         5281   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.94759e+08   # Read energy
act_energy                     =  4.58225e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.63557e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.93195e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.11376e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.72847e+09   # Active standby energy rank.1
average_read_latency           =      77.0777   # Average read request latency (cycles)
average_interarrival           =      136.784   # Average request interarrival latency (cycles)
total_energy                   =   1.2455e+10   # Total energy (pJ)
average_power                  =       1245.5   # Average power (mW)
average_bandwidth              =     0.623829   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        67286   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        51592   # Number of read row buffer hits
num_read_cmds                  =        67286   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15706   # Number of ACT commands
num_pre_cmds                   =        15690   # Number of PRE commands
num_ondemand_pres              =         3890   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6318838   # Cyles of rank active rank.0
rank_active_cycles.1           =      6160727   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3681162   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3839273   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59969   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          222   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           69   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           25   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           28   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           22   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6915   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36083   # Read request latency (cycles)
read_latency[40-59]            =        15971   # Read request latency (cycles)
read_latency[60-79]            =         6287   # Read request latency (cycles)
read_latency[80-99]            =         1686   # Read request latency (cycles)
read_latency[100-119]          =         1338   # Read request latency (cycles)
read_latency[120-139]          =          908   # Read request latency (cycles)
read_latency[140-159]          =          531   # Read request latency (cycles)
read_latency[160-179]          =          453   # Read request latency (cycles)
read_latency[180-199]          =          402   # Read request latency (cycles)
read_latency[200-]             =         3627   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.71297e+08   # Read energy
act_energy                     =  4.29716e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.76696e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84285e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.94295e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.84429e+09   # Active standby energy rank.1
average_read_latency           =      60.9262   # Average read request latency (cycles)
average_interarrival           =      148.614   # Average request interarrival latency (cycles)
total_energy                   =   1.2416e+10   # Total energy (pJ)
average_power                  =       1241.6   # Average power (mW)
average_bandwidth              =     0.574174   # Average bandwidth
