
*** Running vivado
    with args -log User_IHM_control_MCLK_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source User_IHM_control_MCLK_gen_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 24 14:29:43 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source User_IHM_control_MCLK_gen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1457.793 ; gain = 54.840 ; free physical = 1473 ; free virtual = 7092
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/ip_repo/control_v2_ip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/MyIp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/louis/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: User_IHM_control_MCLK_gen_0_0
Command: synth_design -top User_IHM_control_MCLK_gen_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 406166
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2223.562 ; gain = 411.746 ; free physical = 219 ; free virtual = 4211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'User_IHM_control_MCLK_gen_0_0' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_MCLK_gen_0_0/synth/User_IHM_control_MCLK_gen_0_0.vhd:63]
INFO: [Synth 8-3491] module 'MCLK_gen' declared at '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/9e30/MCLK_gen.vhd:13' bound to instance 'U0' of component 'MCLK_gen' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_MCLK_gen_0_0/synth/User_IHM_control_MCLK_gen_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'MCLK_gen' [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/9e30/MCLK_gen.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MCLK_gen' (0#1) [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ipshared/9e30/MCLK_gen.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'User_IHM_control_MCLK_gen_0_0' (0#1) [/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.gen/sources_1/bd/User_IHM_control/ip/User_IHM_control_MCLK_gen_0_0/synth/User_IHM_control_MCLK_gen_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2310.531 ; gain = 498.715 ; free physical = 166 ; free virtual = 3932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 2328.344 ; gain = 516.527 ; free physical = 189 ; free virtual = 3928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 2328.344 ; gain = 516.527 ; free physical = 189 ; free virtual = 3928
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2328.344 ; gain = 0.000 ; free physical = 157 ; free virtual = 3814
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.297 ; gain = 0.000 ; free physical = 197 ; free virtual = 3783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2433.297 ; gain = 0.000 ; free physical = 187 ; free virtual = 3781
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 173 ; free virtual = 3776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 173 ; free virtual = 3776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 173 ; free virtual = 3776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 173 ; free virtual = 3779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 164 ; free virtual = 3774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 155 ; free virtual = 3774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 155 ; free virtual = 3774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 155 ; free virtual = 3774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 2433.297 ; gain = 516.527 ; free physical = 390 ; free virtual = 3924
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2433.297 ; gain = 621.480 ; free physical = 390 ; free virtual = 3924
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.297 ; gain = 0.000 ; free physical = 390 ; free virtual = 3924
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.297 ; gain = 0.000 ; free physical = 671 ; free virtual = 4210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1662a810
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:32 . Memory (MB): peak = 2433.297 ; gain = 953.723 ; free physical = 670 ; free virtual = 4210
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1715.733; main = 1401.469; forked = 325.509
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3491.762; main = 2401.285; forked = 1090.477
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/User_IHM_control_MCLK_gen_0_0_synth_1/User_IHM_control_MCLK_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP User_IHM_control_MCLK_gen_0_0, cache-ID = b82f5c7d8378973f
INFO: [Common 17-1381] The checkpoint '/home/louis/Documents/5AEsisar/CE515_soc/ProjetGuitareEffect/TestBench/ManageIP/GuitareEffect_IP_Manage/GuitareEffect_IP_Manage.runs/User_IHM_control_MCLK_gen_0_0_synth_1/User_IHM_control_MCLK_gen_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file User_IHM_control_MCLK_gen_0_0_utilization_synth.rpt -pb User_IHM_control_MCLK_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 14:31:48 2024...
