Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 17 14:09:31 2023
| Host         : SHANNON-PC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                15262        0.014        0.000                      0                15262        4.020        0.000                       0                 11428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.053        0.000                      0                15262        0.014        0.000                      0                15262        4.020        0.000                       0                 11428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 4.589ns (46.816%)  route 5.213ns (53.184%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.603    12.675    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X54Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.799 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[14]_i_1__0/O
                         net (fo=1, routed)           0.000    12.799    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[14]_i_1__0_n_0
    SLICE_X54Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.519    12.698    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X54Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[14]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)        0.079    12.852    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[14]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 4.589ns (46.811%)  route 5.214ns (53.189%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.604    12.676    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X54Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.800 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.800    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[1]_i_1__0_n_0
    SLICE_X54Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.519    12.698    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X54Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[1]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)        0.081    12.854    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[1]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 4.589ns (46.964%)  route 5.182ns (53.036%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.572    12.644    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X57Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[8]_i_1__0/O
                         net (fo=1, routed)           0.000    12.768    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[8]_i_1__0_n_0
    SLICE_X57Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.520    12.699    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X57Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[8]/C
                         clock pessimism              0.265    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.032    12.842    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[8]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 4.589ns (46.988%)  route 5.177ns (53.012%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.567    12.639    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X57Y74         LUT5 (Prop_lut5_I1_O)        0.124    12.763 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[11]_i_1__0/O
                         net (fo=1, routed)           0.000    12.763    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[11]_i_1__0_n_0
    SLICE_X57Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.520    12.699    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X57Y74         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[11]/C
                         clock pessimism              0.265    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.031    12.841    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[11]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 4.589ns (47.032%)  route 5.168ns (52.968%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.557    12.630    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X59Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.754 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.754    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[9]_i_1__0_n_0
    SLICE_X59Y73         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.522    12.701    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X59Y73         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[9]/C
                         clock pessimism              0.265    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.032    12.844    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[9]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 4.633ns (47.998%)  route 5.019ns (52.002%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.781     3.075    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/ap_clk
    SLICE_X92Y60         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073_reg[5]/Q
                         net (fo=8, routed)           0.855     4.448    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073[5]
    SLICE_X93Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.572 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_28/O
                         net (fo=1, routed)           0.000     4.572    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_28_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.122 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.122    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113_reg[4]_i_16_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.393 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113_reg[4]_i_7/CO[0]
                         net (fo=1, routed)           0.313     5.706    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/icmp_ln318_10_fu_1885_p2
    SLICE_X90Y60         LUT6 (Prop_lut6_I4_O)        0.373     6.079 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_3/O
                         net (fo=2, routed)           0.174     6.253    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_3_n_0
    SLICE_X90Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.377 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_1/O
                         net (fo=61, routed)          0.419     6.796    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/p_0_in6_out
    SLICE_X91Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.920 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119[3]_i_4/O
                         net (fo=2, routed)           0.705     7.625    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119[3]_i_4_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.132 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[3]_i_1_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[7]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.575 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[11]_i_1/O[3]
                         net (fo=6, routed)           0.828     9.402    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/icmp_ln1496_2_reg_3102_reg[0]_0[3]
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.306     9.708 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_19/O
                         net (fo=1, routed)           0.000     9.708    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_19_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.109 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135_reg[0]_i_10_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.380 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.364    10.744    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/icmp_ln318_11_fu_2064_p2
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.373    11.117 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_3/O
                         net (fo=1, routed)           0.669    11.786    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_3_n_0
    SLICE_X93Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.910 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_2/O
                         net (fo=26, routed)          0.693    12.603    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/p_1_in7_out
    SLICE_X89Y65         LUT5 (Prop_lut5_I1_O)        0.124    12.727 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148[17]_i_1/O
                         net (fo=1, routed)           0.000    12.727    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148[17]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.540    12.719    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/ap_clk
    SLICE_X89Y65         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[17]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)        0.032    12.826    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[17]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 4.633ns (48.023%)  route 5.014ns (51.977%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.781     3.075    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/ap_clk
    SLICE_X92Y60         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_fdre_C_Q)         0.518     3.593 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073_reg[5]/Q
                         net (fo=8, routed)           0.855     4.448    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_27_reg_3073[5]
    SLICE_X93Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.572 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_28/O
                         net (fo=1, routed)           0.000     4.572    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_28_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.122 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.122    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113_reg[4]_i_16_n_0
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.393 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113_reg[4]_i_7/CO[0]
                         net (fo=1, routed)           0.313     5.706    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/icmp_ln318_10_fu_1885_p2
    SLICE_X90Y60         LUT6 (Prop_lut6_I4_O)        0.373     6.079 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_3/O
                         net (fo=2, routed)           0.174     6.253    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_3_n_0
    SLICE_X90Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.377 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_29_reg_3113[4]_i_1/O
                         net (fo=61, routed)          0.419     6.796    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/p_0_in6_out
    SLICE_X91Y59         LUT3 (Prop_lut3_I0_O)        0.124     6.920 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119[3]_i_4/O
                         net (fo=2, routed)           0.705     7.625    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119[3]_i_4_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.132 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[3]_i_1_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[7]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.575 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_31_reg_3119_reg[11]_i_1/O[3]
                         net (fo=6, routed)           0.828     9.402    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/icmp_ln1496_2_reg_3102_reg[0]_0[3]
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.306     9.708 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_19/O
                         net (fo=1, routed)           0.000     9.708    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_19_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.109 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135_reg[0]_i_10_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.380 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.364    10.744    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/icmp_ln318_11_fu_2064_p2
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.373    11.117 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_3/O
                         net (fo=1, routed)           0.669    11.786    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_3_n_0
    SLICE_X93Y64         LUT5 (Prop_lut5_I0_O)        0.124    11.910 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/or_ln318_25_reg_3135[0]_i_2/O
                         net (fo=26, routed)          0.688    12.598    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/p_1_in7_out
    SLICE_X89Y65         LUT5 (Prop_lut5_I1_O)        0.124    12.722 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148[10]_i_1/O
                         net (fo=1, routed)           0.000    12.722    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148[10]_i_1_n_0
    SLICE_X89Y65         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.540    12.719    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/ap_clk
    SLICE_X89Y65         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[10]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X89Y65         FDRE (Setup_fdre_C_D)        0.031    12.825    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_36_reg_3148_reg[10]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 4.589ns (47.120%)  route 5.150ns (52.880%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.539    12.612    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X56Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.736 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[10]_i_1__0/O
                         net (fo=1, routed)           0.000    12.736    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148[10]_i_1__0_n_0
    SLICE_X56Y71         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.525    12.704    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y71         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[10]/C
                         clock pessimism              0.265    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)        0.031    12.846    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_36_reg_3148_reg[10]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 4.589ns (47.177%)  route 5.138ns (52.823%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.527    12.600    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X59Y72         LUT4 (Prop_lut4_I2_O)        0.124    12.724 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141[10]_i_1__0/O
                         net (fo=1, routed)           0.000    12.724    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_fu_2158_p3[10]
    SLICE_X59Y72         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.523    12.702    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X59Y72         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[10]/C
                         clock pessimism              0.265    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.031    12.844    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[10]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 4.589ns (47.288%)  route 5.115ns (52.712%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.703     2.997    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X56Y67         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073_reg[0]/Q
                         net (fo=8, routed)           0.973     4.426    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_27_reg_3073[0]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.550 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0/O
                         net (fo=1, routed)           0.000     4.550    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_29__0_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.082 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_16__0_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.353 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113_reg[4]_i_7__0/CO[0]
                         net (fo=1, routed)           0.449     5.802    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_10_fu_1885_p2
    SLICE_X55Y70         LUT6 (Prop_lut6_I4_O)        0.373     6.175 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0/O
                         net (fo=2, routed)           0.166     6.341    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_3__0_n_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_29_reg_3113[4]_i_1__0/O
                         net (fo=61, routed)          0.756     7.221    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_0_in6_out
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.345 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0/O
                         net (fo=2, routed)           0.315     7.660    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_4__0_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.784 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.784    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119[3]_i_8__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.317 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.317    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[3]_i_1__0_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.648 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_reg_3119_reg[7]_i_1__0/O[3]
                         net (fo=7, routed)           0.987     9.635    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_31_fu_1989_p3[7]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.307     9.942 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0/O
                         net (fo=1, routed)           0.000     9.942    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_20__0_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.340 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.340    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_10__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.611 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135_reg[0]_i_8__0/CO[0]
                         net (fo=1, routed)           0.686    11.296    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/icmp_ln318_11_fu_2064_p2
    SLICE_X56Y72         LUT6 (Prop_lut6_I1_O)        0.373    11.669 f  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0/O
                         net (fo=1, routed)           0.280    11.949    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_3__0_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.073 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/or_ln318_25_reg_3135[0]_i_2__0/O
                         net (fo=26, routed)          0.505    12.577    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/p_1_in7_out
    SLICE_X59Y72         LUT3 (Prop_lut3_I1_O)        0.124    12.701 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141[13]_i_1__0/O
                         net (fo=1, routed)           0.000    12.701    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_fu_2158_p3[13]
    SLICE_X59Y72         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       1.523    12.702    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X59Y72         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[13]/C
                         clock pessimism              0.265    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X59Y72         FDRE (Setup_fdre_C_D)        0.031    12.844    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_34_reg_3141_reg[13]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[4].remd_tmp_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[5].remd_tmp_reg[6][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.070%)  route 0.193ns (50.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.557     0.893    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X47Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[4].remd_tmp_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[4].remd_tmp_reg[5][15]/Q
                         net (fo=3, routed)           0.193     1.227    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[4].remd_tmp_reg[5]_10[15]
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.272 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[5].remd_tmp[6][16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[5].remd_tmp[6][16]_i_1__0_n_0
    SLICE_X47Y49         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[5].remd_tmp_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.830     1.196    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X47Y49         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[5].remd_tmp_reg[6][16]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[5].remd_tmp_reg[6][16]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.545     0.881    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X49Y78         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg[6]/Q
                         net (fo=1, routed)           0.215     1.237    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg_n_0_[6]
    SLICE_X53Y78         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.808     1.174    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X53Y78         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[6]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.075     1.214    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[1].remd_tmp_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[2].remd_tmp_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.149%)  route 0.192ns (50.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.553     0.889    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/ap_clk
    SLICE_X49Y60         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[1].remd_tmp_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[1].remd_tmp_reg[2][3]/Q
                         net (fo=3, routed)           0.192     1.222    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[1].remd_tmp_reg[2]_4[3]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.267 r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[2].remd_tmp[3][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[2].remd_tmp[3][4]_i_1__0_n_0
    SLICE_X51Y61         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[2].remd_tmp_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.818     1.184    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/ap_clk
    SLICE_X51Y61         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[2].remd_tmp_reg[3][4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.092     1.241    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/loop[2].remd_tmp_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.190ns (48.192%)  route 0.204ns (51.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.552     0.888    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X48Y29         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18][1]/Q
                         net (fo=3, routed)           0.204     1.233    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18]_36[1]
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.049     1.282 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp[19][2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp[19][2]_i_1__2_n_0
    SLICE_X53Y28         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.813     1.179    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X53Y28         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][2]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.107     1.251    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.299%)  route 0.208ns (52.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.552     0.888    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X48Y29         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18][3]/Q
                         net (fo=3, routed)           0.208     1.237    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[17].remd_tmp_reg[18]_36[3]
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.046     1.283 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp[19][4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp[19][4]_i_1__2_n_0
    SLICE_X51Y29         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.814     1.180    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X51Y29         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][4]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.107     1.252    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[18].remd_tmp_reg[19][4]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[1].remd_tmp_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[2].remd_tmp_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.563     0.899    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[1].remd_tmp_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[1].remd_tmp_reg[2][11]/Q
                         net (fo=3, routed)           0.204     1.244    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[1].remd_tmp_reg[2]_4[11]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.289 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[2].remd_tmp[3][12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[2].remd_tmp[3][12]_i_1__0_n_0
    SLICE_X45Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[2].remd_tmp_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.825     1.191    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X45Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[2].remd_tmp_reg[3][12]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[2].remd_tmp_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/divisor_tmp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.881%)  route 0.155ns (38.119%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.563     0.899    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X45Y49         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/divisor_tmp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/divisor_tmp_reg[0][5]/Q
                         net (fo=2, routed)           0.155     1.194    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/divisor_tmp_reg[0]_0[5]
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.239 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/cal_tmp[0]_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.239    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/p_0_in[5]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.304 r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/cal_tmp[0]_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.304    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/cal_tmp[0]_carry__0_n_6
    SLICE_X43Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.825     1.191    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/ap_clk
    SLICE_X43Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp_reg[1][5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.266    design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.094%)  route 0.229ns (61.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.547     0.883    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X49Y80         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg[4]/Q
                         net (fo=1, routed)           0.229     1.253    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/x_V_int_reg_reg_n_0_[4]
    SLICE_X52Y79         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.809     1.175    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/ap_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[4]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/trunc_ln731_reg_2758_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_4_reg_2891_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_7_reg_2905_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.270ns (62.147%)  route 0.164ns (37.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.556     0.892    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/ap_clk
    SLICE_X49Y51         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_4_reg_2891_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_4_reg_2891_reg[7]/Q
                         net (fo=3, routed)           0.164     1.197    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_4_reg_2891[7]
    SLICE_X50Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.326 r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_7_reg_2905_reg[9]_i_1__2/O[3]
                         net (fo=3, routed)           0.000     1.326    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_7_fu_890_p3[9]
    SLICE_X50Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_7_reg_2905_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.821     1.187    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_7_reg_2905_reg[9]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.130     1.282    design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_7_reg_2905_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U16/mabonsoc_udiv_18nhbi_div_U/quot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mabonsoc_0/inst/p_Val2_10_reg_1146_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.504%)  route 0.216ns (60.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.556     0.892    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U16/mabonsoc_udiv_18nhbi_div_U/ap_clk
    SLICE_X45Y53         FDRE                                         r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U16/mabonsoc_udiv_18nhbi_div_U/quot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U16/mabonsoc_udiv_18nhbi_div_U/quot_reg[0]/Q
                         net (fo=1, routed)           0.216     1.249    design_1_i/mabonsoc_0/inst/grp_fu_582_p2[0]
    SLICE_X50Y53         FDRE                                         r  design_1_i/mabonsoc_0/inst/p_Val2_10_reg_1146_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11430, routed)       0.820     1.186    design_1_i/mabonsoc_0/inst/ap_clk
    SLICE_X50Y53         FDRE                                         r  design_1_i/mabonsoc_0/inst/p_Val2_10_reg_1146_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.052     1.203    design_1_i/mabonsoc_0/inst/p_Val2_10_reg_1146_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/log_apfixed_reduce_2_U/log_28_15_s_log_acud_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/log_apfixed_reduce_2_U/log_28_15_s_log_acud_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y10     design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/r_V_8_fu_1931_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y11     design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/r_V_8_fu_1931_p2__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y48    design_1_i/mabonsoc_0/inst/Index_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y46    design_1_i/mabonsoc_0/inst/Index_V_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y20    design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/r_V_8_reg_2467_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y20    design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/r_V_8_reg_2467_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y20    design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/r_V_8_reg_2467_reg[13]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[13]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[17]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[8]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[9]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U13/mabonsoc_udiv_18nhbi_div_U/quot_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U13/mabonsoc_udiv_18nhbi_div_U/quot_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/quot_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y72    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[10]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y72    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[11]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y72    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[12]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[13]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y76    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y72    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y76    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[6]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[8]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y71    design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/quot_reg[9]_srl10/CLK



