/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire [16:0] _02_;
  wire [9:0] _03_;
  reg [6:0] _04_;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [39:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_2z ? celloutsig_0_5z[7] : celloutsig_0_1z);
  assign celloutsig_0_17z = !(celloutsig_0_7z ? celloutsig_0_1z : celloutsig_0_5z[4]);
  assign celloutsig_0_7z = in_data[3] | celloutsig_0_4z;
  assign celloutsig_1_4z = in_data[130] | in_data[115];
  assign celloutsig_0_2z = in_data[52] | _00_;
  assign celloutsig_1_19z = ~(celloutsig_1_18z[2] ^ celloutsig_1_16z);
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z } + { _02_[16:14], celloutsig_0_9z, celloutsig_0_5z };
  reg [6:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= in_data[76:70];
  assign { _01_[6:5], _00_, _01_[3:0] } = _12_;
  reg [9:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 10'h000;
    else _13_ <= { celloutsig_0_5z[8:2], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z };
  assign { _03_[9:4], _02_[16:14], _03_[0] } = _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= in_data[137:131];
  assign celloutsig_0_4z = ! { celloutsig_0_3z[8:6], _01_[6:5], _00_, _01_[3:0], celloutsig_0_2z };
  assign celloutsig_0_1z = ! in_data[55:45];
  assign celloutsig_1_12z = ! { in_data[137:130], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_3z = in_data[95:84] % { 1'h1, _01_[3:1], _01_[6:5], _00_, _01_[3:0], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z } % { 1'h1, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[182:143] * in_data[137:98];
  assign celloutsig_1_11z = in_data[164:161] != _04_[6:3];
  assign celloutsig_1_7z = { celloutsig_1_0z[10:2], celloutsig_1_2z, celloutsig_1_2z } !== in_data[164:154];
  assign celloutsig_1_10z = | in_data[115:109];
  assign celloutsig_1_16z = celloutsig_1_4z & celloutsig_1_10z;
  assign celloutsig_1_2z = in_data[105] & _04_[6];
  assign celloutsig_0_5z = { in_data[87:86], celloutsig_0_1z, celloutsig_0_2z, _01_[6:5], _00_, _01_[3:0], celloutsig_0_2z, celloutsig_0_1z } <<< { celloutsig_0_3z[9:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[12:7], _01_[4] } = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, _00_ };
  assign _02_[13:0] = { celloutsig_0_9z, celloutsig_0_5z };
  assign _03_[3:1] = _02_[16:14];
  assign { out_data[130:128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
