
RealTimeLCD16x2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043c0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080044cc  080044cc  000054cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046ec  080046ec  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080046ec  080046ec  000056ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046f4  080046f4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046f4  080046f4  000056f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046f8  080046f8  000056f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080046fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  2000005c  08004758  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08004758  00006248  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000087c2  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000212a  00000000  00000000  0000e847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e0  00000000  00000000  00010978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000076b  00000000  00000000  00011358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017350  00000000  00000000  00011ac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000db3c  00000000  00000000  00028e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008453c  00000000  00000000  0003694f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bae8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eac  00000000  00000000  000baed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000bdd7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080044b4 	.word	0x080044b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080044b4 	.word	0x080044b4

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b088      	sub	sp, #32
 8000174:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000176:	f107 0310 	add.w	r3, r7, #16
 800017a:	2200      	movs	r2, #0
 800017c:	601a      	str	r2, [r3, #0]
 800017e:	605a      	str	r2, [r3, #4]
 8000180:	609a      	str	r2, [r3, #8]
 8000182:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000184:	4b23      	ldr	r3, [pc, #140]	@ (8000214 <MX_GPIO_Init+0xa4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	4a22      	ldr	r2, [pc, #136]	@ (8000214 <MX_GPIO_Init+0xa4>)
 800018a:	f043 0310 	orr.w	r3, r3, #16
 800018e:	6193      	str	r3, [r2, #24]
 8000190:	4b20      	ldr	r3, [pc, #128]	@ (8000214 <MX_GPIO_Init+0xa4>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	f003 0310 	and.w	r3, r3, #16
 8000198:	60fb      	str	r3, [r7, #12]
 800019a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800019c:	4b1d      	ldr	r3, [pc, #116]	@ (8000214 <MX_GPIO_Init+0xa4>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a1c      	ldr	r2, [pc, #112]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001a2:	f043 0320 	orr.w	r3, r3, #32
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0320 	and.w	r3, r3, #32
 80001b0:	60bb      	str	r3, [r7, #8]
 80001b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001b4:	4b17      	ldr	r3, [pc, #92]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a16      	ldr	r2, [pc, #88]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001ba:	f043 0304 	orr.w	r3, r3, #4
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b14      	ldr	r3, [pc, #80]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0304 	and.w	r3, r3, #4
 80001c8:	607b      	str	r3, [r7, #4]
 80001ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001cc:	4b11      	ldr	r3, [pc, #68]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a10      	ldr	r2, [pc, #64]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001d2:	f043 0308 	orr.w	r3, r3, #8
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000214 <MX_GPIO_Init+0xa4>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f003 0308 	and.w	r3, r3, #8
 80001e0:	603b      	str	r3, [r7, #0]
 80001e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2120      	movs	r1, #32
 80001e8:	480b      	ldr	r0, [pc, #44]	@ (8000218 <MX_GPIO_Init+0xa8>)
 80001ea:	f000 fff3 	bl	80011d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80001ee:	2320      	movs	r3, #32
 80001f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f2:	2301      	movs	r3, #1
 80001f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f6:	2300      	movs	r3, #0
 80001f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001fa:	2302      	movs	r3, #2
 80001fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001fe:	f107 0310 	add.w	r3, r7, #16
 8000202:	4619      	mov	r1, r3
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <MX_GPIO_Init+0xa8>)
 8000206:	f000 fe61 	bl	8000ecc <HAL_GPIO_Init>

}
 800020a:	bf00      	nop
 800020c:	3720      	adds	r7, #32
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	40021000 	.word	0x40021000
 8000218:	40010800 	.word	0x40010800

0800021c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000220:	4b12      	ldr	r3, [pc, #72]	@ (800026c <MX_I2C1_Init+0x50>)
 8000222:	4a13      	ldr	r2, [pc, #76]	@ (8000270 <MX_I2C1_Init+0x54>)
 8000224:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000226:	4b11      	ldr	r3, [pc, #68]	@ (800026c <MX_I2C1_Init+0x50>)
 8000228:	4a12      	ldr	r2, [pc, #72]	@ (8000274 <MX_I2C1_Init+0x58>)
 800022a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800022c:	4b0f      	ldr	r3, [pc, #60]	@ (800026c <MX_I2C1_Init+0x50>)
 800022e:	2200      	movs	r2, #0
 8000230:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000232:	4b0e      	ldr	r3, [pc, #56]	@ (800026c <MX_I2C1_Init+0x50>)
 8000234:	2200      	movs	r2, #0
 8000236:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000238:	4b0c      	ldr	r3, [pc, #48]	@ (800026c <MX_I2C1_Init+0x50>)
 800023a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800023e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000240:	4b0a      	ldr	r3, [pc, #40]	@ (800026c <MX_I2C1_Init+0x50>)
 8000242:	2200      	movs	r2, #0
 8000244:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000246:	4b09      	ldr	r3, [pc, #36]	@ (800026c <MX_I2C1_Init+0x50>)
 8000248:	2200      	movs	r2, #0
 800024a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800024c:	4b07      	ldr	r3, [pc, #28]	@ (800026c <MX_I2C1_Init+0x50>)
 800024e:	2200      	movs	r2, #0
 8000250:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000252:	4b06      	ldr	r3, [pc, #24]	@ (800026c <MX_I2C1_Init+0x50>)
 8000254:	2200      	movs	r2, #0
 8000256:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <MX_I2C1_Init+0x50>)
 800025a:	f000 ffd3 	bl	8001204 <HAL_I2C_Init>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000264:	f000 fb93 	bl	800098e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000268:	bf00      	nop
 800026a:	bd80      	pop	{r7, pc}
 800026c:	20000078 	.word	0x20000078
 8000270:	40005400 	.word	0x40005400
 8000274:	00061a80 	.word	0x00061a80

08000278 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b08a      	sub	sp, #40	@ 0x28
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000280:	f107 0314 	add.w	r3, r7, #20
 8000284:	2200      	movs	r2, #0
 8000286:	601a      	str	r2, [r3, #0]
 8000288:	605a      	str	r2, [r3, #4]
 800028a:	609a      	str	r2, [r3, #8]
 800028c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a1d      	ldr	r2, [pc, #116]	@ (8000308 <HAL_I2C_MspInit+0x90>)
 8000294:	4293      	cmp	r3, r2
 8000296:	d132      	bne.n	80002fe <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000298:	4b1c      	ldr	r3, [pc, #112]	@ (800030c <HAL_I2C_MspInit+0x94>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	4a1b      	ldr	r2, [pc, #108]	@ (800030c <HAL_I2C_MspInit+0x94>)
 800029e:	f043 0308 	orr.w	r3, r3, #8
 80002a2:	6193      	str	r3, [r2, #24]
 80002a4:	4b19      	ldr	r3, [pc, #100]	@ (800030c <HAL_I2C_MspInit+0x94>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	f003 0308 	and.w	r3, r3, #8
 80002ac:	613b      	str	r3, [r7, #16]
 80002ae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80002b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80002b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80002b6:	2312      	movs	r3, #18
 80002b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80002ba:	2303      	movs	r3, #3
 80002bc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002be:	f107 0314 	add.w	r3, r7, #20
 80002c2:	4619      	mov	r1, r3
 80002c4:	4812      	ldr	r0, [pc, #72]	@ (8000310 <HAL_I2C_MspInit+0x98>)
 80002c6:	f000 fe01 	bl	8000ecc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80002ca:	4b12      	ldr	r3, [pc, #72]	@ (8000314 <HAL_I2C_MspInit+0x9c>)
 80002cc:	685b      	ldr	r3, [r3, #4]
 80002ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80002d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002d2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80002d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80002d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002da:	f043 0302 	orr.w	r3, r3, #2
 80002de:	627b      	str	r3, [r7, #36]	@ 0x24
 80002e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000314 <HAL_I2C_MspInit+0x9c>)
 80002e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002e4:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80002e6:	4b09      	ldr	r3, [pc, #36]	@ (800030c <HAL_I2C_MspInit+0x94>)
 80002e8:	69db      	ldr	r3, [r3, #28]
 80002ea:	4a08      	ldr	r2, [pc, #32]	@ (800030c <HAL_I2C_MspInit+0x94>)
 80002ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002f0:	61d3      	str	r3, [r2, #28]
 80002f2:	4b06      	ldr	r3, [pc, #24]	@ (800030c <HAL_I2C_MspInit+0x94>)
 80002f4:	69db      	ldr	r3, [r3, #28]
 80002f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80002fa:	60fb      	str	r3, [r7, #12]
 80002fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80002fe:	bf00      	nop
 8000300:	3728      	adds	r7, #40	@ 0x28
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	40005400 	.word	0x40005400
 800030c:	40021000 	.word	0x40021000
 8000310:	40010c00 	.word	0x40010c00
 8000314:	40010000 	.word	0x40010000

08000318 <lcd_init>:
#include "i2c_lcd.h"
#include "i2c.h"

// Function to initialize the LCD
void lcd_init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
    // 4-bit initialization
    HAL_Delay(50);  // Wait for >40ms
 800031c:	2032      	movs	r0, #50	@ 0x32
 800031e:	f000 fccd 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(0x30);
 8000322:	2030      	movs	r0, #48	@ 0x30
 8000324:	f000 f836 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(5);   // Wait for >4.1ms
 8000328:	2005      	movs	r0, #5
 800032a:	f000 fcc7 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(0x30);
 800032e:	2030      	movs	r0, #48	@ 0x30
 8000330:	f000 f830 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(1);   // Wait for >100us
 8000334:	2001      	movs	r0, #1
 8000336:	f000 fcc1 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(0x30);
 800033a:	2030      	movs	r0, #48	@ 0x30
 800033c:	f000 f82a 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(10);
 8000340:	200a      	movs	r0, #10
 8000342:	f000 fcbb 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(0x20);  // 4-bit mode
 8000346:	2020      	movs	r0, #32
 8000348:	f000 f824 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(10);
 800034c:	200a      	movs	r0, #10
 800034e:	f000 fcb5 	bl	8000cbc <HAL_Delay>

    // Display initialization
    lcd_send_cmd(LCD_CMD_FUNCTION_SET);  // Function set: DL=0 (4-bit mode), N=1 (2-line display), F=0 (5x8 characters)
 8000352:	2028      	movs	r0, #40	@ 0x28
 8000354:	f000 f81e 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(1);
 8000358:	2001      	movs	r0, #1
 800035a:	f000 fcaf 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(LCD_CMD_DISPLAY_OFF);   // Display off
 800035e:	2008      	movs	r0, #8
 8000360:	f000 f818 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(1);
 8000364:	2001      	movs	r0, #1
 8000366:	f000 fca9 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(LCD_CMD_CLEAR_DISPLAY); // Clear display
 800036a:	2001      	movs	r0, #1
 800036c:	f000 f812 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(2);
 8000370:	2002      	movs	r0, #2
 8000372:	f000 fca3 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(LCD_CMD_ENTRY_MODE_SET); // Entry mode set: I/D=1 (increment cursor), S=0 (no shift)
 8000376:	2006      	movs	r0, #6
 8000378:	f000 f80c 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(1);
 800037c:	2001      	movs	r0, #1
 800037e:	f000 fc9d 	bl	8000cbc <HAL_Delay>
    lcd_send_cmd(LCD_CMD_DISPLAY_ON);    // Display on: D=1, C=0, B=0 (Cursor and blink)
 8000382:	200c      	movs	r0, #12
 8000384:	f000 f806 	bl	8000394 <lcd_send_cmd>
    HAL_Delay(1);
 8000388:	2001      	movs	r0, #1
 800038a:	f000 fc97 	bl	8000cbc <HAL_Delay>
}
 800038e:	bf00      	nop
 8000390:	bd80      	pop	{r7, pc}
	...

08000394 <lcd_send_cmd>:

// Function to send a command to the LCD
HAL_StatusTypeDef lcd_send_cmd(uint8_t cmd)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b086      	sub	sp, #24
 8000398:	af02      	add	r7, sp, #8
 800039a:	4603      	mov	r3, r0
 800039c:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0); // Upper nibble
 800039e:	79fb      	ldrb	r3, [r7, #7]
 80003a0:	f023 030f 	bic.w	r3, r3, #15
 80003a4:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0); // Lower nibble
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	011b      	lsls	r3, r3, #4
 80003aa:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0C; // Enable high, RS low
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	f043 030c 	orr.w	r3, r3, #12
 80003b2:	b2db      	uxtb	r3, r3
 80003b4:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08; // Enable low, RS low
 80003b6:	7bfb      	ldrb	r3, [r7, #15]
 80003b8:	f043 0308 	orr.w	r3, r3, #8
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C; // Enable high, RS low
 80003c0:	7bbb      	ldrb	r3, [r7, #14]
 80003c2:	f043 030c 	orr.w	r3, r3, #12
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08; // Enable low, RS low
 80003ca:	7bbb      	ldrb	r3, [r7, #14]
 80003cc:	f043 0308 	orr.w	r3, r3, #8
 80003d0:	b2db      	uxtb	r3, r3
 80003d2:	72fb      	strb	r3, [r7, #11]

    if (HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD << 1, (uint8_t *)data_t, 4, HAL_MAX_DELAY) != HAL_OK)
 80003d4:	f107 0208 	add.w	r2, r7, #8
 80003d8:	f04f 33ff 	mov.w	r3, #4294967295
 80003dc:	9300      	str	r3, [sp, #0]
 80003de:	2304      	movs	r3, #4
 80003e0:	214e      	movs	r1, #78	@ 0x4e
 80003e2:	4806      	ldr	r0, [pc, #24]	@ (80003fc <lcd_send_cmd+0x68>)
 80003e4:	f001 f852 	bl	800148c <HAL_I2C_Master_Transmit>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d001      	beq.n	80003f2 <lcd_send_cmd+0x5e>
    {
        // Handle error
        return HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	e000      	b.n	80003f4 <lcd_send_cmd+0x60>
    }
    return HAL_OK;
 80003f2:	2300      	movs	r3, #0
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3710      	adds	r7, #16
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000078 	.word	0x20000078

08000400 <lcd_send_data>:

// Function to send data to the LCD
HAL_StatusTypeDef lcd_send_data(uint8_t data)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b086      	sub	sp, #24
 8000404:	af02      	add	r7, sp, #8
 8000406:	4603      	mov	r3, r0
 8000408:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
    uint8_t data_t[4];

    data_u = (data & 0xF0); // Upper nibble
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	f023 030f 	bic.w	r3, r3, #15
 8000410:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0); // Lower nibble
 8000412:	79fb      	ldrb	r3, [r7, #7]
 8000414:	011b      	lsls	r3, r3, #4
 8000416:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0D; // Enable high, RS high
 8000418:	7bfb      	ldrb	r3, [r7, #15]
 800041a:	f043 030d 	orr.w	r3, r3, #13
 800041e:	b2db      	uxtb	r3, r3
 8000420:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09; // Enable low, RS high
 8000422:	7bfb      	ldrb	r3, [r7, #15]
 8000424:	f043 0309 	orr.w	r3, r3, #9
 8000428:	b2db      	uxtb	r3, r3
 800042a:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D; // Enable high, RS high
 800042c:	7bbb      	ldrb	r3, [r7, #14]
 800042e:	f043 030d 	orr.w	r3, r3, #13
 8000432:	b2db      	uxtb	r3, r3
 8000434:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09; // Enable low, RS high
 8000436:	7bbb      	ldrb	r3, [r7, #14]
 8000438:	f043 0309 	orr.w	r3, r3, #9
 800043c:	b2db      	uxtb	r3, r3
 800043e:	72fb      	strb	r3, [r7, #11]

    if (HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD << 1, (uint8_t *)data_t, 4, HAL_MAX_DELAY) != HAL_OK)
 8000440:	f107 0208 	add.w	r2, r7, #8
 8000444:	f04f 33ff 	mov.w	r3, #4294967295
 8000448:	9300      	str	r3, [sp, #0]
 800044a:	2304      	movs	r3, #4
 800044c:	214e      	movs	r1, #78	@ 0x4e
 800044e:	4806      	ldr	r0, [pc, #24]	@ (8000468 <lcd_send_data+0x68>)
 8000450:	f001 f81c 	bl	800148c <HAL_I2C_Master_Transmit>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <lcd_send_data+0x5e>
    {
        // Handle error
        return HAL_ERROR;
 800045a:	2301      	movs	r3, #1
 800045c:	e000      	b.n	8000460 <lcd_send_data+0x60>
    }
    return HAL_OK;
 800045e:	2300      	movs	r3, #0
}
 8000460:	4618      	mov	r0, r3
 8000462:	3710      	adds	r7, #16
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20000078 	.word	0x20000078

0800046c <lcd_send_string>:
    lcd_send_cmd(col); // Send command to set cursor position
}

// Function to send a string to the LCD
void lcd_send_string(char *str)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++); // Send each character of the string
 8000474:	e006      	b.n	8000484 <lcd_send_string+0x18>
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	1c5a      	adds	r2, r3, #1
 800047a:	607a      	str	r2, [r7, #4]
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	4618      	mov	r0, r3
 8000480:	f7ff ffbe 	bl	8000400 <lcd_send_data>
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d1f4      	bne.n	8000476 <lcd_send_string+0xa>
}
 800048c:	bf00      	nop
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <set_timeFromCompile>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_timeFromCompile(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b08a      	sub	sp, #40	@ 0x28
 800049c:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef sTime = {0};
 800049e:	f107 031c 	add.w	r3, r7, #28
 80004a2:	2100      	movs	r1, #0
 80004a4:	460a      	mov	r2, r1
 80004a6:	801a      	strh	r2, [r3, #0]
 80004a8:	460a      	mov	r2, r1
 80004aa:	709a      	strb	r2, [r3, #2]
	RTC_DateTypeDef sDate = {0};
 80004ac:	2300      	movs	r3, #0
 80004ae:	61bb      	str	r3, [r7, #24]

	int hour, minute, second, day, year;
	char month_str[4];
	 sscanf(__TIME__, "%d:%d:%d", &hour, &minute, &second);
 80004b0:	f107 0110 	add.w	r1, r7, #16
 80004b4:	f107 0214 	add.w	r2, r7, #20
 80004b8:	f107 030c 	add.w	r3, r7, #12
 80004bc:	9300      	str	r3, [sp, #0]
 80004be:	460b      	mov	r3, r1
 80004c0:	4999      	ldr	r1, [pc, #612]	@ (8000728 <set_timeFromCompile+0x290>)
 80004c2:	489a      	ldr	r0, [pc, #616]	@ (800072c <set_timeFromCompile+0x294>)
 80004c4:	f002 fec2 	bl	800324c <siscanf>
	 sscanf(__DATE__, "%3s %d %d", month_str, &day, &year);
 80004c8:	f107 0108 	add.w	r1, r7, #8
 80004cc:	463a      	mov	r2, r7
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	460b      	mov	r3, r1
 80004d4:	4996      	ldr	r1, [pc, #600]	@ (8000730 <set_timeFromCompile+0x298>)
 80004d6:	4897      	ldr	r0, [pc, #604]	@ (8000734 <set_timeFromCompile+0x29c>)
 80004d8:	f002 feb8 	bl	800324c <siscanf>

	 sTime.Hours = ((hour / 10) << 4) | (hour % 10);
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	4a96      	ldr	r2, [pc, #600]	@ (8000738 <set_timeFromCompile+0x2a0>)
 80004e0:	fb82 1203 	smull	r1, r2, r2, r3
 80004e4:	1092      	asrs	r2, r2, #2
 80004e6:	17db      	asrs	r3, r3, #31
 80004e8:	1ad3      	subs	r3, r2, r3
 80004ea:	b25b      	sxtb	r3, r3
 80004ec:	011b      	lsls	r3, r3, #4
 80004ee:	b258      	sxtb	r0, r3
 80004f0:	697a      	ldr	r2, [r7, #20]
 80004f2:	4b91      	ldr	r3, [pc, #580]	@ (8000738 <set_timeFromCompile+0x2a0>)
 80004f4:	fb83 1302 	smull	r1, r3, r3, r2
 80004f8:	1099      	asrs	r1, r3, #2
 80004fa:	17d3      	asrs	r3, r2, #31
 80004fc:	1ac9      	subs	r1, r1, r3
 80004fe:	460b      	mov	r3, r1
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	440b      	add	r3, r1
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	1ad1      	subs	r1, r2, r3
 8000508:	b24b      	sxtb	r3, r1
 800050a:	4303      	orrs	r3, r0
 800050c:	b25b      	sxtb	r3, r3
 800050e:	b2db      	uxtb	r3, r3
 8000510:	773b      	strb	r3, [r7, #28]
	sTime.Minutes = ((minute / 10) << 4) | (minute % 10);
 8000512:	693b      	ldr	r3, [r7, #16]
 8000514:	4a88      	ldr	r2, [pc, #544]	@ (8000738 <set_timeFromCompile+0x2a0>)
 8000516:	fb82 1203 	smull	r1, r2, r2, r3
 800051a:	1092      	asrs	r2, r2, #2
 800051c:	17db      	asrs	r3, r3, #31
 800051e:	1ad3      	subs	r3, r2, r3
 8000520:	b25b      	sxtb	r3, r3
 8000522:	011b      	lsls	r3, r3, #4
 8000524:	b258      	sxtb	r0, r3
 8000526:	693a      	ldr	r2, [r7, #16]
 8000528:	4b83      	ldr	r3, [pc, #524]	@ (8000738 <set_timeFromCompile+0x2a0>)
 800052a:	fb83 1302 	smull	r1, r3, r3, r2
 800052e:	1099      	asrs	r1, r3, #2
 8000530:	17d3      	asrs	r3, r2, #31
 8000532:	1ac9      	subs	r1, r1, r3
 8000534:	460b      	mov	r3, r1
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	440b      	add	r3, r1
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	1ad1      	subs	r1, r2, r3
 800053e:	b24b      	sxtb	r3, r1
 8000540:	4303      	orrs	r3, r0
 8000542:	b25b      	sxtb	r3, r3
 8000544:	b2db      	uxtb	r3, r3
 8000546:	777b      	strb	r3, [r7, #29]
	sTime.Seconds = ((second / 10) << 4) | (second % 10);
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4a7b      	ldr	r2, [pc, #492]	@ (8000738 <set_timeFromCompile+0x2a0>)
 800054c:	fb82 1203 	smull	r1, r2, r2, r3
 8000550:	1092      	asrs	r2, r2, #2
 8000552:	17db      	asrs	r3, r3, #31
 8000554:	1ad3      	subs	r3, r2, r3
 8000556:	b25b      	sxtb	r3, r3
 8000558:	011b      	lsls	r3, r3, #4
 800055a:	b258      	sxtb	r0, r3
 800055c:	68fa      	ldr	r2, [r7, #12]
 800055e:	4b76      	ldr	r3, [pc, #472]	@ (8000738 <set_timeFromCompile+0x2a0>)
 8000560:	fb83 1302 	smull	r1, r3, r3, r2
 8000564:	1099      	asrs	r1, r3, #2
 8000566:	17d3      	asrs	r3, r2, #31
 8000568:	1ac9      	subs	r1, r1, r3
 800056a:	460b      	mov	r3, r1
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	440b      	add	r3, r1
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	1ad1      	subs	r1, r2, r3
 8000574:	b24b      	sxtb	r3, r1
 8000576:	4303      	orrs	r3, r0
 8000578:	b25b      	sxtb	r3, r3
 800057a:	b2db      	uxtb	r3, r3
 800057c:	77bb      	strb	r3, [r7, #30]

	sDate.Date = ((day / 10) << 4) | (day % 10);
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	4a6d      	ldr	r2, [pc, #436]	@ (8000738 <set_timeFromCompile+0x2a0>)
 8000582:	fb82 1203 	smull	r1, r2, r2, r3
 8000586:	1092      	asrs	r2, r2, #2
 8000588:	17db      	asrs	r3, r3, #31
 800058a:	1ad3      	subs	r3, r2, r3
 800058c:	b25b      	sxtb	r3, r3
 800058e:	011b      	lsls	r3, r3, #4
 8000590:	b258      	sxtb	r0, r3
 8000592:	68ba      	ldr	r2, [r7, #8]
 8000594:	4b68      	ldr	r3, [pc, #416]	@ (8000738 <set_timeFromCompile+0x2a0>)
 8000596:	fb83 1302 	smull	r1, r3, r3, r2
 800059a:	1099      	asrs	r1, r3, #2
 800059c:	17d3      	asrs	r3, r2, #31
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	460b      	mov	r3, r1
 80005a2:	009b      	lsls	r3, r3, #2
 80005a4:	440b      	add	r3, r1
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	1ad1      	subs	r1, r2, r3
 80005aa:	b24b      	sxtb	r3, r1
 80005ac:	4303      	orrs	r3, r0
 80005ae:	b25b      	sxtb	r3, r3
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	76bb      	strb	r3, [r7, #26]
	sDate.Year = ((year - 2000) / 10 << 4) | ((year - 2000) % 10);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80005ba:	4a5f      	ldr	r2, [pc, #380]	@ (8000738 <set_timeFromCompile+0x2a0>)
 80005bc:	fb82 1203 	smull	r1, r2, r2, r3
 80005c0:	1092      	asrs	r2, r2, #2
 80005c2:	17db      	asrs	r3, r3, #31
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	b25b      	sxtb	r3, r3
 80005c8:	011b      	lsls	r3, r3, #4
 80005ca:	b258      	sxtb	r0, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f5a3 62fa 	sub.w	r2, r3, #2000	@ 0x7d0
 80005d2:	4b59      	ldr	r3, [pc, #356]	@ (8000738 <set_timeFromCompile+0x2a0>)
 80005d4:	fb83 1302 	smull	r1, r3, r3, r2
 80005d8:	1099      	asrs	r1, r3, #2
 80005da:	17d3      	asrs	r3, r2, #31
 80005dc:	1ac9      	subs	r1, r1, r3
 80005de:	460b      	mov	r3, r1
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	440b      	add	r3, r1
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	1ad1      	subs	r1, r2, r3
 80005e8:	b24b      	sxtb	r3, r1
 80005ea:	4303      	orrs	r3, r0
 80005ec:	b25b      	sxtb	r3, r3
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	76fb      	strb	r3, [r7, #27]

	if (!strcmp(month_str, "Jan"))
 80005f2:	463b      	mov	r3, r7
 80005f4:	4951      	ldr	r1, [pc, #324]	@ (800073c <set_timeFromCompile+0x2a4>)
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff fda8 	bl	800014c <strcmp>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d102      	bne.n	8000608 <set_timeFromCompile+0x170>
		sDate.Month = RTC_MONTH_JANUARY;
 8000602:	2301      	movs	r3, #1
 8000604:	767b      	strb	r3, [r7, #25]
 8000606:	e077      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Feb"))
 8000608:	463b      	mov	r3, r7
 800060a:	494d      	ldr	r1, [pc, #308]	@ (8000740 <set_timeFromCompile+0x2a8>)
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fd9d 	bl	800014c <strcmp>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d102      	bne.n	800061e <set_timeFromCompile+0x186>
		sDate.Month = RTC_MONTH_FEBRUARY;
 8000618:	2302      	movs	r3, #2
 800061a:	767b      	strb	r3, [r7, #25]
 800061c:	e06c      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Mar"))
 800061e:	463b      	mov	r3, r7
 8000620:	4948      	ldr	r1, [pc, #288]	@ (8000744 <set_timeFromCompile+0x2ac>)
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff fd92 	bl	800014c <strcmp>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d102      	bne.n	8000634 <set_timeFromCompile+0x19c>
		sDate.Month = RTC_MONTH_MARCH;
 800062e:	2303      	movs	r3, #3
 8000630:	767b      	strb	r3, [r7, #25]
 8000632:	e061      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Apr"))
 8000634:	463b      	mov	r3, r7
 8000636:	4944      	ldr	r1, [pc, #272]	@ (8000748 <set_timeFromCompile+0x2b0>)
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff fd87 	bl	800014c <strcmp>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d102      	bne.n	800064a <set_timeFromCompile+0x1b2>
		sDate.Month = RTC_MONTH_APRIL;
 8000644:	2304      	movs	r3, #4
 8000646:	767b      	strb	r3, [r7, #25]
 8000648:	e056      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "May"))
 800064a:	463b      	mov	r3, r7
 800064c:	493f      	ldr	r1, [pc, #252]	@ (800074c <set_timeFromCompile+0x2b4>)
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff fd7c 	bl	800014c <strcmp>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d102      	bne.n	8000660 <set_timeFromCompile+0x1c8>
		sDate.Month = RTC_MONTH_MAY;
 800065a:	2305      	movs	r3, #5
 800065c:	767b      	strb	r3, [r7, #25]
 800065e:	e04b      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Jun"))
 8000660:	463b      	mov	r3, r7
 8000662:	493b      	ldr	r1, [pc, #236]	@ (8000750 <set_timeFromCompile+0x2b8>)
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff fd71 	bl	800014c <strcmp>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d102      	bne.n	8000676 <set_timeFromCompile+0x1de>
		sDate.Month = RTC_MONTH_JUNE;
 8000670:	2306      	movs	r3, #6
 8000672:	767b      	strb	r3, [r7, #25]
 8000674:	e040      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Jul"))
 8000676:	463b      	mov	r3, r7
 8000678:	4936      	ldr	r1, [pc, #216]	@ (8000754 <set_timeFromCompile+0x2bc>)
 800067a:	4618      	mov	r0, r3
 800067c:	f7ff fd66 	bl	800014c <strcmp>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d102      	bne.n	800068c <set_timeFromCompile+0x1f4>
		sDate.Month = RTC_MONTH_JULY;
 8000686:	2307      	movs	r3, #7
 8000688:	767b      	strb	r3, [r7, #25]
 800068a:	e035      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Aug"))
 800068c:	463b      	mov	r3, r7
 800068e:	4932      	ldr	r1, [pc, #200]	@ (8000758 <set_timeFromCompile+0x2c0>)
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff fd5b 	bl	800014c <strcmp>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d102      	bne.n	80006a2 <set_timeFromCompile+0x20a>
		sDate.Month = RTC_MONTH_AUGUST;
 800069c:	2308      	movs	r3, #8
 800069e:	767b      	strb	r3, [r7, #25]
 80006a0:	e02a      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Sep"))
 80006a2:	463b      	mov	r3, r7
 80006a4:	492d      	ldr	r1, [pc, #180]	@ (800075c <set_timeFromCompile+0x2c4>)
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff fd50 	bl	800014c <strcmp>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d102      	bne.n	80006b8 <set_timeFromCompile+0x220>
		sDate.Month = RTC_MONTH_SEPTEMBER;
 80006b2:	2309      	movs	r3, #9
 80006b4:	767b      	strb	r3, [r7, #25]
 80006b6:	e01f      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Oct"))
 80006b8:	463b      	mov	r3, r7
 80006ba:	4929      	ldr	r1, [pc, #164]	@ (8000760 <set_timeFromCompile+0x2c8>)
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff fd45 	bl	800014c <strcmp>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d102      	bne.n	80006ce <set_timeFromCompile+0x236>
		sDate.Month = RTC_MONTH_OCTOBER;
 80006c8:	2310      	movs	r3, #16
 80006ca:	767b      	strb	r3, [r7, #25]
 80006cc:	e014      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Nov"))
 80006ce:	463b      	mov	r3, r7
 80006d0:	4924      	ldr	r1, [pc, #144]	@ (8000764 <set_timeFromCompile+0x2cc>)
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff fd3a 	bl	800014c <strcmp>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d102      	bne.n	80006e4 <set_timeFromCompile+0x24c>
		sDate.Month = RTC_MONTH_NOVEMBER;
 80006de:	2311      	movs	r3, #17
 80006e0:	767b      	strb	r3, [r7, #25]
 80006e2:	e009      	b.n	80006f8 <set_timeFromCompile+0x260>
	else if (!strcmp(month_str, "Dec"))
 80006e4:	463b      	mov	r3, r7
 80006e6:	4920      	ldr	r1, [pc, #128]	@ (8000768 <set_timeFromCompile+0x2d0>)
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff fd2f 	bl	800014c <strcmp>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d101      	bne.n	80006f8 <set_timeFromCompile+0x260>
		sDate.Month = RTC_MONTH_DECEMBER;
 80006f4:	2312      	movs	r3, #18
 80006f6:	767b      	strb	r3, [r7, #25]

	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80006f8:	f107 031c 	add.w	r3, r7, #28
 80006fc:	2201      	movs	r2, #1
 80006fe:	4619      	mov	r1, r3
 8000700:	481a      	ldr	r0, [pc, #104]	@ (800076c <set_timeFromCompile+0x2d4>)
 8000702:	f002 f82f 	bl	8002764 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8000706:	f107 0318 	add.w	r3, r7, #24
 800070a:	2201      	movs	r2, #1
 800070c:	4619      	mov	r1, r3
 800070e:	4817      	ldr	r0, [pc, #92]	@ (800076c <set_timeFromCompile+0x2d4>)
 8000710:	f002 f998 	bl	8002a44 <HAL_RTC_SetDate>

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000714:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 8000718:	2101      	movs	r1, #1
 800071a:	4814      	ldr	r0, [pc, #80]	@ (800076c <set_timeFromCompile+0x2d4>)
 800071c:	f002 fd3e 	bl	800319c <HAL_RTCEx_BKUPWrite>
}
 8000720:	bf00      	nop
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	080044cc 	.word	0x080044cc
 800072c:	080044d8 	.word	0x080044d8
 8000730:	080044e4 	.word	0x080044e4
 8000734:	080044f0 	.word	0x080044f0
 8000738:	66666667 	.word	0x66666667
 800073c:	080044fc 	.word	0x080044fc
 8000740:	08004500 	.word	0x08004500
 8000744:	08004504 	.word	0x08004504
 8000748:	08004508 	.word	0x08004508
 800074c:	0800450c 	.word	0x0800450c
 8000750:	08004510 	.word	0x08004510
 8000754:	08004514 	.word	0x08004514
 8000758:	08004518 	.word	0x08004518
 800075c:	0800451c 	.word	0x0800451c
 8000760:	08004520 	.word	0x08004520
 8000764:	08004524 	.word	0x08004524
 8000768:	08004528 	.word	0x08004528
 800076c:	200000e4 	.word	0x200000e4

08000770 <get_Time>:
	  	    Error_Handler();
	  	  }
}

void get_Time()
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef gTime;
	    RTC_DateTypeDef gDate;

	    HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BCD);
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	2201      	movs	r2, #1
 800077a:	4619      	mov	r1, r3
 800077c:	4833      	ldr	r0, [pc, #204]	@ (800084c <get_Time+0xdc>)
 800077e:	f002 f889 	bl	8002894 <HAL_RTC_GetTime>
	    HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BCD);
 8000782:	463b      	mov	r3, r7
 8000784:	2201      	movs	r2, #1
 8000786:	4619      	mov	r1, r3
 8000788:	4830      	ldr	r0, [pc, #192]	@ (800084c <get_Time+0xdc>)
 800078a:	f002 fa11 	bl	8002bb0 <HAL_RTC_GetDate>

	    sprintf(time, "%02d:%02d:%02d",
	            BCD2DEC(gTime.Hours),
 800078e:	793b      	ldrb	r3, [r7, #4]
 8000790:	091b      	lsrs	r3, r3, #4
 8000792:	b2db      	uxtb	r3, r3
 8000794:	461a      	mov	r2, r3
 8000796:	4613      	mov	r3, r2
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	4413      	add	r3, r2
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	461a      	mov	r2, r3
 80007a0:	793b      	ldrb	r3, [r7, #4]
 80007a2:	f003 030f 	and.w	r3, r3, #15
	    sprintf(time, "%02d:%02d:%02d",
 80007a6:	441a      	add	r2, r3
	            BCD2DEC(gTime.Minutes),
 80007a8:	797b      	ldrb	r3, [r7, #5]
 80007aa:	091b      	lsrs	r3, r3, #4
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	4619      	mov	r1, r3
 80007b0:	460b      	mov	r3, r1
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	440b      	add	r3, r1
 80007b6:	005b      	lsls	r3, r3, #1
 80007b8:	4619      	mov	r1, r3
 80007ba:	797b      	ldrb	r3, [r7, #5]
 80007bc:	f003 030f 	and.w	r3, r3, #15
	    sprintf(time, "%02d:%02d:%02d",
 80007c0:	4419      	add	r1, r3
	            BCD2DEC(gTime.Seconds));
 80007c2:	79bb      	ldrb	r3, [r7, #6]
 80007c4:	091b      	lsrs	r3, r3, #4
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	4618      	mov	r0, r3
 80007ca:	4603      	mov	r3, r0
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4403      	add	r3, r0
 80007d0:	005b      	lsls	r3, r3, #1
 80007d2:	4618      	mov	r0, r3
 80007d4:	79bb      	ldrb	r3, [r7, #6]
 80007d6:	f003 030f 	and.w	r3, r3, #15
	    sprintf(time, "%02d:%02d:%02d",
 80007da:	4403      	add	r3, r0
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	460b      	mov	r3, r1
 80007e0:	491b      	ldr	r1, [pc, #108]	@ (8000850 <get_Time+0xe0>)
 80007e2:	481c      	ldr	r0, [pc, #112]	@ (8000854 <get_Time+0xe4>)
 80007e4:	f002 fd10 	bl	8003208 <siprintf>

	    sprintf(date, "%02d-%02d-20%02d",
	            BCD2DEC(gDate.Date),
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	091b      	lsrs	r3, r3, #4
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	461a      	mov	r2, r3
 80007f0:	4613      	mov	r3, r2
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	4413      	add	r3, r2
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	461a      	mov	r2, r3
 80007fa:	78bb      	ldrb	r3, [r7, #2]
 80007fc:	f003 030f 	and.w	r3, r3, #15
	    sprintf(date, "%02d-%02d-20%02d",
 8000800:	441a      	add	r2, r3
	            BCD2DEC(gDate.Month),
 8000802:	787b      	ldrb	r3, [r7, #1]
 8000804:	091b      	lsrs	r3, r3, #4
 8000806:	b2db      	uxtb	r3, r3
 8000808:	4619      	mov	r1, r3
 800080a:	460b      	mov	r3, r1
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	440b      	add	r3, r1
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	4619      	mov	r1, r3
 8000814:	787b      	ldrb	r3, [r7, #1]
 8000816:	f003 030f 	and.w	r3, r3, #15
	    sprintf(date, "%02d-%02d-20%02d",
 800081a:	4419      	add	r1, r3
	            BCD2DEC(gDate.Year)
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	091b      	lsrs	r3, r3, #4
 8000820:	b2db      	uxtb	r3, r3
 8000822:	4618      	mov	r0, r3
 8000824:	4603      	mov	r3, r0
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	4403      	add	r3, r0
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	4618      	mov	r0, r3
 800082e:	78fb      	ldrb	r3, [r7, #3]
 8000830:	f003 030f 	and.w	r3, r3, #15
	    sprintf(date, "%02d-%02d-20%02d",
 8000834:	4403      	add	r3, r0
 8000836:	9300      	str	r3, [sp, #0]
 8000838:	460b      	mov	r3, r1
 800083a:	4907      	ldr	r1, [pc, #28]	@ (8000858 <get_Time+0xe8>)
 800083c:	4807      	ldr	r0, [pc, #28]	@ (800085c <get_Time+0xec>)
 800083e:	f002 fce3 	bl	8003208 <siprintf>
//	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BCD);
//
//	sprintf(time, "%02d:%02d:%02d", BCD2DEC(gTime.Hours),BCD2DEC(gTime.Minutes),BCD2DEC(gTime.Seconds));
//	//dd-mm-yy-wd
//	sprintf(date, "%02d-%02d-%02d-%02d", BCD2DEC(gDate.Date),BCD2DEC(gDate.Month),2026 + BCD2DEC(gDate.Year), BCD2DEC(gDate.WeekDay));
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000e4 	.word	0x200000e4
 8000850:	0800452c 	.word	0x0800452c
 8000854:	200000cc 	.word	0x200000cc
 8000858:	0800453c 	.word	0x0800453c
 800085c:	200000d8 	.word	0x200000d8

08000860 <display_time>:

void display_time(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80);
 8000864:	2080      	movs	r0, #128	@ 0x80
 8000866:	f7ff fd95 	bl	8000394 <lcd_send_cmd>
	lcd_send_string(time);
 800086a:	4805      	ldr	r0, [pc, #20]	@ (8000880 <display_time+0x20>)
 800086c:	f7ff fdfe 	bl	800046c <lcd_send_string>
	lcd_send_cmd(0xc0);
 8000870:	20c0      	movs	r0, #192	@ 0xc0
 8000872:	f7ff fd8f 	bl	8000394 <lcd_send_cmd>
	lcd_send_string(date);
 8000876:	4803      	ldr	r0, [pc, #12]	@ (8000884 <display_time+0x24>)
 8000878:	f7ff fdf8 	bl	800046c <lcd_send_string>
}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}
 8000880:	200000cc 	.word	0x200000cc
 8000884:	200000d8 	.word	0x200000d8

08000888 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800088c:	f000 f9b4 	bl	8000bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000890:	f000 f820 	bl	80008d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000894:	f7ff fc6c 	bl	8000170 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000898:	f7ff fcc0 	bl	800021c <MX_I2C1_Init>
  MX_RTC_Init();
 800089c:	f000 f87e 	bl	800099c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80008a0:	f7ff fd3a 	bl	8000318 <lcd_init>
  /* USER CODE END 2 */
   if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2) //
 80008a4:	2101      	movs	r1, #1
 80008a6:	480a      	ldr	r0, [pc, #40]	@ (80008d0 <main+0x48>)
 80008a8:	f002 fc92 	bl	80031d0 <HAL_RTCEx_BKUPRead>
 80008ac:	4603      	mov	r3, r0
 80008ae:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d001      	beq.n	80008ba <main+0x32>
  {
//	  set_time();
	   set_timeFromCompile();
 80008b6:	f7ff fdef 	bl	8000498 <set_timeFromCompile>
	  lcd_send_string("My wife.");
	  HAL_Delay(50);
#endif
//	  lcd_put_cursor(0, 0);
//	  lcd_send_string("Hello Stefani <3!");
	   get_Time();
 80008ba:	f7ff ff59 	bl	8000770 <get_Time>
	   display_time();
 80008be:	f7ff ffcf 	bl	8000860 <display_time>
	   HAL_Delay(500);
 80008c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008c6:	f000 f9f9 	bl	8000cbc <HAL_Delay>
	   get_Time();
 80008ca:	bf00      	nop
 80008cc:	e7f5      	b.n	80008ba <main+0x32>
 80008ce:	bf00      	nop
 80008d0:	200000e4 	.word	0x200000e4

080008d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b094      	sub	sp, #80	@ 0x50
 80008d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008de:	2228      	movs	r2, #40	@ 0x28
 80008e0:	2100      	movs	r1, #0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f002 fce0 	bl	80032a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000904:	2305      	movs	r3, #5
 8000906:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000908:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800090c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000912:	2301      	movs	r3, #1
 8000914:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000916:	2301      	movs	r3, #1
 8000918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800091a:	2302      	movs	r3, #2
 800091c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800091e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000922:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000924:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000928:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800092e:	4618      	mov	r0, r3
 8000930:	f001 f910 	bl	8001b54 <HAL_RCC_OscConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800093a:	f000 f828 	bl	800098e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093e:	230f      	movs	r3, #15
 8000940:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000942:	2302      	movs	r3, #2
 8000944:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800094a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800094e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000950:	2300      	movs	r3, #0
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	2102      	movs	r1, #2
 800095a:	4618      	mov	r0, r3
 800095c:	f001 fb7c 	bl	8002058 <HAL_RCC_ClockConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000966:	f000 f812 	bl	800098e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800096a:	2301      	movs	r3, #1
 800096c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800096e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000972:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	4618      	mov	r0, r3
 8000978:	f001 fcfc 	bl	8002374 <HAL_RCCEx_PeriphCLKConfig>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000982:	f000 f804 	bl	800098e <Error_Handler>
  }
}
 8000986:	bf00      	nop
 8000988:	3750      	adds	r7, #80	@ 0x50
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000992:	b672      	cpsid	i
}
 8000994:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000996:	bf00      	nop
 8000998:	e7fd      	b.n	8000996 <Error_Handler+0x8>
	...

0800099c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	2100      	movs	r1, #0
 80009a6:	460a      	mov	r2, r1
 80009a8:	801a      	strh	r2, [r3, #0]
 80009aa:	460a      	mov	r2, r1
 80009ac:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80009ae:	2300      	movs	r3, #0
 80009b0:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80009b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_RTC_Init+0x8c>)
 80009b4:	4a1d      	ldr	r2, [pc, #116]	@ (8000a2c <MX_RTC_Init+0x90>)
 80009b6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80009b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <MX_RTC_Init+0x8c>)
 80009ba:	f04f 32ff 	mov.w	r2, #4294967295
 80009be:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80009c0:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_RTC_Init+0x8c>)
 80009c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009c6:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009c8:	4817      	ldr	r0, [pc, #92]	@ (8000a28 <MX_RTC_Init+0x8c>)
 80009ca:	f001 fe3f 	bl	800264c <HAL_RTC_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80009d4:	f7ff ffdb 	bl	800098e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 80009d8:	2323      	movs	r3, #35	@ 0x23
 80009da:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 80009dc:	2359      	movs	r3, #89	@ 0x59
 80009de:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x59;
 80009e0:	2359      	movs	r3, #89	@ 0x59
 80009e2:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	2201      	movs	r2, #1
 80009e8:	4619      	mov	r1, r3
 80009ea:	480f      	ldr	r0, [pc, #60]	@ (8000a28 <MX_RTC_Init+0x8c>)
 80009ec:	f001 feba 	bl	8002764 <HAL_RTC_SetTime>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80009f6:	f7ff ffca 	bl	800098e <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80009fa:	2301      	movs	r3, #1
 80009fc:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80009fe:	2301      	movs	r3, #1
 8000a00:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000a02:	2301      	movs	r3, #1
 8000a04:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8000a06:	2300      	movs	r3, #0
 8000a08:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_RTC_Init+0x8c>)
 8000a12:	f002 f817 	bl	8002a44 <HAL_RTC_SetDate>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8000a1c:	f7ff ffb7 	bl	800098e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200000e4 	.word	0x200000e4
 8000a2c:	40002800 	.word	0x40002800

08000a30 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000a6c <HAL_RTC_MspInit+0x3c>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d110      	bne.n	8000a64 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000a42:	f001 f87b 	bl	8001b3c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000a46:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <HAL_RTC_MspInit+0x40>)
 8000a48:	69db      	ldr	r3, [r3, #28]
 8000a4a:	4a09      	ldr	r2, [pc, #36]	@ (8000a70 <HAL_RTC_MspInit+0x40>)
 8000a4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000a50:	61d3      	str	r3, [r2, #28]
 8000a52:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <HAL_RTC_MspInit+0x40>)
 8000a54:	69db      	ldr	r3, [r3, #28]
 8000a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a5e:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <HAL_RTC_MspInit+0x44>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40002800 	.word	0x40002800
 8000a70:	40021000 	.word	0x40021000
 8000a74:	4242043c 	.word	0x4242043c

08000a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <HAL_MspInit+0x5c>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	4a14      	ldr	r2, [pc, #80]	@ (8000ad4 <HAL_MspInit+0x5c>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	6193      	str	r3, [r2, #24]
 8000a8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <HAL_MspInit+0x5c>)
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <HAL_MspInit+0x5c>)
 8000a98:	69db      	ldr	r3, [r3, #28]
 8000a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad4 <HAL_MspInit+0x5c>)
 8000a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa0:	61d3      	str	r3, [r2, #28]
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad4 <HAL_MspInit+0x5c>)
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000aae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad8 <HAL_MspInit+0x60>)
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	4a04      	ldr	r2, [pc, #16]	@ (8000ad8 <HAL_MspInit+0x60>)
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	bf00      	nop
 8000acc:	3714      	adds	r7, #20
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	40010000 	.word	0x40010000

08000adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <NMI_Handler+0x4>

08000ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <HardFault_Handler+0x4>

08000aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <MemManage_Handler+0x4>

08000af4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <BusFault_Handler+0x4>

08000afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b00:	bf00      	nop
 8000b02:	e7fd      	b.n	8000b00 <UsageFault_Handler+0x4>

08000b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr

08000b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr

08000b1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2c:	f000 f8aa 	bl	8000c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	@ (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f002 fba8 	bl	80032b8 <__errno>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	4a05      	ldr	r2, [pc, #20]	@ (8000b98 <_sbrk+0x64>)
 8000b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20005000 	.word	0x20005000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	200000f8 	.word	0x200000f8
 8000b9c:	20000248 	.word	0x20000248

08000ba0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr

08000bac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bac:	f7ff fff8 	bl	8000ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb0:	480b      	ldr	r0, [pc, #44]	@ (8000be0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bb2:	490c      	ldr	r1, [pc, #48]	@ (8000be4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bb4:	4a0c      	ldr	r2, [pc, #48]	@ (8000be8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a09      	ldr	r2, [pc, #36]	@ (8000bec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000bc8:	4c09      	ldr	r4, [pc, #36]	@ (8000bf0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bd6:	f002 fb75 	bl	80032c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bda:	f7ff fe55 	bl	8000888 <main>
  bx lr
 8000bde:	4770      	bx	lr
  ldr r0, =_sdata
 8000be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000be8:	080046fc 	.word	0x080046fc
  ldr r2, =_sbss
 8000bec:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bf0:	20000248 	.word	0x20000248

08000bf4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC1_2_IRQHandler>
	...

08000bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_Init+0x28>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a07      	ldr	r2, [pc, #28]	@ (8000c20 <HAL_Init+0x28>)
 8000c02:	f043 0310 	orr.w	r3, r3, #16
 8000c06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f92b 	bl	8000e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 f808 	bl	8000c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff ff30 	bl	8000a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40022000 	.word	0x40022000

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <HAL_InitTick+0x54>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b12      	ldr	r3, [pc, #72]	@ (8000c7c <HAL_InitTick+0x58>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 f935 	bl	8000eb2 <HAL_SYSTICK_Config>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00e      	b.n	8000c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b0f      	cmp	r3, #15
 8000c56:	d80a      	bhi.n	8000c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c60:	f000 f90b 	bl	8000e7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c64:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <HAL_InitTick+0x5c>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e000      	b.n	8000c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	20000004 	.word	0x20000004

08000c84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c88:	4b05      	ldr	r3, [pc, #20]	@ (8000ca0 <HAL_IncTick+0x1c>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <HAL_IncTick+0x20>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4413      	add	r3, r2
 8000c94:	4a03      	ldr	r2, [pc, #12]	@ (8000ca4 <HAL_IncTick+0x20>)
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	200000fc 	.word	0x200000fc

08000ca8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cac:	4b02      	ldr	r3, [pc, #8]	@ (8000cb8 <HAL_GetTick+0x10>)
 8000cae:	681b      	ldr	r3, [r3, #0]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	200000fc 	.word	0x200000fc

08000cbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cc4:	f7ff fff0 	bl	8000ca8 <HAL_GetTick>
 8000cc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cd4:	d005      	beq.n	8000ce2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d00 <HAL_Delay+0x44>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4413      	add	r3, r2
 8000ce0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ce2:	bf00      	nop
 8000ce4:	f7ff ffe0 	bl	8000ca8 <HAL_GetTick>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d8f7      	bhi.n	8000ce4 <HAL_Delay+0x28>
  {
  }
}
 8000cf4:	bf00      	nop
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000008 	.word	0x20000008

08000d04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f003 0307 	and.w	r3, r3, #7
 8000d12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <__NVIC_SetPriorityGrouping+0x44>)
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d1a:	68ba      	ldr	r2, [r7, #8]
 8000d1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d20:	4013      	ands	r3, r2
 8000d22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d36:	4a04      	ldr	r2, [pc, #16]	@ (8000d48 <__NVIC_SetPriorityGrouping+0x44>)
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	60d3      	str	r3, [r2, #12]
}
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d50:	4b04      	ldr	r3, [pc, #16]	@ (8000d64 <__NVIC_GetPriorityGrouping+0x18>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	0a1b      	lsrs	r3, r3, #8
 8000d56:	f003 0307 	and.w	r3, r3, #7
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	db0a      	blt.n	8000d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	490c      	ldr	r1, [pc, #48]	@ (8000db4 <__NVIC_SetPriority+0x4c>)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	0112      	lsls	r2, r2, #4
 8000d88:	b2d2      	uxtb	r2, r2
 8000d8a:	440b      	add	r3, r1
 8000d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d90:	e00a      	b.n	8000da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	4908      	ldr	r1, [pc, #32]	@ (8000db8 <__NVIC_SetPriority+0x50>)
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f003 030f 	and.w	r3, r3, #15
 8000d9e:	3b04      	subs	r3, #4
 8000da0:	0112      	lsls	r2, r2, #4
 8000da2:	b2d2      	uxtb	r2, r2
 8000da4:	440b      	add	r3, r1
 8000da6:	761a      	strb	r2, [r3, #24]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000e100 	.word	0xe000e100
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b089      	sub	sp, #36	@ 0x24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	f1c3 0307 	rsb	r3, r3, #7
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	bf28      	it	cs
 8000dda:	2304      	movcs	r3, #4
 8000ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	3304      	adds	r3, #4
 8000de2:	2b06      	cmp	r3, #6
 8000de4:	d902      	bls.n	8000dec <NVIC_EncodePriority+0x30>
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3b03      	subs	r3, #3
 8000dea:	e000      	b.n	8000dee <NVIC_EncodePriority+0x32>
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	f04f 32ff 	mov.w	r2, #4294967295
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	401a      	ands	r2, r3
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e04:	f04f 31ff 	mov.w	r1, #4294967295
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0e:	43d9      	mvns	r1, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	4313      	orrs	r3, r2
         );
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3724      	adds	r7, #36	@ 0x24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr

08000e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e30:	d301      	bcc.n	8000e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00f      	b.n	8000e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e36:	4a0a      	ldr	r2, [pc, #40]	@ (8000e60 <SysTick_Config+0x40>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e3e:	210f      	movs	r1, #15
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f7ff ff90 	bl	8000d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e48:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <SysTick_Config+0x40>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e4e:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <SysTick_Config+0x40>)
 8000e50:	2207      	movs	r2, #7
 8000e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	e000e010 	.word	0xe000e010

08000e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ff49 	bl	8000d04 <__NVIC_SetPriorityGrouping>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b086      	sub	sp, #24
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	60b9      	str	r1, [r7, #8]
 8000e84:	607a      	str	r2, [r7, #4]
 8000e86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e8c:	f7ff ff5e 	bl	8000d4c <__NVIC_GetPriorityGrouping>
 8000e90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	68b9      	ldr	r1, [r7, #8]
 8000e96:	6978      	ldr	r0, [r7, #20]
 8000e98:	f7ff ff90 	bl	8000dbc <NVIC_EncodePriority>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea2:	4611      	mov	r1, r2
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff5f 	bl	8000d68 <__NVIC_SetPriority>
}
 8000eaa:	bf00      	nop
 8000eac:	3718      	adds	r7, #24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f7ff ffb0 	bl	8000e20 <SysTick_Config>
 8000ec0:	4603      	mov	r3, r0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b08b      	sub	sp, #44	@ 0x2c
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000eda:	2300      	movs	r3, #0
 8000edc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ede:	e169      	b.n	80011b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	69fa      	ldr	r2, [r7, #28]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	f040 8158 	bne.w	80011ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	4a9a      	ldr	r2, [pc, #616]	@ (800116c <HAL_GPIO_Init+0x2a0>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d05e      	beq.n	8000fc6 <HAL_GPIO_Init+0xfa>
 8000f08:	4a98      	ldr	r2, [pc, #608]	@ (800116c <HAL_GPIO_Init+0x2a0>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d875      	bhi.n	8000ffa <HAL_GPIO_Init+0x12e>
 8000f0e:	4a98      	ldr	r2, [pc, #608]	@ (8001170 <HAL_GPIO_Init+0x2a4>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d058      	beq.n	8000fc6 <HAL_GPIO_Init+0xfa>
 8000f14:	4a96      	ldr	r2, [pc, #600]	@ (8001170 <HAL_GPIO_Init+0x2a4>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d86f      	bhi.n	8000ffa <HAL_GPIO_Init+0x12e>
 8000f1a:	4a96      	ldr	r2, [pc, #600]	@ (8001174 <HAL_GPIO_Init+0x2a8>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d052      	beq.n	8000fc6 <HAL_GPIO_Init+0xfa>
 8000f20:	4a94      	ldr	r2, [pc, #592]	@ (8001174 <HAL_GPIO_Init+0x2a8>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d869      	bhi.n	8000ffa <HAL_GPIO_Init+0x12e>
 8000f26:	4a94      	ldr	r2, [pc, #592]	@ (8001178 <HAL_GPIO_Init+0x2ac>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d04c      	beq.n	8000fc6 <HAL_GPIO_Init+0xfa>
 8000f2c:	4a92      	ldr	r2, [pc, #584]	@ (8001178 <HAL_GPIO_Init+0x2ac>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d863      	bhi.n	8000ffa <HAL_GPIO_Init+0x12e>
 8000f32:	4a92      	ldr	r2, [pc, #584]	@ (800117c <HAL_GPIO_Init+0x2b0>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d046      	beq.n	8000fc6 <HAL_GPIO_Init+0xfa>
 8000f38:	4a90      	ldr	r2, [pc, #576]	@ (800117c <HAL_GPIO_Init+0x2b0>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d85d      	bhi.n	8000ffa <HAL_GPIO_Init+0x12e>
 8000f3e:	2b12      	cmp	r3, #18
 8000f40:	d82a      	bhi.n	8000f98 <HAL_GPIO_Init+0xcc>
 8000f42:	2b12      	cmp	r3, #18
 8000f44:	d859      	bhi.n	8000ffa <HAL_GPIO_Init+0x12e>
 8000f46:	a201      	add	r2, pc, #4	@ (adr r2, 8000f4c <HAL_GPIO_Init+0x80>)
 8000f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4c:	08000fc7 	.word	0x08000fc7
 8000f50:	08000fa1 	.word	0x08000fa1
 8000f54:	08000fb3 	.word	0x08000fb3
 8000f58:	08000ff5 	.word	0x08000ff5
 8000f5c:	08000ffb 	.word	0x08000ffb
 8000f60:	08000ffb 	.word	0x08000ffb
 8000f64:	08000ffb 	.word	0x08000ffb
 8000f68:	08000ffb 	.word	0x08000ffb
 8000f6c:	08000ffb 	.word	0x08000ffb
 8000f70:	08000ffb 	.word	0x08000ffb
 8000f74:	08000ffb 	.word	0x08000ffb
 8000f78:	08000ffb 	.word	0x08000ffb
 8000f7c:	08000ffb 	.word	0x08000ffb
 8000f80:	08000ffb 	.word	0x08000ffb
 8000f84:	08000ffb 	.word	0x08000ffb
 8000f88:	08000ffb 	.word	0x08000ffb
 8000f8c:	08000ffb 	.word	0x08000ffb
 8000f90:	08000fa9 	.word	0x08000fa9
 8000f94:	08000fbd 	.word	0x08000fbd
 8000f98:	4a79      	ldr	r2, [pc, #484]	@ (8001180 <HAL_GPIO_Init+0x2b4>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d013      	beq.n	8000fc6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f9e:	e02c      	b.n	8000ffa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	623b      	str	r3, [r7, #32]
          break;
 8000fa6:	e029      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	3304      	adds	r3, #4
 8000fae:	623b      	str	r3, [r7, #32]
          break;
 8000fb0:	e024      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	3308      	adds	r3, #8
 8000fb8:	623b      	str	r3, [r7, #32]
          break;
 8000fba:	e01f      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	330c      	adds	r3, #12
 8000fc2:	623b      	str	r3, [r7, #32]
          break;
 8000fc4:	e01a      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d102      	bne.n	8000fd4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fce:	2304      	movs	r3, #4
 8000fd0:	623b      	str	r3, [r7, #32]
          break;
 8000fd2:	e013      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d105      	bne.n	8000fe8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fdc:	2308      	movs	r3, #8
 8000fde:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69fa      	ldr	r2, [r7, #28]
 8000fe4:	611a      	str	r2, [r3, #16]
          break;
 8000fe6:	e009      	b.n	8000ffc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fe8:	2308      	movs	r3, #8
 8000fea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	69fa      	ldr	r2, [r7, #28]
 8000ff0:	615a      	str	r2, [r3, #20]
          break;
 8000ff2:	e003      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	623b      	str	r3, [r7, #32]
          break;
 8000ff8:	e000      	b.n	8000ffc <HAL_GPIO_Init+0x130>
          break;
 8000ffa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	2bff      	cmp	r3, #255	@ 0xff
 8001000:	d801      	bhi.n	8001006 <HAL_GPIO_Init+0x13a>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	e001      	b.n	800100a <HAL_GPIO_Init+0x13e>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3304      	adds	r3, #4
 800100a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	2bff      	cmp	r3, #255	@ 0xff
 8001010:	d802      	bhi.n	8001018 <HAL_GPIO_Init+0x14c>
 8001012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	e002      	b.n	800101e <HAL_GPIO_Init+0x152>
 8001018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101a:	3b08      	subs	r3, #8
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	210f      	movs	r1, #15
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	fa01 f303 	lsl.w	r3, r1, r3
 800102c:	43db      	mvns	r3, r3
 800102e:	401a      	ands	r2, r3
 8001030:	6a39      	ldr	r1, [r7, #32]
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	fa01 f303 	lsl.w	r3, r1, r3
 8001038:	431a      	orrs	r2, r3
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 80b1 	beq.w	80011ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800104c:	4b4d      	ldr	r3, [pc, #308]	@ (8001184 <HAL_GPIO_Init+0x2b8>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	4a4c      	ldr	r2, [pc, #304]	@ (8001184 <HAL_GPIO_Init+0x2b8>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6193      	str	r3, [r2, #24]
 8001058:	4b4a      	ldr	r3, [pc, #296]	@ (8001184 <HAL_GPIO_Init+0x2b8>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001064:	4a48      	ldr	r2, [pc, #288]	@ (8001188 <HAL_GPIO_Init+0x2bc>)
 8001066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001068:	089b      	lsrs	r3, r3, #2
 800106a:	3302      	adds	r3, #2
 800106c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001070:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001074:	f003 0303 	and.w	r3, r3, #3
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	220f      	movs	r2, #15
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	4013      	ands	r3, r2
 8001086:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a40      	ldr	r2, [pc, #256]	@ (800118c <HAL_GPIO_Init+0x2c0>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d013      	beq.n	80010b8 <HAL_GPIO_Init+0x1ec>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a3f      	ldr	r2, [pc, #252]	@ (8001190 <HAL_GPIO_Init+0x2c4>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d00d      	beq.n	80010b4 <HAL_GPIO_Init+0x1e8>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a3e      	ldr	r2, [pc, #248]	@ (8001194 <HAL_GPIO_Init+0x2c8>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d007      	beq.n	80010b0 <HAL_GPIO_Init+0x1e4>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a3d      	ldr	r2, [pc, #244]	@ (8001198 <HAL_GPIO_Init+0x2cc>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d101      	bne.n	80010ac <HAL_GPIO_Init+0x1e0>
 80010a8:	2303      	movs	r3, #3
 80010aa:	e006      	b.n	80010ba <HAL_GPIO_Init+0x1ee>
 80010ac:	2304      	movs	r3, #4
 80010ae:	e004      	b.n	80010ba <HAL_GPIO_Init+0x1ee>
 80010b0:	2302      	movs	r3, #2
 80010b2:	e002      	b.n	80010ba <HAL_GPIO_Init+0x1ee>
 80010b4:	2301      	movs	r3, #1
 80010b6:	e000      	b.n	80010ba <HAL_GPIO_Init+0x1ee>
 80010b8:	2300      	movs	r3, #0
 80010ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010bc:	f002 0203 	and.w	r2, r2, #3
 80010c0:	0092      	lsls	r2, r2, #2
 80010c2:	4093      	lsls	r3, r2
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010ca:	492f      	ldr	r1, [pc, #188]	@ (8001188 <HAL_GPIO_Init+0x2bc>)
 80010cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	3302      	adds	r3, #2
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d006      	beq.n	80010f2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010e4:	4b2d      	ldr	r3, [pc, #180]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 80010e6:	689a      	ldr	r2, [r3, #8]
 80010e8:	492c      	ldr	r1, [pc, #176]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	608b      	str	r3, [r1, #8]
 80010f0:	e006      	b.n	8001100 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010f2:	4b2a      	ldr	r3, [pc, #168]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 80010f4:	689a      	ldr	r2, [r3, #8]
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	43db      	mvns	r3, r3
 80010fa:	4928      	ldr	r1, [pc, #160]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 80010fc:	4013      	ands	r3, r2
 80010fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d006      	beq.n	800111a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800110c:	4b23      	ldr	r3, [pc, #140]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 800110e:	68da      	ldr	r2, [r3, #12]
 8001110:	4922      	ldr	r1, [pc, #136]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	4313      	orrs	r3, r2
 8001116:	60cb      	str	r3, [r1, #12]
 8001118:	e006      	b.n	8001128 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800111a:	4b20      	ldr	r3, [pc, #128]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	43db      	mvns	r3, r3
 8001122:	491e      	ldr	r1, [pc, #120]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 8001124:	4013      	ands	r3, r2
 8001126:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001130:	2b00      	cmp	r3, #0
 8001132:	d006      	beq.n	8001142 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	4918      	ldr	r1, [pc, #96]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	4313      	orrs	r3, r2
 800113e:	604b      	str	r3, [r1, #4]
 8001140:	e006      	b.n	8001150 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001142:	4b16      	ldr	r3, [pc, #88]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 8001144:	685a      	ldr	r2, [r3, #4]
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	43db      	mvns	r3, r3
 800114a:	4914      	ldr	r1, [pc, #80]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 800114c:	4013      	ands	r3, r2
 800114e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d021      	beq.n	80011a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800115c:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	490e      	ldr	r1, [pc, #56]	@ (800119c <HAL_GPIO_Init+0x2d0>)
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	4313      	orrs	r3, r2
 8001166:	600b      	str	r3, [r1, #0]
 8001168:	e021      	b.n	80011ae <HAL_GPIO_Init+0x2e2>
 800116a:	bf00      	nop
 800116c:	10320000 	.word	0x10320000
 8001170:	10310000 	.word	0x10310000
 8001174:	10220000 	.word	0x10220000
 8001178:	10210000 	.word	0x10210000
 800117c:	10120000 	.word	0x10120000
 8001180:	10110000 	.word	0x10110000
 8001184:	40021000 	.word	0x40021000
 8001188:	40010000 	.word	0x40010000
 800118c:	40010800 	.word	0x40010800
 8001190:	40010c00 	.word	0x40010c00
 8001194:	40011000 	.word	0x40011000
 8001198:	40011400 	.word	0x40011400
 800119c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011a0:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <HAL_GPIO_Init+0x304>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	4909      	ldr	r1, [pc, #36]	@ (80011d0 <HAL_GPIO_Init+0x304>)
 80011aa:	4013      	ands	r3, r2
 80011ac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b0:	3301      	adds	r3, #1
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ba:	fa22 f303 	lsr.w	r3, r2, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	f47f ae8e 	bne.w	8000ee0 <HAL_GPIO_Init+0x14>
  }
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	372c      	adds	r7, #44	@ 0x2c
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr
 80011d0:	40010400 	.word	0x40010400

080011d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
 80011e0:	4613      	mov	r3, r2
 80011e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011e4:	787b      	ldrb	r3, [r7, #1]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ea:	887a      	ldrh	r2, [r7, #2]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80011f0:	e003      	b.n	80011fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80011f2:	887b      	ldrh	r3, [r7, #2]
 80011f4:	041a      	lsls	r2, r3, #16
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	611a      	str	r2, [r3, #16]
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr

08001204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e12b      	b.n	800146e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d106      	bne.n	8001230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff f824 	bl	8000278 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2224      	movs	r2, #36	@ 0x24
 8001234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 0201 	bic.w	r2, r2, #1
 8001246:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001256:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001266:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001268:	f001 f83e 	bl	80022e8 <HAL_RCC_GetPCLK1Freq>
 800126c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	4a81      	ldr	r2, [pc, #516]	@ (8001478 <HAL_I2C_Init+0x274>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d807      	bhi.n	8001288 <HAL_I2C_Init+0x84>
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4a80      	ldr	r2, [pc, #512]	@ (800147c <HAL_I2C_Init+0x278>)
 800127c:	4293      	cmp	r3, r2
 800127e:	bf94      	ite	ls
 8001280:	2301      	movls	r3, #1
 8001282:	2300      	movhi	r3, #0
 8001284:	b2db      	uxtb	r3, r3
 8001286:	e006      	b.n	8001296 <HAL_I2C_Init+0x92>
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	4a7d      	ldr	r2, [pc, #500]	@ (8001480 <HAL_I2C_Init+0x27c>)
 800128c:	4293      	cmp	r3, r2
 800128e:	bf94      	ite	ls
 8001290:	2301      	movls	r3, #1
 8001292:	2300      	movhi	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e0e7      	b.n	800146e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	4a78      	ldr	r2, [pc, #480]	@ (8001484 <HAL_I2C_Init+0x280>)
 80012a2:	fba2 2303 	umull	r2, r3, r2, r3
 80012a6:	0c9b      	lsrs	r3, r3, #18
 80012a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	68ba      	ldr	r2, [r7, #8]
 80012ba:	430a      	orrs	r2, r1
 80012bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6a1b      	ldr	r3, [r3, #32]
 80012c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	4a6a      	ldr	r2, [pc, #424]	@ (8001478 <HAL_I2C_Init+0x274>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d802      	bhi.n	80012d8 <HAL_I2C_Init+0xd4>
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3301      	adds	r3, #1
 80012d6:	e009      	b.n	80012ec <HAL_I2C_Init+0xe8>
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80012de:	fb02 f303 	mul.w	r3, r2, r3
 80012e2:	4a69      	ldr	r2, [pc, #420]	@ (8001488 <HAL_I2C_Init+0x284>)
 80012e4:	fba2 2303 	umull	r2, r3, r2, r3
 80012e8:	099b      	lsrs	r3, r3, #6
 80012ea:	3301      	adds	r3, #1
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	6812      	ldr	r2, [r2, #0]
 80012f0:	430b      	orrs	r3, r1
 80012f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80012fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	495c      	ldr	r1, [pc, #368]	@ (8001478 <HAL_I2C_Init+0x274>)
 8001308:	428b      	cmp	r3, r1
 800130a:	d819      	bhi.n	8001340 <HAL_I2C_Init+0x13c>
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	1e59      	subs	r1, r3, #1
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	fbb1 f3f3 	udiv	r3, r1, r3
 800131a:	1c59      	adds	r1, r3, #1
 800131c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001320:	400b      	ands	r3, r1
 8001322:	2b00      	cmp	r3, #0
 8001324:	d00a      	beq.n	800133c <HAL_I2C_Init+0x138>
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	1e59      	subs	r1, r3, #1
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	fbb1 f3f3 	udiv	r3, r1, r3
 8001334:	3301      	adds	r3, #1
 8001336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800133a:	e051      	b.n	80013e0 <HAL_I2C_Init+0x1dc>
 800133c:	2304      	movs	r3, #4
 800133e:	e04f      	b.n	80013e0 <HAL_I2C_Init+0x1dc>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d111      	bne.n	800136c <HAL_I2C_Init+0x168>
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	1e58      	subs	r0, r3, #1
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6859      	ldr	r1, [r3, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	440b      	add	r3, r1
 8001356:	fbb0 f3f3 	udiv	r3, r0, r3
 800135a:	3301      	adds	r3, #1
 800135c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001360:	2b00      	cmp	r3, #0
 8001362:	bf0c      	ite	eq
 8001364:	2301      	moveq	r3, #1
 8001366:	2300      	movne	r3, #0
 8001368:	b2db      	uxtb	r3, r3
 800136a:	e012      	b.n	8001392 <HAL_I2C_Init+0x18e>
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	1e58      	subs	r0, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6859      	ldr	r1, [r3, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	0099      	lsls	r1, r3, #2
 800137c:	440b      	add	r3, r1
 800137e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001382:	3301      	adds	r3, #1
 8001384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001388:	2b00      	cmp	r3, #0
 800138a:	bf0c      	ite	eq
 800138c:	2301      	moveq	r3, #1
 800138e:	2300      	movne	r3, #0
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_I2C_Init+0x196>
 8001396:	2301      	movs	r3, #1
 8001398:	e022      	b.n	80013e0 <HAL_I2C_Init+0x1dc>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d10e      	bne.n	80013c0 <HAL_I2C_Init+0x1bc>
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	1e58      	subs	r0, r3, #1
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6859      	ldr	r1, [r3, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	440b      	add	r3, r1
 80013b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013b4:	3301      	adds	r3, #1
 80013b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013be:	e00f      	b.n	80013e0 <HAL_I2C_Init+0x1dc>
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1e58      	subs	r0, r3, #1
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6859      	ldr	r1, [r3, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	0099      	lsls	r1, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80013d6:	3301      	adds	r3, #1
 80013d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	6809      	ldr	r1, [r1, #0]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69da      	ldr	r2, [r3, #28]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a1b      	ldr	r3, [r3, #32]
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	430a      	orrs	r2, r1
 8001402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800140e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	6911      	ldr	r1, [r2, #16]
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	68d2      	ldr	r2, [r2, #12]
 800141a:	4311      	orrs	r1, r2
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	430b      	orrs	r3, r1
 8001422:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	695a      	ldr	r2, [r3, #20]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f042 0201 	orr.w	r2, r2, #1
 800144e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2220      	movs	r2, #32
 800145a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	000186a0 	.word	0x000186a0
 800147c:	001e847f 	.word	0x001e847f
 8001480:	003d08ff 	.word	0x003d08ff
 8001484:	431bde83 	.word	0x431bde83
 8001488:	10624dd3 	.word	0x10624dd3

0800148c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b088      	sub	sp, #32
 8001490:	af02      	add	r7, sp, #8
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	461a      	mov	r2, r3
 8001498:	460b      	mov	r3, r1
 800149a:	817b      	strh	r3, [r7, #10]
 800149c:	4613      	mov	r3, r2
 800149e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80014a0:	f7ff fc02 	bl	8000ca8 <HAL_GetTick>
 80014a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b20      	cmp	r3, #32
 80014b0:	f040 80e0 	bne.w	8001674 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	2319      	movs	r3, #25
 80014ba:	2201      	movs	r2, #1
 80014bc:	4970      	ldr	r1, [pc, #448]	@ (8001680 <HAL_I2C_Master_Transmit+0x1f4>)
 80014be:	68f8      	ldr	r0, [r7, #12]
 80014c0:	f000 f964 	bl	800178c <I2C_WaitOnFlagUntilTimeout>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80014ca:	2302      	movs	r3, #2
 80014cc:	e0d3      	b.n	8001676 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d101      	bne.n	80014dc <HAL_I2C_Master_Transmit+0x50>
 80014d8:	2302      	movs	r3, #2
 80014da:	e0cc      	b.n	8001676 <HAL_I2C_Master_Transmit+0x1ea>
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2201      	movs	r2, #1
 80014e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d007      	beq.n	8001502 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f042 0201 	orr.w	r2, r2, #1
 8001500:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001510:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2221      	movs	r2, #33	@ 0x21
 8001516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	2210      	movs	r2, #16
 800151e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2200      	movs	r2, #0
 8001526:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	893a      	ldrh	r2, [r7, #8]
 8001532:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001538:	b29a      	uxth	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4a50      	ldr	r2, [pc, #320]	@ (8001684 <HAL_I2C_Master_Transmit+0x1f8>)
 8001542:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001544:	8979      	ldrh	r1, [r7, #10]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	6a3a      	ldr	r2, [r7, #32]
 800154a:	68f8      	ldr	r0, [r7, #12]
 800154c:	f000 f89c 	bl	8001688 <I2C_MasterRequestWrite>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e08d      	b.n	8001676 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	695b      	ldr	r3, [r3, #20]
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001570:	e066      	b.n	8001640 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	6a39      	ldr	r1, [r7, #32]
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f000 fa22 	bl	80019c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d00d      	beq.n	800159e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001586:	2b04      	cmp	r3, #4
 8001588:	d107      	bne.n	800159a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001598:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e06b      	b.n	8001676 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a2:	781a      	ldrb	r2, [r3, #0]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ae:	1c5a      	adds	r2, r3, #1
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	3b01      	subs	r3, #1
 80015bc:	b29a      	uxth	r2, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015c6:	3b01      	subs	r3, #1
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	695b      	ldr	r3, [r3, #20]
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d11b      	bne.n	8001614 <HAL_I2C_Master_Transmit+0x188>
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d017      	beq.n	8001614 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e8:	781a      	ldrb	r2, [r3, #0]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f4:	1c5a      	adds	r2, r3, #1
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015fe:	b29b      	uxth	r3, r3
 8001600:	3b01      	subs	r3, #1
 8001602:	b29a      	uxth	r2, r3
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800160c:	3b01      	subs	r3, #1
 800160e:	b29a      	uxth	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	6a39      	ldr	r1, [r7, #32]
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f000 fa19 	bl	8001a50 <I2C_WaitOnBTFFlagUntilTimeout>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d00d      	beq.n	8001640 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	2b04      	cmp	r3, #4
 800162a:	d107      	bne.n	800163c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800163a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e01a      	b.n	8001676 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001644:	2b00      	cmp	r3, #0
 8001646:	d194      	bne.n	8001572 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2220      	movs	r2, #32
 800165c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2200      	movs	r2, #0
 8001664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2200      	movs	r2, #0
 800166c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001670:	2300      	movs	r3, #0
 8001672:	e000      	b.n	8001676 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001674:	2302      	movs	r3, #2
  }
}
 8001676:	4618      	mov	r0, r3
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	00100002 	.word	0x00100002
 8001684:	ffff0000 	.word	0xffff0000

08001688 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b088      	sub	sp, #32
 800168c:	af02      	add	r7, sp, #8
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	607a      	str	r2, [r7, #4]
 8001692:	603b      	str	r3, [r7, #0]
 8001694:	460b      	mov	r3, r1
 8001696:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800169c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	d006      	beq.n	80016b2 <I2C_MasterRequestWrite+0x2a>
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d003      	beq.n	80016b2 <I2C_MasterRequestWrite+0x2a>
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80016b0:	d108      	bne.n	80016c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	e00b      	b.n	80016dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c8:	2b12      	cmp	r3, #18
 80016ca:	d107      	bne.n	80016dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80016da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f000 f84f 	bl	800178c <I2C_WaitOnFlagUntilTimeout>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d00d      	beq.n	8001710 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001702:	d103      	bne.n	800170c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800170a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e035      	b.n	800177c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001718:	d108      	bne.n	800172c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800171a:	897b      	ldrh	r3, [r7, #10]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	461a      	mov	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001728:	611a      	str	r2, [r3, #16]
 800172a:	e01b      	b.n	8001764 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800172c:	897b      	ldrh	r3, [r7, #10]
 800172e:	11db      	asrs	r3, r3, #7
 8001730:	b2db      	uxtb	r3, r3
 8001732:	f003 0306 	and.w	r3, r3, #6
 8001736:	b2db      	uxtb	r3, r3
 8001738:	f063 030f 	orn	r3, r3, #15
 800173c:	b2da      	uxtb	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	490e      	ldr	r1, [pc, #56]	@ (8001784 <I2C_MasterRequestWrite+0xfc>)
 800174a:	68f8      	ldr	r0, [r7, #12]
 800174c:	f000 f898 	bl	8001880 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e010      	b.n	800177c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800175a:	897b      	ldrh	r3, [r7, #10]
 800175c:	b2da      	uxtb	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	4907      	ldr	r1, [pc, #28]	@ (8001788 <I2C_MasterRequestWrite+0x100>)
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f000 f888 	bl	8001880 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e000      	b.n	800177c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	00010008 	.word	0x00010008
 8001788:	00010002 	.word	0x00010002

0800178c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	4613      	mov	r3, r2
 800179a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800179c:	e048      	b.n	8001830 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a4:	d044      	beq.n	8001830 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017a6:	f7ff fa7f 	bl	8000ca8 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d302      	bcc.n	80017bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d139      	bne.n	8001830 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	0c1b      	lsrs	r3, r3, #16
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d10d      	bne.n	80017e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	695b      	ldr	r3, [r3, #20]
 80017cc:	43da      	mvns	r2, r3
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	4013      	ands	r3, r2
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	bf0c      	ite	eq
 80017d8:	2301      	moveq	r3, #1
 80017da:	2300      	movne	r3, #0
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	461a      	mov	r2, r3
 80017e0:	e00c      	b.n	80017fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	43da      	mvns	r2, r3
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	4013      	ands	r3, r2
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	bf0c      	ite	eq
 80017f4:	2301      	moveq	r3, #1
 80017f6:	2300      	movne	r3, #0
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d116      	bne.n	8001830 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2200      	movs	r2, #0
 8001806:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2220      	movs	r2, #32
 800180c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181c:	f043 0220 	orr.w	r2, r3, #32
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2200      	movs	r2, #0
 8001828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e023      	b.n	8001878 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	0c1b      	lsrs	r3, r3, #16
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b01      	cmp	r3, #1
 8001838:	d10d      	bne.n	8001856 <I2C_WaitOnFlagUntilTimeout+0xca>
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	43da      	mvns	r2, r3
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	4013      	ands	r3, r2
 8001846:	b29b      	uxth	r3, r3
 8001848:	2b00      	cmp	r3, #0
 800184a:	bf0c      	ite	eq
 800184c:	2301      	moveq	r3, #1
 800184e:	2300      	movne	r3, #0
 8001850:	b2db      	uxtb	r3, r3
 8001852:	461a      	mov	r2, r3
 8001854:	e00c      	b.n	8001870 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	43da      	mvns	r2, r3
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	4013      	ands	r3, r2
 8001862:	b29b      	uxth	r3, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	bf0c      	ite	eq
 8001868:	2301      	moveq	r3, #1
 800186a:	2300      	movne	r3, #0
 800186c:	b2db      	uxtb	r3, r3
 800186e:	461a      	mov	r2, r3
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	429a      	cmp	r2, r3
 8001874:	d093      	beq.n	800179e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800188e:	e071      	b.n	8001974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800189a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800189e:	d123      	bne.n	80018e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80018b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2200      	movs	r2, #0
 80018be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2220      	movs	r2, #32
 80018c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d4:	f043 0204 	orr.w	r2, r3, #4
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e067      	b.n	80019b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ee:	d041      	beq.n	8001974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018f0:	f7ff f9da 	bl	8000ca8 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d302      	bcc.n	8001906 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d136      	bne.n	8001974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	0c1b      	lsrs	r3, r3, #16
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b01      	cmp	r3, #1
 800190e:	d10c      	bne.n	800192a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	43da      	mvns	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	4013      	ands	r3, r2
 800191c:	b29b      	uxth	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	bf14      	ite	ne
 8001922:	2301      	movne	r3, #1
 8001924:	2300      	moveq	r3, #0
 8001926:	b2db      	uxtb	r3, r3
 8001928:	e00b      	b.n	8001942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	43da      	mvns	r2, r3
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	4013      	ands	r3, r2
 8001936:	b29b      	uxth	r3, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	bf14      	ite	ne
 800193c:	2301      	movne	r3, #1
 800193e:	2300      	moveq	r3, #0
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d016      	beq.n	8001974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2200      	movs	r2, #0
 800194a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2220      	movs	r2, #32
 8001950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2200      	movs	r2, #0
 8001958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	f043 0220 	orr.w	r2, r3, #32
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2200      	movs	r2, #0
 800196c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e021      	b.n	80019b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	0c1b      	lsrs	r3, r3, #16
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b01      	cmp	r3, #1
 800197c:	d10c      	bne.n	8001998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	43da      	mvns	r2, r3
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	4013      	ands	r3, r2
 800198a:	b29b      	uxth	r3, r3
 800198c:	2b00      	cmp	r3, #0
 800198e:	bf14      	ite	ne
 8001990:	2301      	movne	r3, #1
 8001992:	2300      	moveq	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	e00b      	b.n	80019b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	43da      	mvns	r2, r3
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	4013      	ands	r3, r2
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	bf14      	ite	ne
 80019aa:	2301      	movne	r3, #1
 80019ac:	2300      	moveq	r3, #0
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f47f af6d 	bne.w	8001890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019cc:	e034      	b.n	8001a38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f000 f886 	bl	8001ae0 <I2C_IsAcknowledgeFailed>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e034      	b.n	8001a48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e4:	d028      	beq.n	8001a38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019e6:	f7ff f95f 	bl	8000ca8 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	68ba      	ldr	r2, [r7, #8]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d302      	bcc.n	80019fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d11d      	bne.n	8001a38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a06:	2b80      	cmp	r3, #128	@ 0x80
 8001a08:	d016      	beq.n	8001a38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2220      	movs	r2, #32
 8001a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a24:	f043 0220 	orr.w	r2, r3, #32
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e007      	b.n	8001a48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a42:	2b80      	cmp	r3, #128	@ 0x80
 8001a44:	d1c3      	bne.n	80019ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001a5c:	e034      	b.n	8001ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f000 f83e 	bl	8001ae0 <I2C_IsAcknowledgeFailed>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e034      	b.n	8001ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a74:	d028      	beq.n	8001ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a76:	f7ff f917 	bl	8000ca8 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	68ba      	ldr	r2, [r7, #8]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d302      	bcc.n	8001a8c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d11d      	bne.n	8001ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	d016      	beq.n	8001ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab4:	f043 0220 	orr.w	r2, r3, #32
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e007      	b.n	8001ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	f003 0304 	and.w	r3, r3, #4
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d1c3      	bne.n	8001a5e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af6:	d11b      	bne.n	8001b30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001b00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	f043 0204 	orr.w	r2, r3, #4
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e000      	b.n	8001b32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001b40:	4b03      	ldr	r3, [pc, #12]	@ (8001b50 <HAL_PWR_EnableBkUpAccess+0x14>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]
}
 8001b46:	bf00      	nop
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	420e0020 	.word	0x420e0020

08001b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e272      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f000 8087 	beq.w	8001c82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b74:	4b92      	ldr	r3, [pc, #584]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 030c 	and.w	r3, r3, #12
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	d00c      	beq.n	8001b9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b80:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 030c 	and.w	r3, r3, #12
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d112      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x5e>
 8001b8c:	4b8c      	ldr	r3, [pc, #560]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b98:	d10b      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9a:	4b89      	ldr	r3, [pc, #548]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d06c      	beq.n	8001c80 <HAL_RCC_OscConfig+0x12c>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d168      	bne.n	8001c80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e24c      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bba:	d106      	bne.n	8001bca <HAL_RCC_OscConfig+0x76>
 8001bbc:	4b80      	ldr	r3, [pc, #512]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a7f      	ldr	r2, [pc, #508]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	e02e      	b.n	8001c28 <HAL_RCC_OscConfig+0xd4>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10c      	bne.n	8001bec <HAL_RCC_OscConfig+0x98>
 8001bd2:	4b7b      	ldr	r3, [pc, #492]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a7a      	ldr	r2, [pc, #488]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b78      	ldr	r3, [pc, #480]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a77      	ldr	r2, [pc, #476]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e01d      	b.n	8001c28 <HAL_RCC_OscConfig+0xd4>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bf4:	d10c      	bne.n	8001c10 <HAL_RCC_OscConfig+0xbc>
 8001bf6:	4b72      	ldr	r3, [pc, #456]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a71      	ldr	r2, [pc, #452]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	4b6f      	ldr	r3, [pc, #444]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a6e      	ldr	r2, [pc, #440]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c0c:	6013      	str	r3, [r2, #0]
 8001c0e:	e00b      	b.n	8001c28 <HAL_RCC_OscConfig+0xd4>
 8001c10:	4b6b      	ldr	r3, [pc, #428]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a6a      	ldr	r2, [pc, #424]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c1a:	6013      	str	r3, [r2, #0]
 8001c1c:	4b68      	ldr	r3, [pc, #416]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a67      	ldr	r2, [pc, #412]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d013      	beq.n	8001c58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff f83a 	bl	8000ca8 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c38:	f7ff f836 	bl	8000ca8 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b64      	cmp	r3, #100	@ 0x64
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e200      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	4b5d      	ldr	r3, [pc, #372]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0xe4>
 8001c56:	e014      	b.n	8001c82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c58:	f7ff f826 	bl	8000ca8 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c60:	f7ff f822 	bl	8000ca8 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b64      	cmp	r3, #100	@ 0x64
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e1ec      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c72:	4b53      	ldr	r3, [pc, #332]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0x10c>
 8001c7e:	e000      	b.n	8001c82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d063      	beq.n	8001d56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00b      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c9a:	4b49      	ldr	r3, [pc, #292]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f003 030c 	and.w	r3, r3, #12
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d11c      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x18c>
 8001ca6:	4b46      	ldr	r3, [pc, #280]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d116      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb2:	4b43      	ldr	r3, [pc, #268]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d005      	beq.n	8001cca <HAL_RCC_OscConfig+0x176>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d001      	beq.n	8001cca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e1c0      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cca:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	4939      	ldr	r1, [pc, #228]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cde:	e03a      	b.n	8001d56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	691b      	ldr	r3, [r3, #16]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d020      	beq.n	8001d2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce8:	4b36      	ldr	r3, [pc, #216]	@ (8001dc4 <HAL_RCC_OscConfig+0x270>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cee:	f7fe ffdb 	bl	8000ca8 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf6:	f7fe ffd7 	bl	8000ca8 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e1a1      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d08:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d0f0      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d14:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	695b      	ldr	r3, [r3, #20]
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4927      	ldr	r1, [pc, #156]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]
 8001d28:	e015      	b.n	8001d56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <HAL_RCC_OscConfig+0x270>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7fe ffba 	bl	8000ca8 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d38:	f7fe ffb6 	bl	8000ca8 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e180      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d03a      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d019      	beq.n	8001d9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d6a:	4b17      	ldr	r3, [pc, #92]	@ (8001dc8 <HAL_RCC_OscConfig+0x274>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d70:	f7fe ff9a 	bl	8000ca8 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d78:	f7fe ff96 	bl	8000ca8 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e160      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d96:	2001      	movs	r0, #1
 8001d98:	f000 face 	bl	8002338 <RCC_Delay>
 8001d9c:	e01c      	b.n	8001dd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <HAL_RCC_OscConfig+0x274>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da4:	f7fe ff80 	bl	8000ca8 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001daa:	e00f      	b.n	8001dcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dac:	f7fe ff7c 	bl	8000ca8 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d908      	bls.n	8001dcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e146      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
 8001dbe:	bf00      	nop
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	42420000 	.word	0x42420000
 8001dc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dcc:	4b92      	ldr	r3, [pc, #584]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1e9      	bne.n	8001dac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 80a6 	beq.w	8001f32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dea:	4b8b      	ldr	r3, [pc, #556]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10d      	bne.n	8001e12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	4b88      	ldr	r3, [pc, #544]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	4a87      	ldr	r2, [pc, #540]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	61d3      	str	r3, [r2, #28]
 8001e02:	4b85      	ldr	r3, [pc, #532]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e12:	4b82      	ldr	r3, [pc, #520]	@ (800201c <HAL_RCC_OscConfig+0x4c8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d118      	bne.n	8001e50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e1e:	4b7f      	ldr	r3, [pc, #508]	@ (800201c <HAL_RCC_OscConfig+0x4c8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a7e      	ldr	r2, [pc, #504]	@ (800201c <HAL_RCC_OscConfig+0x4c8>)
 8001e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e2a:	f7fe ff3d 	bl	8000ca8 <HAL_GetTick>
 8001e2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e30:	e008      	b.n	8001e44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e32:	f7fe ff39 	bl	8000ca8 <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b64      	cmp	r3, #100	@ 0x64
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e103      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e44:	4b75      	ldr	r3, [pc, #468]	@ (800201c <HAL_RCC_OscConfig+0x4c8>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0f0      	beq.n	8001e32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d106      	bne.n	8001e66 <HAL_RCC_OscConfig+0x312>
 8001e58:	4b6f      	ldr	r3, [pc, #444]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	4a6e      	ldr	r2, [pc, #440]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6213      	str	r3, [r2, #32]
 8001e64:	e02d      	b.n	8001ec2 <HAL_RCC_OscConfig+0x36e>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0x334>
 8001e6e:	4b6a      	ldr	r3, [pc, #424]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	4a69      	ldr	r2, [pc, #420]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	f023 0301 	bic.w	r3, r3, #1
 8001e78:	6213      	str	r3, [r2, #32]
 8001e7a:	4b67      	ldr	r3, [pc, #412]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	4a66      	ldr	r2, [pc, #408]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e80:	f023 0304 	bic.w	r3, r3, #4
 8001e84:	6213      	str	r3, [r2, #32]
 8001e86:	e01c      	b.n	8001ec2 <HAL_RCC_OscConfig+0x36e>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	2b05      	cmp	r3, #5
 8001e8e:	d10c      	bne.n	8001eaa <HAL_RCC_OscConfig+0x356>
 8001e90:	4b61      	ldr	r3, [pc, #388]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	4a60      	ldr	r2, [pc, #384]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e96:	f043 0304 	orr.w	r3, r3, #4
 8001e9a:	6213      	str	r3, [r2, #32]
 8001e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	4a5d      	ldr	r2, [pc, #372]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001ea2:	f043 0301 	orr.w	r3, r3, #1
 8001ea6:	6213      	str	r3, [r2, #32]
 8001ea8:	e00b      	b.n	8001ec2 <HAL_RCC_OscConfig+0x36e>
 8001eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	4a5a      	ldr	r2, [pc, #360]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001eb0:	f023 0301 	bic.w	r3, r3, #1
 8001eb4:	6213      	str	r3, [r2, #32]
 8001eb6:	4b58      	ldr	r3, [pc, #352]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	4a57      	ldr	r2, [pc, #348]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001ebc:	f023 0304 	bic.w	r3, r3, #4
 8001ec0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d015      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eca:	f7fe feed 	bl	8000ca8 <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed0:	e00a      	b.n	8001ee8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed2:	f7fe fee9 	bl	8000ca8 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e0b1      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee8:	4b4b      	ldr	r3, [pc, #300]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d0ee      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x37e>
 8001ef4:	e014      	b.n	8001f20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef6:	f7fe fed7 	bl	8000ca8 <HAL_GetTick>
 8001efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001efc:	e00a      	b.n	8001f14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7fe fed3 	bl	8000ca8 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e09b      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f14:	4b40      	ldr	r3, [pc, #256]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1ee      	bne.n	8001efe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f20:	7dfb      	ldrb	r3, [r7, #23]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d105      	bne.n	8001f32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f26:	4b3c      	ldr	r3, [pc, #240]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	4a3b      	ldr	r2, [pc, #236]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 8087 	beq.w	800204a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f3c:	4b36      	ldr	r3, [pc, #216]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d061      	beq.n	800200c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d146      	bne.n	8001fde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f50:	4b33      	ldr	r3, [pc, #204]	@ (8002020 <HAL_RCC_OscConfig+0x4cc>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f56:	f7fe fea7 	bl	8000ca8 <HAL_GetTick>
 8001f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f5c:	e008      	b.n	8001f70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5e:	f7fe fea3 	bl	8000ca8 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e06d      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f70:	4b29      	ldr	r3, [pc, #164]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1f0      	bne.n	8001f5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f84:	d108      	bne.n	8001f98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f86:	4b24      	ldr	r3, [pc, #144]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	4921      	ldr	r1, [pc, #132]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f98:	4b1f      	ldr	r3, [pc, #124]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a19      	ldr	r1, [r3, #32]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa8:	430b      	orrs	r3, r1
 8001faa:	491b      	ldr	r1, [pc, #108]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001fac:	4313      	orrs	r3, r2
 8001fae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <HAL_RCC_OscConfig+0x4cc>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb6:	f7fe fe77 	bl	8000ca8 <HAL_GetTick>
 8001fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fbc:	e008      	b.n	8001fd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fbe:	f7fe fe73 	bl	8000ca8 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e03d      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd0:	4b11      	ldr	r3, [pc, #68]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0f0      	beq.n	8001fbe <HAL_RCC_OscConfig+0x46a>
 8001fdc:	e035      	b.n	800204a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fde:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <HAL_RCC_OscConfig+0x4cc>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe4:	f7fe fe60 	bl	8000ca8 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fec:	f7fe fe5c 	bl	8000ca8 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e026      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ffe:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <HAL_RCC_OscConfig+0x4c4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0x498>
 800200a:	e01e      	b.n	800204a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	69db      	ldr	r3, [r3, #28]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d107      	bne.n	8002024 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e019      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
 8002018:	40021000 	.word	0x40021000
 800201c:	40007000 	.word	0x40007000
 8002020:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002024:	4b0b      	ldr	r3, [pc, #44]	@ (8002054 <HAL_RCC_OscConfig+0x500>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	429a      	cmp	r2, r3
 8002036:	d106      	bne.n	8002046 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002042:	429a      	cmp	r2, r3
 8002044:	d001      	beq.n	800204a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800204a:	2300      	movs	r3, #0
}
 800204c:	4618      	mov	r0, r3
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40021000 	.word	0x40021000

08002058 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e0d0      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800206c:	4b6a      	ldr	r3, [pc, #424]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d910      	bls.n	800209c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207a:	4b67      	ldr	r3, [pc, #412]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 0207 	bic.w	r2, r3, #7
 8002082:	4965      	ldr	r1, [pc, #404]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208a:	4b63      	ldr	r3, [pc, #396]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	683a      	ldr	r2, [r7, #0]
 8002094:	429a      	cmp	r2, r3
 8002096:	d001      	beq.n	800209c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e0b8      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d020      	beq.n	80020ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b4:	4b59      	ldr	r3, [pc, #356]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	4a58      	ldr	r2, [pc, #352]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80020ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0308 	and.w	r3, r3, #8
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020cc:	4b53      	ldr	r3, [pc, #332]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	4a52      	ldr	r2, [pc, #328]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d8:	4b50      	ldr	r3, [pc, #320]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	494d      	ldr	r1, [pc, #308]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d040      	beq.n	8002178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d107      	bne.n	800210e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020fe:	4b47      	ldr	r3, [pc, #284]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d115      	bne.n	8002136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e07f      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b02      	cmp	r3, #2
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002116:	4b41      	ldr	r3, [pc, #260]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d109      	bne.n	8002136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e073      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002126:	4b3d      	ldr	r3, [pc, #244]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e06b      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002136:	4b39      	ldr	r3, [pc, #228]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f023 0203 	bic.w	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4936      	ldr	r1, [pc, #216]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002144:	4313      	orrs	r3, r2
 8002146:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002148:	f7fe fdae 	bl	8000ca8 <HAL_GetTick>
 800214c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214e:	e00a      	b.n	8002166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002150:	f7fe fdaa 	bl	8000ca8 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215e:	4293      	cmp	r3, r2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e053      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002166:	4b2d      	ldr	r3, [pc, #180]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 020c 	and.w	r2, r3, #12
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	429a      	cmp	r2, r3
 8002176:	d1eb      	bne.n	8002150 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002178:	4b27      	ldr	r3, [pc, #156]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d210      	bcs.n	80021a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002186:	4b24      	ldr	r3, [pc, #144]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f023 0207 	bic.w	r2, r3, #7
 800218e:	4922      	ldr	r1, [pc, #136]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	4313      	orrs	r3, r2
 8002194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002196:	4b20      	ldr	r3, [pc, #128]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d001      	beq.n	80021a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e032      	b.n	800220e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d008      	beq.n	80021c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b4:	4b19      	ldr	r3, [pc, #100]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	4916      	ldr	r1, [pc, #88]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d009      	beq.n	80021e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021d2:	4b12      	ldr	r3, [pc, #72]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	490e      	ldr	r1, [pc, #56]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021e6:	f000 f821 	bl	800222c <HAL_RCC_GetSysClockFreq>
 80021ea:	4602      	mov	r2, r0
 80021ec:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	091b      	lsrs	r3, r3, #4
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	490a      	ldr	r1, [pc, #40]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021f8:	5ccb      	ldrb	r3, [r1, r3]
 80021fa:	fa22 f303 	lsr.w	r3, r2, r3
 80021fe:	4a09      	ldr	r2, [pc, #36]	@ (8002224 <HAL_RCC_ClockConfig+0x1cc>)
 8002200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002202:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <HAL_RCC_ClockConfig+0x1d0>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe fd0c 	bl	8000c24 <HAL_InitTick>

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40022000 	.word	0x40022000
 800221c:	40021000 	.word	0x40021000
 8002220:	0800455c 	.word	0x0800455c
 8002224:	20000000 	.word	0x20000000
 8002228:	20000004 	.word	0x20000004

0800222c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800222c:	b480      	push	{r7}
 800222e:	b087      	sub	sp, #28
 8002230:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	2300      	movs	r3, #0
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002246:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	2b04      	cmp	r3, #4
 8002254:	d002      	beq.n	800225c <HAL_RCC_GetSysClockFreq+0x30>
 8002256:	2b08      	cmp	r3, #8
 8002258:	d003      	beq.n	8002262 <HAL_RCC_GetSysClockFreq+0x36>
 800225a:	e027      	b.n	80022ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800225c:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800225e:	613b      	str	r3, [r7, #16]
      break;
 8002260:	e027      	b.n	80022b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	0c9b      	lsrs	r3, r3, #18
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	4a17      	ldr	r2, [pc, #92]	@ (80022c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800226c:	5cd3      	ldrb	r3, [r2, r3]
 800226e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d010      	beq.n	800229c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800227a:	4b11      	ldr	r3, [pc, #68]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	0c5b      	lsrs	r3, r3, #17
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	4a11      	ldr	r2, [pc, #68]	@ (80022cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002286:	5cd3      	ldrb	r3, [r2, r3]
 8002288:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a0d      	ldr	r2, [pc, #52]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800228e:	fb03 f202 	mul.w	r2, r3, r2
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	fbb2 f3f3 	udiv	r3, r2, r3
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	e004      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a0c      	ldr	r2, [pc, #48]	@ (80022d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	613b      	str	r3, [r7, #16]
      break;
 80022aa:	e002      	b.n	80022b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022ac:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80022ae:	613b      	str	r3, [r7, #16]
      break;
 80022b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022b2:	693b      	ldr	r3, [r7, #16]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	371c      	adds	r7, #28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bc80      	pop	{r7}
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	007a1200 	.word	0x007a1200
 80022c8:	08004574 	.word	0x08004574
 80022cc:	08004584 	.word	0x08004584
 80022d0:	003d0900 	.word	0x003d0900

080022d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022d8:	4b02      	ldr	r3, [pc, #8]	@ (80022e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80022da:	681b      	ldr	r3, [r3, #0]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	20000000 	.word	0x20000000

080022e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022ec:	f7ff fff2 	bl	80022d4 <HAL_RCC_GetHCLKFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	4903      	ldr	r1, [pc, #12]	@ (800230c <HAL_RCC_GetPCLK1Freq+0x24>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40021000 	.word	0x40021000
 800230c:	0800456c 	.word	0x0800456c

08002310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002314:	f7ff ffde 	bl	80022d4 <HAL_RCC_GetHCLKFreq>
 8002318:	4602      	mov	r2, r0
 800231a:	4b05      	ldr	r3, [pc, #20]	@ (8002330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	0adb      	lsrs	r3, r3, #11
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	4903      	ldr	r1, [pc, #12]	@ (8002334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002326:	5ccb      	ldrb	r3, [r1, r3]
 8002328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800232c:	4618      	mov	r0, r3
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40021000 	.word	0x40021000
 8002334:	0800456c 	.word	0x0800456c

08002338 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002340:	4b0a      	ldr	r3, [pc, #40]	@ (800236c <RCC_Delay+0x34>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a0a      	ldr	r2, [pc, #40]	@ (8002370 <RCC_Delay+0x38>)
 8002346:	fba2 2303 	umull	r2, r3, r2, r3
 800234a:	0a5b      	lsrs	r3, r3, #9
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	fb02 f303 	mul.w	r3, r2, r3
 8002352:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002354:	bf00      	nop
  }
  while (Delay --);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	1e5a      	subs	r2, r3, #1
 800235a:	60fa      	str	r2, [r7, #12]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f9      	bne.n	8002354 <RCC_Delay+0x1c>
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	20000000 	.word	0x20000000
 8002370:	10624dd3 	.word	0x10624dd3

08002374 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	613b      	str	r3, [r7, #16]
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	2b00      	cmp	r3, #0
 800238e:	d07d      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002390:	2300      	movs	r3, #0
 8002392:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002394:	4b4f      	ldr	r3, [pc, #316]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10d      	bne.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a0:	4b4c      	ldr	r3, [pc, #304]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	4a4b      	ldr	r2, [pc, #300]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023aa:	61d3      	str	r3, [r2, #28]
 80023ac:	4b49      	ldr	r3, [pc, #292]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023b8:	2301      	movs	r3, #1
 80023ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023bc:	4b46      	ldr	r3, [pc, #280]	@ (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d118      	bne.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023c8:	4b43      	ldr	r3, [pc, #268]	@ (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a42      	ldr	r2, [pc, #264]	@ (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023d4:	f7fe fc68 	bl	8000ca8 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023da:	e008      	b.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023dc:	f7fe fc64 	bl	8000ca8 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b64      	cmp	r3, #100	@ 0x64
 80023e8:	d901      	bls.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e06d      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ee:	4b3a      	ldr	r3, [pc, #232]	@ (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0f0      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023fa:	4b36      	ldr	r3, [pc, #216]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002402:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d02e      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	429a      	cmp	r2, r3
 8002416:	d027      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002418:	4b2e      	ldr	r3, [pc, #184]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800241a:	6a1b      	ldr	r3, [r3, #32]
 800241c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002420:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002422:	4b2e      	ldr	r3, [pc, #184]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002424:	2201      	movs	r2, #1
 8002426:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002428:	4b2c      	ldr	r3, [pc, #176]	@ (80024dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800242e:	4a29      	ldr	r2, [pc, #164]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d014      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243e:	f7fe fc33 	bl	8000ca8 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002444:	e00a      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002446:	f7fe fc2f 	bl	8000ca8 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002454:	4293      	cmp	r3, r2
 8002456:	d901      	bls.n	800245c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e036      	b.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800245c:	4b1d      	ldr	r3, [pc, #116]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0ee      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002468:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	4917      	ldr	r1, [pc, #92]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002476:	4313      	orrs	r3, r2
 8002478:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800247a:	7dfb      	ldrb	r3, [r7, #23]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d105      	bne.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002480:	4b14      	ldr	r3, [pc, #80]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	4a13      	ldr	r2, [pc, #76]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800248a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d008      	beq.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002498:	4b0e      	ldr	r3, [pc, #56]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	490b      	ldr	r1, [pc, #44]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0310 	and.w	r3, r3, #16
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d008      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024b6:	4b07      	ldr	r3, [pc, #28]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	4904      	ldr	r1, [pc, #16]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40007000 	.word	0x40007000
 80024dc:	42420440 	.word	0x42420440

080024e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	2300      	movs	r3, #0
 80024ee:	61fb      	str	r3, [r7, #28]
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b10      	cmp	r3, #16
 8002500:	d00a      	beq.n	8002518 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b10      	cmp	r3, #16
 8002506:	f200 808a 	bhi.w	800261e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d045      	beq.n	800259c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b02      	cmp	r3, #2
 8002514:	d075      	beq.n	8002602 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002516:	e082      	b.n	800261e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002518:	4b46      	ldr	r3, [pc, #280]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800251e:	4b45      	ldr	r3, [pc, #276]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d07b      	beq.n	8002622 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	0c9b      	lsrs	r3, r3, #18
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	4a41      	ldr	r2, [pc, #260]	@ (8002638 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002534:	5cd3      	ldrb	r3, [r2, r3]
 8002536:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d015      	beq.n	800256e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002542:	4b3c      	ldr	r3, [pc, #240]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	0c5b      	lsrs	r3, r3, #17
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	4a3b      	ldr	r2, [pc, #236]	@ (800263c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800254e:	5cd3      	ldrb	r3, [r2, r3]
 8002550:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00d      	beq.n	8002578 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800255c:	4a38      	ldr	r2, [pc, #224]	@ (8002640 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	fbb2 f2f3 	udiv	r2, r2, r3
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	fb02 f303 	mul.w	r3, r2, r3
 800256a:	61fb      	str	r3, [r7, #28]
 800256c:	e004      	b.n	8002578 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	4a34      	ldr	r2, [pc, #208]	@ (8002644 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002578:	4b2e      	ldr	r3, [pc, #184]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002580:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002584:	d102      	bne.n	800258c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	61bb      	str	r3, [r7, #24]
      break;
 800258a:	e04a      	b.n	8002622 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	4a2d      	ldr	r2, [pc, #180]	@ (8002648 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002592:	fba2 2303 	umull	r2, r3, r2, r3
 8002596:	085b      	lsrs	r3, r3, #1
 8002598:	61bb      	str	r3, [r7, #24]
      break;
 800259a:	e042      	b.n	8002622 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800259c:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025ac:	d108      	bne.n	80025c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d003      	beq.n	80025c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80025b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025bc:	61bb      	str	r3, [r7, #24]
 80025be:	e01f      	b.n	8002600 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025ca:	d109      	bne.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80025cc:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80025ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80025d8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	e00f      	b.n	8002600 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80025ea:	d11c      	bne.n	8002626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80025ec:	4b11      	ldr	r3, [pc, #68]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d016      	beq.n	8002626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80025f8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80025fc:	61bb      	str	r3, [r7, #24]
      break;
 80025fe:	e012      	b.n	8002626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002600:	e011      	b.n	8002626 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002602:	f7ff fe85 	bl	8002310 <HAL_RCC_GetPCLK2Freq>
 8002606:	4602      	mov	r2, r0
 8002608:	4b0a      	ldr	r3, [pc, #40]	@ (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	0b9b      	lsrs	r3, r3, #14
 800260e:	f003 0303 	and.w	r3, r3, #3
 8002612:	3301      	adds	r3, #1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	fbb2 f3f3 	udiv	r3, r2, r3
 800261a:	61bb      	str	r3, [r7, #24]
      break;
 800261c:	e004      	b.n	8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800261e:	bf00      	nop
 8002620:	e002      	b.n	8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002622:	bf00      	nop
 8002624:	e000      	b.n	8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002626:	bf00      	nop
    }
  }
  return (frequency);
 8002628:	69bb      	ldr	r3, [r7, #24]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3720      	adds	r7, #32
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000
 8002638:	08004588 	.word	0x08004588
 800263c:	08004598 	.word	0x08004598
 8002640:	007a1200 	.word	0x007a1200
 8002644:	003d0900 	.word	0x003d0900
 8002648:	aaaaaaab 	.word	0xaaaaaaab

0800264c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e07a      	b.n	8002758 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	7c5b      	ldrb	r3, [r3, #17]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d105      	bne.n	8002678 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe f9dc 	bl	8000a30 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 faea 	bl	8002c58 <HAL_RTC_WaitForSynchro>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d004      	beq.n	8002694 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2204      	movs	r2, #4
 800268e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e061      	b.n	8002758 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 fba3 	bl	8002de0 <RTC_EnterInitMode>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d004      	beq.n	80026aa <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2204      	movs	r2, #4
 80026a4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e056      	b.n	8002758 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0207 	bic.w	r2, r2, #7
 80026b8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d005      	beq.n	80026ce <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80026c2:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <HAL_RTC_Init+0x114>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c6:	4a26      	ldr	r2, [pc, #152]	@ (8002760 <HAL_RTC_Init+0x114>)
 80026c8:	f023 0301 	bic.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80026ce:	4b24      	ldr	r3, [pc, #144]	@ (8002760 <HAL_RTC_Init+0x114>)
 80026d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d2:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	4921      	ldr	r1, [pc, #132]	@ (8002760 <HAL_RTC_Init+0x114>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d003      	beq.n	80026f2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	e00e      	b.n	8002710 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80026f2:	2001      	movs	r0, #1
 80026f4:	f7ff fef4 	bl	80024e0 <HAL_RCCEx_GetPeriphCLKFreq>
 80026f8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d104      	bne.n	800270a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2204      	movs	r2, #4
 8002704:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e026      	b.n	8002758 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3b01      	subs	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	0c1a      	lsrs	r2, r3, #16
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f002 020f 	and.w	r2, r2, #15
 800271c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	b292      	uxth	r2, r2
 8002726:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fb81 	bl	8002e30 <RTC_ExitInitMode>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d004      	beq.n	800273e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2204      	movs	r2, #4
 8002738:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e00c      	b.n	8002758 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002756:	2300      	movs	r3, #0
  }
}
 8002758:	4618      	mov	r0, r3
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40006c00 	.word	0x40006c00

08002764 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002764:	b590      	push	{r4, r7, lr}
 8002766:	b087      	sub	sp, #28
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	2300      	movs	r3, #0
 8002776:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <HAL_RTC_SetTime+0x20>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e080      	b.n	800288a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	7c1b      	ldrb	r3, [r3, #16]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_RTC_SetTime+0x30>
 8002790:	2302      	movs	r3, #2
 8002792:	e07a      	b.n	800288a <HAL_RTC_SetTime+0x126>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2201      	movs	r2, #1
 8002798:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2202      	movs	r2, #2
 800279e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d113      	bne.n	80027ce <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80027b0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	785b      	ldrb	r3, [r3, #1]
 80027b8:	4619      	mov	r1, r3
 80027ba:	460b      	mov	r3, r1
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	1a5b      	subs	r3, r3, r1
 80027c0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80027c2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80027c8:	4413      	add	r3, r2
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	e01e      	b.n	800280c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 fb71 	bl	8002eba <RTC_Bcd2ToByte>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80027e0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	785b      	ldrb	r3, [r3, #1]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 fb66 	bl	8002eba <RTC_Bcd2ToByte>
 80027ee:	4603      	mov	r3, r0
 80027f0:	461a      	mov	r2, r3
 80027f2:	4613      	mov	r3, r2
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80027fa:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	789b      	ldrb	r3, [r3, #2]
 8002800:	4618      	mov	r0, r3
 8002802:	f000 fb5a 	bl	8002eba <RTC_Bcd2ToByte>
 8002806:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002808:	4423      	add	r3, r4
 800280a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800280c:	6979      	ldr	r1, [r7, #20]
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f000 fa7f 	bl	8002d12 <RTC_WriteTimeCounter>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d007      	beq.n	800282a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2204      	movs	r2, #4
 800281e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e02f      	b.n	800288a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0205 	bic.w	r2, r2, #5
 8002838:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 fa90 	bl	8002d60 <RTC_ReadAlarmCounter>
 8002840:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d018      	beq.n	800287c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	429a      	cmp	r2, r3
 8002850:	d214      	bcs.n	800287c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002858:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800285c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800285e:	6939      	ldr	r1, [r7, #16]
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 fa96 	bl	8002d92 <RTC_WriteAlarmCounter>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d007      	beq.n	800287c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2204      	movs	r2, #4
 8002870:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e006      	b.n	800288a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2201      	movs	r2, #1
 8002880:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002888:	2300      	movs	r3, #0
  }
}
 800288a:	4618      	mov	r0, r3
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	bd90      	pop	{r4, r7, pc}
	...

08002894 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61bb      	str	r3, [r7, #24]
 80028a4:	2300      	movs	r3, #0
 80028a6:	61fb      	str	r3, [r7, #28]
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	2300      	movs	r3, #0
 80028ae:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <HAL_RTC_GetTime+0x28>
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e0b5      	b.n	8002a2c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e0ac      	b.n	8002a2c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f9ed 	bl	8002cb2 <RTC_ReadTimeCounter>
 80028d8:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	4a55      	ldr	r2, [pc, #340]	@ (8002a34 <HAL_RTC_GetTime+0x1a0>)
 80028de:	fba2 2303 	umull	r2, r3, r2, r3
 80028e2:	0adb      	lsrs	r3, r3, #11
 80028e4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4b52      	ldr	r3, [pc, #328]	@ (8002a34 <HAL_RTC_GetTime+0x1a0>)
 80028ea:	fba3 1302 	umull	r1, r3, r3, r2
 80028ee:	0adb      	lsrs	r3, r3, #11
 80028f0:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80028f4:	fb01 f303 	mul.w	r3, r1, r3
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	4a4f      	ldr	r2, [pc, #316]	@ (8002a38 <HAL_RTC_GetTime+0x1a4>)
 80028fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002900:	095b      	lsrs	r3, r3, #5
 8002902:	b2da      	uxtb	r2, r3
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	4a4a      	ldr	r2, [pc, #296]	@ (8002a34 <HAL_RTC_GetTime+0x1a0>)
 800290c:	fba2 1203 	umull	r1, r2, r2, r3
 8002910:	0ad2      	lsrs	r2, r2, #11
 8002912:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8002916:	fb01 f202 	mul.w	r2, r1, r2
 800291a:	1a9a      	subs	r2, r3, r2
 800291c:	4b46      	ldr	r3, [pc, #280]	@ (8002a38 <HAL_RTC_GetTime+0x1a4>)
 800291e:	fba3 1302 	umull	r1, r3, r3, r2
 8002922:	0959      	lsrs	r1, r3, #5
 8002924:	460b      	mov	r3, r1
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a5b      	subs	r3, r3, r1
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	1ad1      	subs	r1, r2, r3
 800292e:	b2ca      	uxtb	r2, r1
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	2b17      	cmp	r3, #23
 8002938:	d955      	bls.n	80029e6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	4a3f      	ldr	r2, [pc, #252]	@ (8002a3c <HAL_RTC_GetTime+0x1a8>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8002946:	6939      	ldr	r1, [r7, #16]
 8002948:	4b3c      	ldr	r3, [pc, #240]	@ (8002a3c <HAL_RTC_GetTime+0x1a8>)
 800294a:	fba3 2301 	umull	r2, r3, r3, r1
 800294e:	091a      	lsrs	r2, r3, #4
 8002950:	4613      	mov	r3, r2
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	4413      	add	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	1aca      	subs	r2, r1, r3
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f000 f9fd 	bl	8002d60 <RTC_ReadAlarmCounter>
 8002966:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800296e:	d008      	beq.n	8002982 <HAL_RTC_GetTime+0xee>
 8002970:	69fa      	ldr	r2, [r7, #28]
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	429a      	cmp	r2, r3
 8002976:	d904      	bls.n	8002982 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002978:	69fa      	ldr	r2, [r7, #28]
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	61fb      	str	r3, [r7, #28]
 8002980:	e002      	b.n	8002988 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8002982:	f04f 33ff 	mov.w	r3, #4294967295
 8002986:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	4a2d      	ldr	r2, [pc, #180]	@ (8002a40 <HAL_RTC_GetTime+0x1ac>)
 800298c:	fb02 f303 	mul.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002996:	69b9      	ldr	r1, [r7, #24]
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 f9ba 	bl	8002d12 <RTC_WriteTimeCounter>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e041      	b.n	8002a2c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ae:	d00c      	beq.n	80029ca <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80029b0:	69fa      	ldr	r2, [r7, #28]
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	4413      	add	r3, r2
 80029b6:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80029b8:	69f9      	ldr	r1, [r7, #28]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f9e9 	bl	8002d92 <RTC_WriteAlarmCounter>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00a      	beq.n	80029dc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e030      	b.n	8002a2c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80029ca:	69f9      	ldr	r1, [r7, #28]
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 f9e0 	bl	8002d92 <RTC_WriteAlarmCounter>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e027      	b.n	8002a2c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80029dc:	6979      	ldr	r1, [r7, #20]
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 fa88 	bl	8002ef4 <RTC_DateUpdate>
 80029e4:	e003      	b.n	80029ee <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d01a      	beq.n	8002a2a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 fa41 	bl	8002e80 <RTC_ByteToBcd2>
 80029fe:	4603      	mov	r3, r0
 8002a00:	461a      	mov	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	785b      	ldrb	r3, [r3, #1]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 fa38 	bl	8002e80 <RTC_ByteToBcd2>
 8002a10:	4603      	mov	r3, r0
 8002a12:	461a      	mov	r2, r3
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	789b      	ldrb	r3, [r3, #2]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f000 fa2f 	bl	8002e80 <RTC_ByteToBcd2>
 8002a22:	4603      	mov	r3, r0
 8002a24:	461a      	mov	r2, r3
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3720      	adds	r7, #32
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	91a2b3c5 	.word	0x91a2b3c5
 8002a38:	88888889 	.word	0x88888889
 8002a3c:	aaaaaaab 	.word	0xaaaaaaab
 8002a40:	00015180 	.word	0x00015180

08002a44 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d002      	beq.n	8002a68 <HAL_RTC_SetDate+0x24>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e097      	b.n	8002b9c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	7c1b      	ldrb	r3, [r3, #16]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d101      	bne.n	8002a78 <HAL_RTC_SetDate+0x34>
 8002a74:	2302      	movs	r3, #2
 8002a76:	e091      	b.n	8002b9c <HAL_RTC_SetDate+0x158>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2202      	movs	r2, #2
 8002a82:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	78da      	ldrb	r2, [r3, #3]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	785a      	ldrb	r2, [r3, #1]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	789a      	ldrb	r2, [r3, #2]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	739a      	strb	r2, [r3, #14]
 8002aa2:	e01a      	b.n	8002ada <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	78db      	ldrb	r3, [r3, #3]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 fa06 	bl	8002eba <RTC_Bcd2ToByte>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	785b      	ldrb	r3, [r3, #1]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 f9fd 	bl	8002eba <RTC_Bcd2ToByte>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	789b      	ldrb	r3, [r3, #2]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 f9f4 	bl	8002eba <RTC_Bcd2ToByte>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	7bdb      	ldrb	r3, [r3, #15]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	7b59      	ldrb	r1, [r3, #13]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	7b9b      	ldrb	r3, [r3, #14]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f000 fadf 	bl	80030ac <RTC_WeekDayNum>
 8002aee:	4603      	mov	r3, r0
 8002af0:	461a      	mov	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	7b1a      	ldrb	r2, [r3, #12]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 f8d7 	bl	8002cb2 <RTC_ReadTimeCounter>
 8002b04:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	4a26      	ldr	r2, [pc, #152]	@ (8002ba4 <HAL_RTC_SetDate+0x160>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	0adb      	lsrs	r3, r3, #11
 8002b10:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2b18      	cmp	r3, #24
 8002b16:	d93a      	bls.n	8002b8e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	4a23      	ldr	r2, [pc, #140]	@ (8002ba8 <HAL_RTC_SetDate+0x164>)
 8002b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	4a22      	ldr	r2, [pc, #136]	@ (8002bac <HAL_RTC_SetDate+0x168>)
 8002b24:	fb02 f303 	mul.w	r3, r2, r3
 8002b28:	69fa      	ldr	r2, [r7, #28]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002b2e:	69f9      	ldr	r1, [r7, #28]
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 f8ee 	bl	8002d12 <RTC_WriteTimeCounter>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d007      	beq.n	8002b4c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2204      	movs	r2, #4
 8002b40:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e027      	b.n	8002b9c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 f907 	bl	8002d60 <RTC_ReadAlarmCounter>
 8002b52:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5a:	d018      	beq.n	8002b8e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d214      	bcs.n	8002b8e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002b6a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002b6e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002b70:	69b9      	ldr	r1, [r7, #24]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 f90d 	bl	8002d92 <RTC_WriteAlarmCounter>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2204      	movs	r2, #4
 8002b82:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e006      	b.n	8002b9c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2201      	movs	r2, #1
 8002b92:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3720      	adds	r7, #32
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	91a2b3c5 	.word	0x91a2b3c5
 8002ba8:	aaaaaaab 	.word	0xaaaaaaab
 8002bac:	00015180 	.word	0x00015180

08002bb0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8002bbc:	f107 0314 	add.w	r3, r7, #20
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	460a      	mov	r2, r1
 8002bc4:	801a      	strh	r2, [r3, #0]
 8002bc6:	460a      	mov	r2, r1
 8002bc8:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <HAL_RTC_GetDate+0x26>
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e03a      	b.n	8002c50 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8002bda:	f107 0314 	add.w	r3, r7, #20
 8002bde:	2200      	movs	r2, #0
 8002be0:	4619      	mov	r1, r3
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f7ff fe56 	bl	8002894 <HAL_RTC_GetTime>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e02e      	b.n	8002c50 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	7b1a      	ldrb	r2, [r3, #12]
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	7bda      	ldrb	r2, [r3, #15]
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	7b5a      	ldrb	r2, [r3, #13]
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	7b9a      	ldrb	r2, [r3, #14]
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01a      	beq.n	8002c4e <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	78db      	ldrb	r3, [r3, #3]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 f92f 	bl	8002e80 <RTC_ByteToBcd2>
 8002c22:	4603      	mov	r3, r0
 8002c24:	461a      	mov	r2, r3
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	785b      	ldrb	r3, [r3, #1]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f926 	bl	8002e80 <RTC_ByteToBcd2>
 8002c34:	4603      	mov	r3, r0
 8002c36:	461a      	mov	r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	789b      	ldrb	r3, [r3, #2]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 f91d 	bl	8002e80 <RTC_ByteToBcd2>
 8002c46:	4603      	mov	r3, r0
 8002c48:	461a      	mov	r2, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e01d      	b.n	8002caa <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0208 	bic.w	r2, r2, #8
 8002c7c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002c7e:	f7fe f813 	bl	8000ca8 <HAL_GetTick>
 8002c82:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002c84:	e009      	b.n	8002c9a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002c86:	f7fe f80f 	bl	8000ca8 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c94:	d901      	bls.n	8002c9a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e007      	b.n	8002caa <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0ee      	beq.n	8002c86 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b087      	sub	sp, #28
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	827b      	strh	r3, [r7, #18]
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	823b      	strh	r3, [r7, #16]
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002ce2:	8a7a      	ldrh	r2, [r7, #18]
 8002ce4:	8a3b      	ldrh	r3, [r7, #16]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d008      	beq.n	8002cfc <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002cea:	8a3b      	ldrh	r3, [r7, #16]
 8002cec:	041a      	lsls	r2, r3, #16
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	69db      	ldr	r3, [r3, #28]
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	e004      	b.n	8002d06 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002cfc:	8a7b      	ldrh	r3, [r7, #18]
 8002cfe:	041a      	lsls	r2, r3, #16
 8002d00:	89fb      	ldrh	r3, [r7, #14]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002d06:	697b      	ldr	r3, [r7, #20]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr

08002d12 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b084      	sub	sp, #16
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 f85d 	bl	8002de0 <RTC_EnterInitMode>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
 8002d30:	e011      	b.n	8002d56 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	0c12      	lsrs	r2, r2, #16
 8002d3a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	b292      	uxth	r2, r2
 8002d44:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f872 	bl	8002e30 <RTC_ExitInitMode>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	81fb      	strh	r3, [r7, #14]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7e:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8002d80:	89fb      	ldrh	r3, [r7, #14]
 8002d82:	041a      	lsls	r2, r3, #16
 8002d84:	89bb      	ldrh	r3, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr

08002d92 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
 8002d9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 f81d 	bl	8002de0 <RTC_EnterInitMode>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
 8002db0:	e011      	b.n	8002dd6 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	0c12      	lsrs	r2, r2, #16
 8002dba:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	b292      	uxth	r2, r2
 8002dc4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f832 	bl	8002e30 <RTC_ExitInitMode>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002dec:	f7fd ff5c 	bl	8000ca8 <HAL_GetTick>
 8002df0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002df2:	e009      	b.n	8002e08 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002df4:	f7fd ff58 	bl	8000ca8 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e02:	d901      	bls.n	8002e08 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e00f      	b.n	8002e28 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f003 0320 	and.w	r3, r3, #32
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0ee      	beq.n	8002df4 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0210 	orr.w	r2, r2, #16
 8002e24:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0210 	bic.w	r2, r2, #16
 8002e4a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002e4c:	f7fd ff2c 	bl	8000ca8 <HAL_GetTick>
 8002e50:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002e52:	e009      	b.n	8002e68 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002e54:	f7fd ff28 	bl	8000ca8 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e62:	d901      	bls.n	8002e68 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e007      	b.n	8002e78 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0ee      	beq.n	8002e54 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002e8e:	e005      	b.n	8002e9c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3301      	adds	r3, #1
 8002e94:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002e96:	79fb      	ldrb	r3, [r7, #7]
 8002e98:	3b0a      	subs	r3, #10
 8002e9a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	2b09      	cmp	r3, #9
 8002ea0:	d8f6      	bhi.n	8002e90 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	b2db      	uxtb	r3, r3
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr

08002eba <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b085      	sub	sp, #20
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
 8002eca:	091b      	lsrs	r3, r3, #4
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	f003 030f 	and.w	r3, r3, #15
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	4413      	add	r3, r2
 8002ee8:	b2db      	uxtb	r3, r3
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bc80      	pop	{r7}
 8002ef2:	4770      	bx	lr

08002ef4 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
 8002f06:	2300      	movs	r3, #0
 8002f08:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7bdb      	ldrb	r3, [r3, #15]
 8002f12:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7b5b      	ldrb	r3, [r3, #13]
 8002f18:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	7b9b      	ldrb	r3, [r3, #14]
 8002f1e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002f20:	2300      	movs	r3, #0
 8002f22:	60bb      	str	r3, [r7, #8]
 8002f24:	e06f      	b.n	8003006 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d011      	beq.n	8002f50 <RTC_DateUpdate+0x5c>
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d00e      	beq.n	8002f50 <RTC_DateUpdate+0x5c>
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	2b05      	cmp	r3, #5
 8002f36:	d00b      	beq.n	8002f50 <RTC_DateUpdate+0x5c>
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	2b07      	cmp	r3, #7
 8002f3c:	d008      	beq.n	8002f50 <RTC_DateUpdate+0x5c>
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d005      	beq.n	8002f50 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	2b0a      	cmp	r3, #10
 8002f48:	d002      	beq.n	8002f50 <RTC_DateUpdate+0x5c>
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2b0c      	cmp	r3, #12
 8002f4e:	d117      	bne.n	8002f80 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b1e      	cmp	r3, #30
 8002f54:	d803      	bhi.n	8002f5e <RTC_DateUpdate+0x6a>
      {
        day++;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002f5c:	e050      	b.n	8003000 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	2b0c      	cmp	r3, #12
 8002f62:	d005      	beq.n	8002f70 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	3301      	adds	r3, #1
 8002f68:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002f6e:	e047      	b.n	8003000 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002f70:	2301      	movs	r3, #1
 8002f72:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002f74:	2301      	movs	r3, #1
 8002f76:	60fb      	str	r3, [r7, #12]
          year++;
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002f7e:	e03f      	b.n	8003000 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	d008      	beq.n	8002f98 <RTC_DateUpdate+0xa4>
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2b06      	cmp	r3, #6
 8002f8a:	d005      	beq.n	8002f98 <RTC_DateUpdate+0xa4>
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	2b09      	cmp	r3, #9
 8002f90:	d002      	beq.n	8002f98 <RTC_DateUpdate+0xa4>
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	2b0b      	cmp	r3, #11
 8002f96:	d10c      	bne.n	8002fb2 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b1d      	cmp	r3, #29
 8002f9c:	d803      	bhi.n	8002fa6 <RTC_DateUpdate+0xb2>
      {
        day++;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002fa4:	e02c      	b.n	8003000 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002fac:	2301      	movs	r3, #1
 8002fae:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002fb0:	e026      	b.n	8003000 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d123      	bne.n	8003000 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b1b      	cmp	r3, #27
 8002fbc:	d803      	bhi.n	8002fc6 <RTC_DateUpdate+0xd2>
      {
        day++;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	e01c      	b.n	8003000 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b1c      	cmp	r3, #28
 8002fca:	d111      	bne.n	8002ff0 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 f839 	bl	8003048 <RTC_IsLeapYear>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	e00d      	b.n	8003000 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002fea:	2301      	movs	r3, #1
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	e007      	b.n	8003000 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2b1d      	cmp	r3, #29
 8002ff4:	d104      	bne.n	8003000 <RTC_DateUpdate+0x10c>
      {
        month++;
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	3301      	adds	r3, #1
 8003004:	60bb      	str	r3, [r7, #8]
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d38b      	bcc.n	8002f26 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	b2da      	uxtb	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	b2da      	uxtb	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	b2da      	uxtb	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	b2db      	uxtb	r3, r3
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	4619      	mov	r1, r3
 8003030:	6978      	ldr	r0, [r7, #20]
 8003032:	f000 f83b 	bl	80030ac <RTC_WeekDayNum>
 8003036:	4603      	mov	r3, r0
 8003038:	461a      	mov	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	731a      	strb	r2, [r3, #12]
}
 800303e:	bf00      	nop
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
	...

08003048 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	f003 0303 	and.w	r3, r3, #3
 8003058:	b29b      	uxth	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800305e:	2300      	movs	r3, #0
 8003060:	e01d      	b.n	800309e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8003062:	88fb      	ldrh	r3, [r7, #6]
 8003064:	4a10      	ldr	r2, [pc, #64]	@ (80030a8 <RTC_IsLeapYear+0x60>)
 8003066:	fba2 1203 	umull	r1, r2, r2, r3
 800306a:	0952      	lsrs	r2, r2, #5
 800306c:	2164      	movs	r1, #100	@ 0x64
 800306e:	fb01 f202 	mul.w	r2, r1, r2
 8003072:	1a9b      	subs	r3, r3, r2
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800307a:	2301      	movs	r3, #1
 800307c:	e00f      	b.n	800309e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800307e:	88fb      	ldrh	r3, [r7, #6]
 8003080:	4a09      	ldr	r2, [pc, #36]	@ (80030a8 <RTC_IsLeapYear+0x60>)
 8003082:	fba2 1203 	umull	r1, r2, r2, r3
 8003086:	09d2      	lsrs	r2, r2, #7
 8003088:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800308c:	fb01 f202 	mul.w	r2, r1, r2
 8003090:	1a9b      	subs	r3, r3, r2
 8003092:	b29b      	uxth	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	d101      	bne.n	800309c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800309c:	2300      	movs	r3, #0
  }
}
 800309e:	4618      	mov	r0, r3
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr
 80030a8:	51eb851f 	.word	0x51eb851f

080030ac <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	460b      	mov	r3, r1
 80030b6:	70fb      	strb	r3, [r7, #3]
 80030b8:	4613      	mov	r3, r2
 80030ba:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	60bb      	str	r3, [r7, #8]
 80030c0:	2300      	movs	r3, #0
 80030c2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80030ca:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80030cc:	78fb      	ldrb	r3, [r7, #3]
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d82d      	bhi.n	800312e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	1a9b      	subs	r3, r3, r2
 80030de:	4a2c      	ldr	r2, [pc, #176]	@ (8003190 <RTC_WeekDayNum+0xe4>)
 80030e0:	fba2 2303 	umull	r2, r3, r2, r3
 80030e4:	085a      	lsrs	r2, r3, #1
 80030e6:	78bb      	ldrb	r3, [r7, #2]
 80030e8:	441a      	add	r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	441a      	add	r2, r3
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	3b01      	subs	r3, #1
 80030f2:	089b      	lsrs	r3, r3, #2
 80030f4:	441a      	add	r2, r3
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	4926      	ldr	r1, [pc, #152]	@ (8003194 <RTC_WeekDayNum+0xe8>)
 80030fc:	fba1 1303 	umull	r1, r3, r1, r3
 8003100:	095b      	lsrs	r3, r3, #5
 8003102:	1ad2      	subs	r2, r2, r3
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	3b01      	subs	r3, #1
 8003108:	4922      	ldr	r1, [pc, #136]	@ (8003194 <RTC_WeekDayNum+0xe8>)
 800310a:	fba1 1303 	umull	r1, r3, r1, r3
 800310e:	09db      	lsrs	r3, r3, #7
 8003110:	4413      	add	r3, r2
 8003112:	1d1a      	adds	r2, r3, #4
 8003114:	4b20      	ldr	r3, [pc, #128]	@ (8003198 <RTC_WeekDayNum+0xec>)
 8003116:	fba3 1302 	umull	r1, r3, r3, r2
 800311a:	1ad1      	subs	r1, r2, r3
 800311c:	0849      	lsrs	r1, r1, #1
 800311e:	440b      	add	r3, r1
 8003120:	0899      	lsrs	r1, r3, #2
 8003122:	460b      	mov	r3, r1
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	1a5b      	subs	r3, r3, r1
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	e029      	b.n	8003182 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800312e:	78fa      	ldrb	r2, [r7, #3]
 8003130:	4613      	mov	r3, r2
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	4413      	add	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	4a15      	ldr	r2, [pc, #84]	@ (8003190 <RTC_WeekDayNum+0xe4>)
 800313c:	fba2 2303 	umull	r2, r3, r2, r3
 8003140:	085a      	lsrs	r2, r3, #1
 8003142:	78bb      	ldrb	r3, [r7, #2]
 8003144:	441a      	add	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	441a      	add	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	089b      	lsrs	r3, r3, #2
 800314e:	441a      	add	r2, r3
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	4910      	ldr	r1, [pc, #64]	@ (8003194 <RTC_WeekDayNum+0xe8>)
 8003154:	fba1 1303 	umull	r1, r3, r1, r3
 8003158:	095b      	lsrs	r3, r3, #5
 800315a:	1ad2      	subs	r2, r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	490d      	ldr	r1, [pc, #52]	@ (8003194 <RTC_WeekDayNum+0xe8>)
 8003160:	fba1 1303 	umull	r1, r3, r1, r3
 8003164:	09db      	lsrs	r3, r3, #7
 8003166:	4413      	add	r3, r2
 8003168:	1c9a      	adds	r2, r3, #2
 800316a:	4b0b      	ldr	r3, [pc, #44]	@ (8003198 <RTC_WeekDayNum+0xec>)
 800316c:	fba3 1302 	umull	r1, r3, r3, r2
 8003170:	1ad1      	subs	r1, r2, r3
 8003172:	0849      	lsrs	r1, r1, #1
 8003174:	440b      	add	r3, r1
 8003176:	0899      	lsrs	r1, r3, #2
 8003178:	460b      	mov	r3, r1
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	1a5b      	subs	r3, r3, r1
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	b2db      	uxtb	r3, r3
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr
 8003190:	38e38e39 	.word	0x38e38e39
 8003194:	51eb851f 	.word	0x51eb851f
 8003198:	24924925 	.word	0x24924925

0800319c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800319c:	b480      	push	{r7}
 800319e:	b087      	sub	sp, #28
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 80031ac:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <HAL_RTCEx_BKUPWrite+0x30>)
 80031ae:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	4413      	add	r3, r2
 80031b8:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	b292      	uxth	r2, r2
 80031c0:	601a      	str	r2, [r3, #0]
}
 80031c2:	bf00      	nop
 80031c4:	371c      	adds	r7, #28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr
 80031cc:	40006c00 	.word	0x40006c00

080031d0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 80031e2:	4b08      	ldr	r3, [pc, #32]	@ (8003204 <HAL_RTCEx_BKUPRead+0x34>)
 80031e4:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	4413      	add	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80031f8:	68bb      	ldr	r3, [r7, #8]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3714      	adds	r7, #20
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr
 8003204:	40006c00 	.word	0x40006c00

08003208 <siprintf>:
 8003208:	b40e      	push	{r1, r2, r3}
 800320a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800320e:	b510      	push	{r4, lr}
 8003210:	2400      	movs	r4, #0
 8003212:	b09d      	sub	sp, #116	@ 0x74
 8003214:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003216:	9002      	str	r0, [sp, #8]
 8003218:	9006      	str	r0, [sp, #24]
 800321a:	9107      	str	r1, [sp, #28]
 800321c:	9104      	str	r1, [sp, #16]
 800321e:	4809      	ldr	r0, [pc, #36]	@ (8003244 <siprintf+0x3c>)
 8003220:	4909      	ldr	r1, [pc, #36]	@ (8003248 <siprintf+0x40>)
 8003222:	f853 2b04 	ldr.w	r2, [r3], #4
 8003226:	9105      	str	r1, [sp, #20]
 8003228:	6800      	ldr	r0, [r0, #0]
 800322a:	a902      	add	r1, sp, #8
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003230:	f000 f9c0 	bl	80035b4 <_svfiprintf_r>
 8003234:	9b02      	ldr	r3, [sp, #8]
 8003236:	701c      	strb	r4, [r3, #0]
 8003238:	b01d      	add	sp, #116	@ 0x74
 800323a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800323e:	b003      	add	sp, #12
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	2000000c 	.word	0x2000000c
 8003248:	ffff0208 	.word	0xffff0208

0800324c <siscanf>:
 800324c:	b40e      	push	{r1, r2, r3}
 800324e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8003252:	b570      	push	{r4, r5, r6, lr}
 8003254:	2500      	movs	r5, #0
 8003256:	b09d      	sub	sp, #116	@ 0x74
 8003258:	ac21      	add	r4, sp, #132	@ 0x84
 800325a:	f854 6b04 	ldr.w	r6, [r4], #4
 800325e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8003262:	951b      	str	r5, [sp, #108]	@ 0x6c
 8003264:	9002      	str	r0, [sp, #8]
 8003266:	9006      	str	r0, [sp, #24]
 8003268:	f7fc ff7a 	bl	8000160 <strlen>
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <siscanf+0x50>)
 800326e:	9003      	str	r0, [sp, #12]
 8003270:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003272:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003276:	9007      	str	r0, [sp, #28]
 8003278:	4809      	ldr	r0, [pc, #36]	@ (80032a0 <siscanf+0x54>)
 800327a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800327e:	4632      	mov	r2, r6
 8003280:	4623      	mov	r3, r4
 8003282:	a902      	add	r1, sp, #8
 8003284:	6800      	ldr	r0, [r0, #0]
 8003286:	950f      	str	r5, [sp, #60]	@ 0x3c
 8003288:	9514      	str	r5, [sp, #80]	@ 0x50
 800328a:	9401      	str	r4, [sp, #4]
 800328c:	f000 fae8 	bl	8003860 <__ssvfiscanf_r>
 8003290:	b01d      	add	sp, #116	@ 0x74
 8003292:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003296:	b003      	add	sp, #12
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	080032a5 	.word	0x080032a5
 80032a0:	2000000c 	.word	0x2000000c

080032a4 <__seofread>:
 80032a4:	2000      	movs	r0, #0
 80032a6:	4770      	bx	lr

080032a8 <memset>:
 80032a8:	4603      	mov	r3, r0
 80032aa:	4402      	add	r2, r0
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d100      	bne.n	80032b2 <memset+0xa>
 80032b0:	4770      	bx	lr
 80032b2:	f803 1b01 	strb.w	r1, [r3], #1
 80032b6:	e7f9      	b.n	80032ac <memset+0x4>

080032b8 <__errno>:
 80032b8:	4b01      	ldr	r3, [pc, #4]	@ (80032c0 <__errno+0x8>)
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	2000000c 	.word	0x2000000c

080032c4 <__libc_init_array>:
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	2600      	movs	r6, #0
 80032c8:	4d0c      	ldr	r5, [pc, #48]	@ (80032fc <__libc_init_array+0x38>)
 80032ca:	4c0d      	ldr	r4, [pc, #52]	@ (8003300 <__libc_init_array+0x3c>)
 80032cc:	1b64      	subs	r4, r4, r5
 80032ce:	10a4      	asrs	r4, r4, #2
 80032d0:	42a6      	cmp	r6, r4
 80032d2:	d109      	bne.n	80032e8 <__libc_init_array+0x24>
 80032d4:	f001 f8ee 	bl	80044b4 <_init>
 80032d8:	2600      	movs	r6, #0
 80032da:	4d0a      	ldr	r5, [pc, #40]	@ (8003304 <__libc_init_array+0x40>)
 80032dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003308 <__libc_init_array+0x44>)
 80032de:	1b64      	subs	r4, r4, r5
 80032e0:	10a4      	asrs	r4, r4, #2
 80032e2:	42a6      	cmp	r6, r4
 80032e4:	d105      	bne.n	80032f2 <__libc_init_array+0x2e>
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ec:	4798      	blx	r3
 80032ee:	3601      	adds	r6, #1
 80032f0:	e7ee      	b.n	80032d0 <__libc_init_array+0xc>
 80032f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032f6:	4798      	blx	r3
 80032f8:	3601      	adds	r6, #1
 80032fa:	e7f2      	b.n	80032e2 <__libc_init_array+0x1e>
 80032fc:	080046f4 	.word	0x080046f4
 8003300:	080046f4 	.word	0x080046f4
 8003304:	080046f4 	.word	0x080046f4
 8003308:	080046f8 	.word	0x080046f8

0800330c <__retarget_lock_acquire_recursive>:
 800330c:	4770      	bx	lr

0800330e <__retarget_lock_release_recursive>:
 800330e:	4770      	bx	lr

08003310 <_free_r>:
 8003310:	b538      	push	{r3, r4, r5, lr}
 8003312:	4605      	mov	r5, r0
 8003314:	2900      	cmp	r1, #0
 8003316:	d040      	beq.n	800339a <_free_r+0x8a>
 8003318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800331c:	1f0c      	subs	r4, r1, #4
 800331e:	2b00      	cmp	r3, #0
 8003320:	bfb8      	it	lt
 8003322:	18e4      	addlt	r4, r4, r3
 8003324:	f000 f8de 	bl	80034e4 <__malloc_lock>
 8003328:	4a1c      	ldr	r2, [pc, #112]	@ (800339c <_free_r+0x8c>)
 800332a:	6813      	ldr	r3, [r2, #0]
 800332c:	b933      	cbnz	r3, 800333c <_free_r+0x2c>
 800332e:	6063      	str	r3, [r4, #4]
 8003330:	6014      	str	r4, [r2, #0]
 8003332:	4628      	mov	r0, r5
 8003334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003338:	f000 b8da 	b.w	80034f0 <__malloc_unlock>
 800333c:	42a3      	cmp	r3, r4
 800333e:	d908      	bls.n	8003352 <_free_r+0x42>
 8003340:	6820      	ldr	r0, [r4, #0]
 8003342:	1821      	adds	r1, r4, r0
 8003344:	428b      	cmp	r3, r1
 8003346:	bf01      	itttt	eq
 8003348:	6819      	ldreq	r1, [r3, #0]
 800334a:	685b      	ldreq	r3, [r3, #4]
 800334c:	1809      	addeq	r1, r1, r0
 800334e:	6021      	streq	r1, [r4, #0]
 8003350:	e7ed      	b.n	800332e <_free_r+0x1e>
 8003352:	461a      	mov	r2, r3
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	b10b      	cbz	r3, 800335c <_free_r+0x4c>
 8003358:	42a3      	cmp	r3, r4
 800335a:	d9fa      	bls.n	8003352 <_free_r+0x42>
 800335c:	6811      	ldr	r1, [r2, #0]
 800335e:	1850      	adds	r0, r2, r1
 8003360:	42a0      	cmp	r0, r4
 8003362:	d10b      	bne.n	800337c <_free_r+0x6c>
 8003364:	6820      	ldr	r0, [r4, #0]
 8003366:	4401      	add	r1, r0
 8003368:	1850      	adds	r0, r2, r1
 800336a:	4283      	cmp	r3, r0
 800336c:	6011      	str	r1, [r2, #0]
 800336e:	d1e0      	bne.n	8003332 <_free_r+0x22>
 8003370:	6818      	ldr	r0, [r3, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	4408      	add	r0, r1
 8003376:	6010      	str	r0, [r2, #0]
 8003378:	6053      	str	r3, [r2, #4]
 800337a:	e7da      	b.n	8003332 <_free_r+0x22>
 800337c:	d902      	bls.n	8003384 <_free_r+0x74>
 800337e:	230c      	movs	r3, #12
 8003380:	602b      	str	r3, [r5, #0]
 8003382:	e7d6      	b.n	8003332 <_free_r+0x22>
 8003384:	6820      	ldr	r0, [r4, #0]
 8003386:	1821      	adds	r1, r4, r0
 8003388:	428b      	cmp	r3, r1
 800338a:	bf01      	itttt	eq
 800338c:	6819      	ldreq	r1, [r3, #0]
 800338e:	685b      	ldreq	r3, [r3, #4]
 8003390:	1809      	addeq	r1, r1, r0
 8003392:	6021      	streq	r1, [r4, #0]
 8003394:	6063      	str	r3, [r4, #4]
 8003396:	6054      	str	r4, [r2, #4]
 8003398:	e7cb      	b.n	8003332 <_free_r+0x22>
 800339a:	bd38      	pop	{r3, r4, r5, pc}
 800339c:	20000244 	.word	0x20000244

080033a0 <sbrk_aligned>:
 80033a0:	b570      	push	{r4, r5, r6, lr}
 80033a2:	4e0f      	ldr	r6, [pc, #60]	@ (80033e0 <sbrk_aligned+0x40>)
 80033a4:	460c      	mov	r4, r1
 80033a6:	6831      	ldr	r1, [r6, #0]
 80033a8:	4605      	mov	r5, r0
 80033aa:	b911      	cbnz	r1, 80033b2 <sbrk_aligned+0x12>
 80033ac:	f000 ff34 	bl	8004218 <_sbrk_r>
 80033b0:	6030      	str	r0, [r6, #0]
 80033b2:	4621      	mov	r1, r4
 80033b4:	4628      	mov	r0, r5
 80033b6:	f000 ff2f 	bl	8004218 <_sbrk_r>
 80033ba:	1c43      	adds	r3, r0, #1
 80033bc:	d103      	bne.n	80033c6 <sbrk_aligned+0x26>
 80033be:	f04f 34ff 	mov.w	r4, #4294967295
 80033c2:	4620      	mov	r0, r4
 80033c4:	bd70      	pop	{r4, r5, r6, pc}
 80033c6:	1cc4      	adds	r4, r0, #3
 80033c8:	f024 0403 	bic.w	r4, r4, #3
 80033cc:	42a0      	cmp	r0, r4
 80033ce:	d0f8      	beq.n	80033c2 <sbrk_aligned+0x22>
 80033d0:	1a21      	subs	r1, r4, r0
 80033d2:	4628      	mov	r0, r5
 80033d4:	f000 ff20 	bl	8004218 <_sbrk_r>
 80033d8:	3001      	adds	r0, #1
 80033da:	d1f2      	bne.n	80033c2 <sbrk_aligned+0x22>
 80033dc:	e7ef      	b.n	80033be <sbrk_aligned+0x1e>
 80033de:	bf00      	nop
 80033e0:	20000240 	.word	0x20000240

080033e4 <_malloc_r>:
 80033e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033e8:	1ccd      	adds	r5, r1, #3
 80033ea:	f025 0503 	bic.w	r5, r5, #3
 80033ee:	3508      	adds	r5, #8
 80033f0:	2d0c      	cmp	r5, #12
 80033f2:	bf38      	it	cc
 80033f4:	250c      	movcc	r5, #12
 80033f6:	2d00      	cmp	r5, #0
 80033f8:	4606      	mov	r6, r0
 80033fa:	db01      	blt.n	8003400 <_malloc_r+0x1c>
 80033fc:	42a9      	cmp	r1, r5
 80033fe:	d904      	bls.n	800340a <_malloc_r+0x26>
 8003400:	230c      	movs	r3, #12
 8003402:	6033      	str	r3, [r6, #0]
 8003404:	2000      	movs	r0, #0
 8003406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800340a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034e0 <_malloc_r+0xfc>
 800340e:	f000 f869 	bl	80034e4 <__malloc_lock>
 8003412:	f8d8 3000 	ldr.w	r3, [r8]
 8003416:	461c      	mov	r4, r3
 8003418:	bb44      	cbnz	r4, 800346c <_malloc_r+0x88>
 800341a:	4629      	mov	r1, r5
 800341c:	4630      	mov	r0, r6
 800341e:	f7ff ffbf 	bl	80033a0 <sbrk_aligned>
 8003422:	1c43      	adds	r3, r0, #1
 8003424:	4604      	mov	r4, r0
 8003426:	d158      	bne.n	80034da <_malloc_r+0xf6>
 8003428:	f8d8 4000 	ldr.w	r4, [r8]
 800342c:	4627      	mov	r7, r4
 800342e:	2f00      	cmp	r7, #0
 8003430:	d143      	bne.n	80034ba <_malloc_r+0xd6>
 8003432:	2c00      	cmp	r4, #0
 8003434:	d04b      	beq.n	80034ce <_malloc_r+0xea>
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	4639      	mov	r1, r7
 800343a:	4630      	mov	r0, r6
 800343c:	eb04 0903 	add.w	r9, r4, r3
 8003440:	f000 feea 	bl	8004218 <_sbrk_r>
 8003444:	4581      	cmp	r9, r0
 8003446:	d142      	bne.n	80034ce <_malloc_r+0xea>
 8003448:	6821      	ldr	r1, [r4, #0]
 800344a:	4630      	mov	r0, r6
 800344c:	1a6d      	subs	r5, r5, r1
 800344e:	4629      	mov	r1, r5
 8003450:	f7ff ffa6 	bl	80033a0 <sbrk_aligned>
 8003454:	3001      	adds	r0, #1
 8003456:	d03a      	beq.n	80034ce <_malloc_r+0xea>
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	442b      	add	r3, r5
 800345c:	6023      	str	r3, [r4, #0]
 800345e:	f8d8 3000 	ldr.w	r3, [r8]
 8003462:	685a      	ldr	r2, [r3, #4]
 8003464:	bb62      	cbnz	r2, 80034c0 <_malloc_r+0xdc>
 8003466:	f8c8 7000 	str.w	r7, [r8]
 800346a:	e00f      	b.n	800348c <_malloc_r+0xa8>
 800346c:	6822      	ldr	r2, [r4, #0]
 800346e:	1b52      	subs	r2, r2, r5
 8003470:	d420      	bmi.n	80034b4 <_malloc_r+0xd0>
 8003472:	2a0b      	cmp	r2, #11
 8003474:	d917      	bls.n	80034a6 <_malloc_r+0xc2>
 8003476:	1961      	adds	r1, r4, r5
 8003478:	42a3      	cmp	r3, r4
 800347a:	6025      	str	r5, [r4, #0]
 800347c:	bf18      	it	ne
 800347e:	6059      	strne	r1, [r3, #4]
 8003480:	6863      	ldr	r3, [r4, #4]
 8003482:	bf08      	it	eq
 8003484:	f8c8 1000 	streq.w	r1, [r8]
 8003488:	5162      	str	r2, [r4, r5]
 800348a:	604b      	str	r3, [r1, #4]
 800348c:	4630      	mov	r0, r6
 800348e:	f000 f82f 	bl	80034f0 <__malloc_unlock>
 8003492:	f104 000b 	add.w	r0, r4, #11
 8003496:	1d23      	adds	r3, r4, #4
 8003498:	f020 0007 	bic.w	r0, r0, #7
 800349c:	1ac2      	subs	r2, r0, r3
 800349e:	bf1c      	itt	ne
 80034a0:	1a1b      	subne	r3, r3, r0
 80034a2:	50a3      	strne	r3, [r4, r2]
 80034a4:	e7af      	b.n	8003406 <_malloc_r+0x22>
 80034a6:	6862      	ldr	r2, [r4, #4]
 80034a8:	42a3      	cmp	r3, r4
 80034aa:	bf0c      	ite	eq
 80034ac:	f8c8 2000 	streq.w	r2, [r8]
 80034b0:	605a      	strne	r2, [r3, #4]
 80034b2:	e7eb      	b.n	800348c <_malloc_r+0xa8>
 80034b4:	4623      	mov	r3, r4
 80034b6:	6864      	ldr	r4, [r4, #4]
 80034b8:	e7ae      	b.n	8003418 <_malloc_r+0x34>
 80034ba:	463c      	mov	r4, r7
 80034bc:	687f      	ldr	r7, [r7, #4]
 80034be:	e7b6      	b.n	800342e <_malloc_r+0x4a>
 80034c0:	461a      	mov	r2, r3
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	42a3      	cmp	r3, r4
 80034c6:	d1fb      	bne.n	80034c0 <_malloc_r+0xdc>
 80034c8:	2300      	movs	r3, #0
 80034ca:	6053      	str	r3, [r2, #4]
 80034cc:	e7de      	b.n	800348c <_malloc_r+0xa8>
 80034ce:	230c      	movs	r3, #12
 80034d0:	4630      	mov	r0, r6
 80034d2:	6033      	str	r3, [r6, #0]
 80034d4:	f000 f80c 	bl	80034f0 <__malloc_unlock>
 80034d8:	e794      	b.n	8003404 <_malloc_r+0x20>
 80034da:	6005      	str	r5, [r0, #0]
 80034dc:	e7d6      	b.n	800348c <_malloc_r+0xa8>
 80034de:	bf00      	nop
 80034e0:	20000244 	.word	0x20000244

080034e4 <__malloc_lock>:
 80034e4:	4801      	ldr	r0, [pc, #4]	@ (80034ec <__malloc_lock+0x8>)
 80034e6:	f7ff bf11 	b.w	800330c <__retarget_lock_acquire_recursive>
 80034ea:	bf00      	nop
 80034ec:	2000023c 	.word	0x2000023c

080034f0 <__malloc_unlock>:
 80034f0:	4801      	ldr	r0, [pc, #4]	@ (80034f8 <__malloc_unlock+0x8>)
 80034f2:	f7ff bf0c 	b.w	800330e <__retarget_lock_release_recursive>
 80034f6:	bf00      	nop
 80034f8:	2000023c 	.word	0x2000023c

080034fc <__ssputs_r>:
 80034fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003500:	461f      	mov	r7, r3
 8003502:	688e      	ldr	r6, [r1, #8]
 8003504:	4682      	mov	sl, r0
 8003506:	42be      	cmp	r6, r7
 8003508:	460c      	mov	r4, r1
 800350a:	4690      	mov	r8, r2
 800350c:	680b      	ldr	r3, [r1, #0]
 800350e:	d82d      	bhi.n	800356c <__ssputs_r+0x70>
 8003510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003514:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003518:	d026      	beq.n	8003568 <__ssputs_r+0x6c>
 800351a:	6965      	ldr	r5, [r4, #20]
 800351c:	6909      	ldr	r1, [r1, #16]
 800351e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003522:	eba3 0901 	sub.w	r9, r3, r1
 8003526:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800352a:	1c7b      	adds	r3, r7, #1
 800352c:	444b      	add	r3, r9
 800352e:	106d      	asrs	r5, r5, #1
 8003530:	429d      	cmp	r5, r3
 8003532:	bf38      	it	cc
 8003534:	461d      	movcc	r5, r3
 8003536:	0553      	lsls	r3, r2, #21
 8003538:	d527      	bpl.n	800358a <__ssputs_r+0x8e>
 800353a:	4629      	mov	r1, r5
 800353c:	f7ff ff52 	bl	80033e4 <_malloc_r>
 8003540:	4606      	mov	r6, r0
 8003542:	b360      	cbz	r0, 800359e <__ssputs_r+0xa2>
 8003544:	464a      	mov	r2, r9
 8003546:	6921      	ldr	r1, [r4, #16]
 8003548:	f000 fe84 	bl	8004254 <memcpy>
 800354c:	89a3      	ldrh	r3, [r4, #12]
 800354e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003556:	81a3      	strh	r3, [r4, #12]
 8003558:	6126      	str	r6, [r4, #16]
 800355a:	444e      	add	r6, r9
 800355c:	6026      	str	r6, [r4, #0]
 800355e:	463e      	mov	r6, r7
 8003560:	6165      	str	r5, [r4, #20]
 8003562:	eba5 0509 	sub.w	r5, r5, r9
 8003566:	60a5      	str	r5, [r4, #8]
 8003568:	42be      	cmp	r6, r7
 800356a:	d900      	bls.n	800356e <__ssputs_r+0x72>
 800356c:	463e      	mov	r6, r7
 800356e:	4632      	mov	r2, r6
 8003570:	4641      	mov	r1, r8
 8003572:	6820      	ldr	r0, [r4, #0]
 8003574:	f000 fe35 	bl	80041e2 <memmove>
 8003578:	2000      	movs	r0, #0
 800357a:	68a3      	ldr	r3, [r4, #8]
 800357c:	1b9b      	subs	r3, r3, r6
 800357e:	60a3      	str	r3, [r4, #8]
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	4433      	add	r3, r6
 8003584:	6023      	str	r3, [r4, #0]
 8003586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800358a:	462a      	mov	r2, r5
 800358c:	f000 fe70 	bl	8004270 <_realloc_r>
 8003590:	4606      	mov	r6, r0
 8003592:	2800      	cmp	r0, #0
 8003594:	d1e0      	bne.n	8003558 <__ssputs_r+0x5c>
 8003596:	4650      	mov	r0, sl
 8003598:	6921      	ldr	r1, [r4, #16]
 800359a:	f7ff feb9 	bl	8003310 <_free_r>
 800359e:	230c      	movs	r3, #12
 80035a0:	f8ca 3000 	str.w	r3, [sl]
 80035a4:	89a3      	ldrh	r3, [r4, #12]
 80035a6:	f04f 30ff 	mov.w	r0, #4294967295
 80035aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035ae:	81a3      	strh	r3, [r4, #12]
 80035b0:	e7e9      	b.n	8003586 <__ssputs_r+0x8a>
	...

080035b4 <_svfiprintf_r>:
 80035b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b8:	4698      	mov	r8, r3
 80035ba:	898b      	ldrh	r3, [r1, #12]
 80035bc:	4607      	mov	r7, r0
 80035be:	061b      	lsls	r3, r3, #24
 80035c0:	460d      	mov	r5, r1
 80035c2:	4614      	mov	r4, r2
 80035c4:	b09d      	sub	sp, #116	@ 0x74
 80035c6:	d510      	bpl.n	80035ea <_svfiprintf_r+0x36>
 80035c8:	690b      	ldr	r3, [r1, #16]
 80035ca:	b973      	cbnz	r3, 80035ea <_svfiprintf_r+0x36>
 80035cc:	2140      	movs	r1, #64	@ 0x40
 80035ce:	f7ff ff09 	bl	80033e4 <_malloc_r>
 80035d2:	6028      	str	r0, [r5, #0]
 80035d4:	6128      	str	r0, [r5, #16]
 80035d6:	b930      	cbnz	r0, 80035e6 <_svfiprintf_r+0x32>
 80035d8:	230c      	movs	r3, #12
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	f04f 30ff 	mov.w	r0, #4294967295
 80035e0:	b01d      	add	sp, #116	@ 0x74
 80035e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035e6:	2340      	movs	r3, #64	@ 0x40
 80035e8:	616b      	str	r3, [r5, #20]
 80035ea:	2300      	movs	r3, #0
 80035ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ee:	2320      	movs	r3, #32
 80035f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035f4:	2330      	movs	r3, #48	@ 0x30
 80035f6:	f04f 0901 	mov.w	r9, #1
 80035fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80035fe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003798 <_svfiprintf_r+0x1e4>
 8003602:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003606:	4623      	mov	r3, r4
 8003608:	469a      	mov	sl, r3
 800360a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800360e:	b10a      	cbz	r2, 8003614 <_svfiprintf_r+0x60>
 8003610:	2a25      	cmp	r2, #37	@ 0x25
 8003612:	d1f9      	bne.n	8003608 <_svfiprintf_r+0x54>
 8003614:	ebba 0b04 	subs.w	fp, sl, r4
 8003618:	d00b      	beq.n	8003632 <_svfiprintf_r+0x7e>
 800361a:	465b      	mov	r3, fp
 800361c:	4622      	mov	r2, r4
 800361e:	4629      	mov	r1, r5
 8003620:	4638      	mov	r0, r7
 8003622:	f7ff ff6b 	bl	80034fc <__ssputs_r>
 8003626:	3001      	adds	r0, #1
 8003628:	f000 80a7 	beq.w	800377a <_svfiprintf_r+0x1c6>
 800362c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800362e:	445a      	add	r2, fp
 8003630:	9209      	str	r2, [sp, #36]	@ 0x24
 8003632:	f89a 3000 	ldrb.w	r3, [sl]
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 809f 	beq.w	800377a <_svfiprintf_r+0x1c6>
 800363c:	2300      	movs	r3, #0
 800363e:	f04f 32ff 	mov.w	r2, #4294967295
 8003642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003646:	f10a 0a01 	add.w	sl, sl, #1
 800364a:	9304      	str	r3, [sp, #16]
 800364c:	9307      	str	r3, [sp, #28]
 800364e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003652:	931a      	str	r3, [sp, #104]	@ 0x68
 8003654:	4654      	mov	r4, sl
 8003656:	2205      	movs	r2, #5
 8003658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800365c:	484e      	ldr	r0, [pc, #312]	@ (8003798 <_svfiprintf_r+0x1e4>)
 800365e:	f000 fdeb 	bl	8004238 <memchr>
 8003662:	9a04      	ldr	r2, [sp, #16]
 8003664:	b9d8      	cbnz	r0, 800369e <_svfiprintf_r+0xea>
 8003666:	06d0      	lsls	r0, r2, #27
 8003668:	bf44      	itt	mi
 800366a:	2320      	movmi	r3, #32
 800366c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003670:	0711      	lsls	r1, r2, #28
 8003672:	bf44      	itt	mi
 8003674:	232b      	movmi	r3, #43	@ 0x2b
 8003676:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800367a:	f89a 3000 	ldrb.w	r3, [sl]
 800367e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003680:	d015      	beq.n	80036ae <_svfiprintf_r+0xfa>
 8003682:	4654      	mov	r4, sl
 8003684:	2000      	movs	r0, #0
 8003686:	f04f 0c0a 	mov.w	ip, #10
 800368a:	9a07      	ldr	r2, [sp, #28]
 800368c:	4621      	mov	r1, r4
 800368e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003692:	3b30      	subs	r3, #48	@ 0x30
 8003694:	2b09      	cmp	r3, #9
 8003696:	d94b      	bls.n	8003730 <_svfiprintf_r+0x17c>
 8003698:	b1b0      	cbz	r0, 80036c8 <_svfiprintf_r+0x114>
 800369a:	9207      	str	r2, [sp, #28]
 800369c:	e014      	b.n	80036c8 <_svfiprintf_r+0x114>
 800369e:	eba0 0308 	sub.w	r3, r0, r8
 80036a2:	fa09 f303 	lsl.w	r3, r9, r3
 80036a6:	4313      	orrs	r3, r2
 80036a8:	46a2      	mov	sl, r4
 80036aa:	9304      	str	r3, [sp, #16]
 80036ac:	e7d2      	b.n	8003654 <_svfiprintf_r+0xa0>
 80036ae:	9b03      	ldr	r3, [sp, #12]
 80036b0:	1d19      	adds	r1, r3, #4
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	9103      	str	r1, [sp, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	bfbb      	ittet	lt
 80036ba:	425b      	neglt	r3, r3
 80036bc:	f042 0202 	orrlt.w	r2, r2, #2
 80036c0:	9307      	strge	r3, [sp, #28]
 80036c2:	9307      	strlt	r3, [sp, #28]
 80036c4:	bfb8      	it	lt
 80036c6:	9204      	strlt	r2, [sp, #16]
 80036c8:	7823      	ldrb	r3, [r4, #0]
 80036ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80036cc:	d10a      	bne.n	80036e4 <_svfiprintf_r+0x130>
 80036ce:	7863      	ldrb	r3, [r4, #1]
 80036d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80036d2:	d132      	bne.n	800373a <_svfiprintf_r+0x186>
 80036d4:	9b03      	ldr	r3, [sp, #12]
 80036d6:	3402      	adds	r4, #2
 80036d8:	1d1a      	adds	r2, r3, #4
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	9203      	str	r2, [sp, #12]
 80036de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036e2:	9305      	str	r3, [sp, #20]
 80036e4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800379c <_svfiprintf_r+0x1e8>
 80036e8:	2203      	movs	r2, #3
 80036ea:	4650      	mov	r0, sl
 80036ec:	7821      	ldrb	r1, [r4, #0]
 80036ee:	f000 fda3 	bl	8004238 <memchr>
 80036f2:	b138      	cbz	r0, 8003704 <_svfiprintf_r+0x150>
 80036f4:	2240      	movs	r2, #64	@ 0x40
 80036f6:	9b04      	ldr	r3, [sp, #16]
 80036f8:	eba0 000a 	sub.w	r0, r0, sl
 80036fc:	4082      	lsls	r2, r0
 80036fe:	4313      	orrs	r3, r2
 8003700:	3401      	adds	r4, #1
 8003702:	9304      	str	r3, [sp, #16]
 8003704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003708:	2206      	movs	r2, #6
 800370a:	4825      	ldr	r0, [pc, #148]	@ (80037a0 <_svfiprintf_r+0x1ec>)
 800370c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003710:	f000 fd92 	bl	8004238 <memchr>
 8003714:	2800      	cmp	r0, #0
 8003716:	d036      	beq.n	8003786 <_svfiprintf_r+0x1d2>
 8003718:	4b22      	ldr	r3, [pc, #136]	@ (80037a4 <_svfiprintf_r+0x1f0>)
 800371a:	bb1b      	cbnz	r3, 8003764 <_svfiprintf_r+0x1b0>
 800371c:	9b03      	ldr	r3, [sp, #12]
 800371e:	3307      	adds	r3, #7
 8003720:	f023 0307 	bic.w	r3, r3, #7
 8003724:	3308      	adds	r3, #8
 8003726:	9303      	str	r3, [sp, #12]
 8003728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800372a:	4433      	add	r3, r6
 800372c:	9309      	str	r3, [sp, #36]	@ 0x24
 800372e:	e76a      	b.n	8003606 <_svfiprintf_r+0x52>
 8003730:	460c      	mov	r4, r1
 8003732:	2001      	movs	r0, #1
 8003734:	fb0c 3202 	mla	r2, ip, r2, r3
 8003738:	e7a8      	b.n	800368c <_svfiprintf_r+0xd8>
 800373a:	2300      	movs	r3, #0
 800373c:	f04f 0c0a 	mov.w	ip, #10
 8003740:	4619      	mov	r1, r3
 8003742:	3401      	adds	r4, #1
 8003744:	9305      	str	r3, [sp, #20]
 8003746:	4620      	mov	r0, r4
 8003748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800374c:	3a30      	subs	r2, #48	@ 0x30
 800374e:	2a09      	cmp	r2, #9
 8003750:	d903      	bls.n	800375a <_svfiprintf_r+0x1a6>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0c6      	beq.n	80036e4 <_svfiprintf_r+0x130>
 8003756:	9105      	str	r1, [sp, #20]
 8003758:	e7c4      	b.n	80036e4 <_svfiprintf_r+0x130>
 800375a:	4604      	mov	r4, r0
 800375c:	2301      	movs	r3, #1
 800375e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003762:	e7f0      	b.n	8003746 <_svfiprintf_r+0x192>
 8003764:	ab03      	add	r3, sp, #12
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	462a      	mov	r2, r5
 800376a:	4638      	mov	r0, r7
 800376c:	4b0e      	ldr	r3, [pc, #56]	@ (80037a8 <_svfiprintf_r+0x1f4>)
 800376e:	a904      	add	r1, sp, #16
 8003770:	f3af 8000 	nop.w
 8003774:	1c42      	adds	r2, r0, #1
 8003776:	4606      	mov	r6, r0
 8003778:	d1d6      	bne.n	8003728 <_svfiprintf_r+0x174>
 800377a:	89ab      	ldrh	r3, [r5, #12]
 800377c:	065b      	lsls	r3, r3, #25
 800377e:	f53f af2d 	bmi.w	80035dc <_svfiprintf_r+0x28>
 8003782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003784:	e72c      	b.n	80035e0 <_svfiprintf_r+0x2c>
 8003786:	ab03      	add	r3, sp, #12
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	462a      	mov	r2, r5
 800378c:	4638      	mov	r0, r7
 800378e:	4b06      	ldr	r3, [pc, #24]	@ (80037a8 <_svfiprintf_r+0x1f4>)
 8003790:	a904      	add	r1, sp, #16
 8003792:	f000 fa4b 	bl	8003c2c <_printf_i>
 8003796:	e7ed      	b.n	8003774 <_svfiprintf_r+0x1c0>
 8003798:	0800459a 	.word	0x0800459a
 800379c:	080045a0 	.word	0x080045a0
 80037a0:	080045a4 	.word	0x080045a4
 80037a4:	00000000 	.word	0x00000000
 80037a8:	080034fd 	.word	0x080034fd

080037ac <_sungetc_r>:
 80037ac:	b538      	push	{r3, r4, r5, lr}
 80037ae:	1c4b      	adds	r3, r1, #1
 80037b0:	4614      	mov	r4, r2
 80037b2:	d103      	bne.n	80037bc <_sungetc_r+0x10>
 80037b4:	f04f 35ff 	mov.w	r5, #4294967295
 80037b8:	4628      	mov	r0, r5
 80037ba:	bd38      	pop	{r3, r4, r5, pc}
 80037bc:	8993      	ldrh	r3, [r2, #12]
 80037be:	b2cd      	uxtb	r5, r1
 80037c0:	f023 0320 	bic.w	r3, r3, #32
 80037c4:	8193      	strh	r3, [r2, #12]
 80037c6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80037c8:	6852      	ldr	r2, [r2, #4]
 80037ca:	b18b      	cbz	r3, 80037f0 <_sungetc_r+0x44>
 80037cc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80037ce:	4293      	cmp	r3, r2
 80037d0:	dd08      	ble.n	80037e4 <_sungetc_r+0x38>
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	1e5a      	subs	r2, r3, #1
 80037d6:	6022      	str	r2, [r4, #0]
 80037d8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80037dc:	6863      	ldr	r3, [r4, #4]
 80037de:	3301      	adds	r3, #1
 80037e0:	6063      	str	r3, [r4, #4]
 80037e2:	e7e9      	b.n	80037b8 <_sungetc_r+0xc>
 80037e4:	4621      	mov	r1, r4
 80037e6:	f000 fcc4 	bl	8004172 <__submore>
 80037ea:	2800      	cmp	r0, #0
 80037ec:	d0f1      	beq.n	80037d2 <_sungetc_r+0x26>
 80037ee:	e7e1      	b.n	80037b4 <_sungetc_r+0x8>
 80037f0:	6921      	ldr	r1, [r4, #16]
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	b151      	cbz	r1, 800380c <_sungetc_r+0x60>
 80037f6:	4299      	cmp	r1, r3
 80037f8:	d208      	bcs.n	800380c <_sungetc_r+0x60>
 80037fa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80037fe:	42a9      	cmp	r1, r5
 8003800:	d104      	bne.n	800380c <_sungetc_r+0x60>
 8003802:	3b01      	subs	r3, #1
 8003804:	3201      	adds	r2, #1
 8003806:	6023      	str	r3, [r4, #0]
 8003808:	6062      	str	r2, [r4, #4]
 800380a:	e7d5      	b.n	80037b8 <_sungetc_r+0xc>
 800380c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8003810:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003814:	6363      	str	r3, [r4, #52]	@ 0x34
 8003816:	2303      	movs	r3, #3
 8003818:	63a3      	str	r3, [r4, #56]	@ 0x38
 800381a:	4623      	mov	r3, r4
 800381c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	2301      	movs	r3, #1
 8003824:	e7dc      	b.n	80037e0 <_sungetc_r+0x34>

08003826 <__ssrefill_r>:
 8003826:	b510      	push	{r4, lr}
 8003828:	460c      	mov	r4, r1
 800382a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800382c:	b169      	cbz	r1, 800384a <__ssrefill_r+0x24>
 800382e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003832:	4299      	cmp	r1, r3
 8003834:	d001      	beq.n	800383a <__ssrefill_r+0x14>
 8003836:	f7ff fd6b 	bl	8003310 <_free_r>
 800383a:	2000      	movs	r0, #0
 800383c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800383e:	6360      	str	r0, [r4, #52]	@ 0x34
 8003840:	6063      	str	r3, [r4, #4]
 8003842:	b113      	cbz	r3, 800384a <__ssrefill_r+0x24>
 8003844:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003846:	6023      	str	r3, [r4, #0]
 8003848:	bd10      	pop	{r4, pc}
 800384a:	6923      	ldr	r3, [r4, #16]
 800384c:	f04f 30ff 	mov.w	r0, #4294967295
 8003850:	6023      	str	r3, [r4, #0]
 8003852:	2300      	movs	r3, #0
 8003854:	6063      	str	r3, [r4, #4]
 8003856:	89a3      	ldrh	r3, [r4, #12]
 8003858:	f043 0320 	orr.w	r3, r3, #32
 800385c:	81a3      	strh	r3, [r4, #12]
 800385e:	e7f3      	b.n	8003848 <__ssrefill_r+0x22>

08003860 <__ssvfiscanf_r>:
 8003860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003864:	460c      	mov	r4, r1
 8003866:	2100      	movs	r1, #0
 8003868:	4606      	mov	r6, r0
 800386a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800386e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8003872:	49ab      	ldr	r1, [pc, #684]	@ (8003b20 <__ssvfiscanf_r+0x2c0>)
 8003874:	f10d 0804 	add.w	r8, sp, #4
 8003878:	91a0      	str	r1, [sp, #640]	@ 0x280
 800387a:	49aa      	ldr	r1, [pc, #680]	@ (8003b24 <__ssvfiscanf_r+0x2c4>)
 800387c:	4faa      	ldr	r7, [pc, #680]	@ (8003b28 <__ssvfiscanf_r+0x2c8>)
 800387e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8003882:	91a1      	str	r1, [sp, #644]	@ 0x284
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	f892 9000 	ldrb.w	r9, [r2]
 800388a:	f1b9 0f00 	cmp.w	r9, #0
 800388e:	f000 8159 	beq.w	8003b44 <__ssvfiscanf_r+0x2e4>
 8003892:	f817 3009 	ldrb.w	r3, [r7, r9]
 8003896:	1c55      	adds	r5, r2, #1
 8003898:	f013 0308 	ands.w	r3, r3, #8
 800389c:	d019      	beq.n	80038d2 <__ssvfiscanf_r+0x72>
 800389e:	6863      	ldr	r3, [r4, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	dd0f      	ble.n	80038c4 <__ssvfiscanf_r+0x64>
 80038a4:	6823      	ldr	r3, [r4, #0]
 80038a6:	781a      	ldrb	r2, [r3, #0]
 80038a8:	5cba      	ldrb	r2, [r7, r2]
 80038aa:	0712      	lsls	r2, r2, #28
 80038ac:	d401      	bmi.n	80038b2 <__ssvfiscanf_r+0x52>
 80038ae:	462a      	mov	r2, r5
 80038b0:	e7e9      	b.n	8003886 <__ssvfiscanf_r+0x26>
 80038b2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80038b4:	3301      	adds	r3, #1
 80038b6:	3201      	adds	r2, #1
 80038b8:	9245      	str	r2, [sp, #276]	@ 0x114
 80038ba:	6862      	ldr	r2, [r4, #4]
 80038bc:	6023      	str	r3, [r4, #0]
 80038be:	3a01      	subs	r2, #1
 80038c0:	6062      	str	r2, [r4, #4]
 80038c2:	e7ec      	b.n	800389e <__ssvfiscanf_r+0x3e>
 80038c4:	4621      	mov	r1, r4
 80038c6:	4630      	mov	r0, r6
 80038c8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80038ca:	4798      	blx	r3
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d0e9      	beq.n	80038a4 <__ssvfiscanf_r+0x44>
 80038d0:	e7ed      	b.n	80038ae <__ssvfiscanf_r+0x4e>
 80038d2:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80038d6:	f040 8086 	bne.w	80039e6 <__ssvfiscanf_r+0x186>
 80038da:	9341      	str	r3, [sp, #260]	@ 0x104
 80038dc:	9343      	str	r3, [sp, #268]	@ 0x10c
 80038de:	7853      	ldrb	r3, [r2, #1]
 80038e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80038e2:	bf04      	itt	eq
 80038e4:	2310      	moveq	r3, #16
 80038e6:	1c95      	addeq	r5, r2, #2
 80038e8:	f04f 020a 	mov.w	r2, #10
 80038ec:	bf08      	it	eq
 80038ee:	9341      	streq	r3, [sp, #260]	@ 0x104
 80038f0:	46aa      	mov	sl, r5
 80038f2:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80038f6:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80038fa:	2b09      	cmp	r3, #9
 80038fc:	d91e      	bls.n	800393c <__ssvfiscanf_r+0xdc>
 80038fe:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8003b2c <__ssvfiscanf_r+0x2cc>
 8003902:	2203      	movs	r2, #3
 8003904:	4658      	mov	r0, fp
 8003906:	f000 fc97 	bl	8004238 <memchr>
 800390a:	b138      	cbz	r0, 800391c <__ssvfiscanf_r+0xbc>
 800390c:	2301      	movs	r3, #1
 800390e:	4655      	mov	r5, sl
 8003910:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8003912:	eba0 000b 	sub.w	r0, r0, fp
 8003916:	4083      	lsls	r3, r0
 8003918:	4313      	orrs	r3, r2
 800391a:	9341      	str	r3, [sp, #260]	@ 0x104
 800391c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003920:	2b78      	cmp	r3, #120	@ 0x78
 8003922:	d806      	bhi.n	8003932 <__ssvfiscanf_r+0xd2>
 8003924:	2b57      	cmp	r3, #87	@ 0x57
 8003926:	d810      	bhi.n	800394a <__ssvfiscanf_r+0xea>
 8003928:	2b25      	cmp	r3, #37	@ 0x25
 800392a:	d05c      	beq.n	80039e6 <__ssvfiscanf_r+0x186>
 800392c:	d856      	bhi.n	80039dc <__ssvfiscanf_r+0x17c>
 800392e:	2b00      	cmp	r3, #0
 8003930:	d074      	beq.n	8003a1c <__ssvfiscanf_r+0x1bc>
 8003932:	2303      	movs	r3, #3
 8003934:	9347      	str	r3, [sp, #284]	@ 0x11c
 8003936:	230a      	movs	r3, #10
 8003938:	9342      	str	r3, [sp, #264]	@ 0x108
 800393a:	e087      	b.n	8003a4c <__ssvfiscanf_r+0x1ec>
 800393c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800393e:	4655      	mov	r5, sl
 8003940:	fb02 1103 	mla	r1, r2, r3, r1
 8003944:	3930      	subs	r1, #48	@ 0x30
 8003946:	9143      	str	r1, [sp, #268]	@ 0x10c
 8003948:	e7d2      	b.n	80038f0 <__ssvfiscanf_r+0x90>
 800394a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800394e:	2a20      	cmp	r2, #32
 8003950:	d8ef      	bhi.n	8003932 <__ssvfiscanf_r+0xd2>
 8003952:	a101      	add	r1, pc, #4	@ (adr r1, 8003958 <__ssvfiscanf_r+0xf8>)
 8003954:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003958:	08003a2b 	.word	0x08003a2b
 800395c:	08003933 	.word	0x08003933
 8003960:	08003933 	.word	0x08003933
 8003964:	08003a85 	.word	0x08003a85
 8003968:	08003933 	.word	0x08003933
 800396c:	08003933 	.word	0x08003933
 8003970:	08003933 	.word	0x08003933
 8003974:	08003933 	.word	0x08003933
 8003978:	08003933 	.word	0x08003933
 800397c:	08003933 	.word	0x08003933
 8003980:	08003933 	.word	0x08003933
 8003984:	08003a9b 	.word	0x08003a9b
 8003988:	08003a81 	.word	0x08003a81
 800398c:	080039e3 	.word	0x080039e3
 8003990:	080039e3 	.word	0x080039e3
 8003994:	080039e3 	.word	0x080039e3
 8003998:	08003933 	.word	0x08003933
 800399c:	08003a3d 	.word	0x08003a3d
 80039a0:	08003933 	.word	0x08003933
 80039a4:	08003933 	.word	0x08003933
 80039a8:	08003933 	.word	0x08003933
 80039ac:	08003933 	.word	0x08003933
 80039b0:	08003aab 	.word	0x08003aab
 80039b4:	08003a45 	.word	0x08003a45
 80039b8:	08003a23 	.word	0x08003a23
 80039bc:	08003933 	.word	0x08003933
 80039c0:	08003933 	.word	0x08003933
 80039c4:	08003aa7 	.word	0x08003aa7
 80039c8:	08003933 	.word	0x08003933
 80039cc:	08003a81 	.word	0x08003a81
 80039d0:	08003933 	.word	0x08003933
 80039d4:	08003933 	.word	0x08003933
 80039d8:	08003a2b 	.word	0x08003a2b
 80039dc:	3b45      	subs	r3, #69	@ 0x45
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d8a7      	bhi.n	8003932 <__ssvfiscanf_r+0xd2>
 80039e2:	2305      	movs	r3, #5
 80039e4:	e031      	b.n	8003a4a <__ssvfiscanf_r+0x1ea>
 80039e6:	6863      	ldr	r3, [r4, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	dd0d      	ble.n	8003a08 <__ssvfiscanf_r+0x1a8>
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	781a      	ldrb	r2, [r3, #0]
 80039f0:	454a      	cmp	r2, r9
 80039f2:	f040 80a7 	bne.w	8003b44 <__ssvfiscanf_r+0x2e4>
 80039f6:	3301      	adds	r3, #1
 80039f8:	6862      	ldr	r2, [r4, #4]
 80039fa:	6023      	str	r3, [r4, #0]
 80039fc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80039fe:	3a01      	subs	r2, #1
 8003a00:	3301      	adds	r3, #1
 8003a02:	6062      	str	r2, [r4, #4]
 8003a04:	9345      	str	r3, [sp, #276]	@ 0x114
 8003a06:	e752      	b.n	80038ae <__ssvfiscanf_r+0x4e>
 8003a08:	4621      	mov	r1, r4
 8003a0a:	4630      	mov	r0, r6
 8003a0c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8003a0e:	4798      	blx	r3
 8003a10:	2800      	cmp	r0, #0
 8003a12:	d0eb      	beq.n	80039ec <__ssvfiscanf_r+0x18c>
 8003a14:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8003a16:	2800      	cmp	r0, #0
 8003a18:	f040 808c 	bne.w	8003b34 <__ssvfiscanf_r+0x2d4>
 8003a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a20:	e08c      	b.n	8003b3c <__ssvfiscanf_r+0x2dc>
 8003a22:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8003a24:	f042 0220 	orr.w	r2, r2, #32
 8003a28:	9241      	str	r2, [sp, #260]	@ 0x104
 8003a2a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8003a2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a30:	9241      	str	r2, [sp, #260]	@ 0x104
 8003a32:	2210      	movs	r2, #16
 8003a34:	2b6e      	cmp	r3, #110	@ 0x6e
 8003a36:	9242      	str	r2, [sp, #264]	@ 0x108
 8003a38:	d902      	bls.n	8003a40 <__ssvfiscanf_r+0x1e0>
 8003a3a:	e005      	b.n	8003a48 <__ssvfiscanf_r+0x1e8>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	9342      	str	r3, [sp, #264]	@ 0x108
 8003a40:	2303      	movs	r3, #3
 8003a42:	e002      	b.n	8003a4a <__ssvfiscanf_r+0x1ea>
 8003a44:	2308      	movs	r3, #8
 8003a46:	9342      	str	r3, [sp, #264]	@ 0x108
 8003a48:	2304      	movs	r3, #4
 8003a4a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8003a4c:	6863      	ldr	r3, [r4, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	dd39      	ble.n	8003ac6 <__ssvfiscanf_r+0x266>
 8003a52:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8003a54:	0659      	lsls	r1, r3, #25
 8003a56:	d404      	bmi.n	8003a62 <__ssvfiscanf_r+0x202>
 8003a58:	6823      	ldr	r3, [r4, #0]
 8003a5a:	781a      	ldrb	r2, [r3, #0]
 8003a5c:	5cba      	ldrb	r2, [r7, r2]
 8003a5e:	0712      	lsls	r2, r2, #28
 8003a60:	d438      	bmi.n	8003ad4 <__ssvfiscanf_r+0x274>
 8003a62:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	dc47      	bgt.n	8003af8 <__ssvfiscanf_r+0x298>
 8003a68:	466b      	mov	r3, sp
 8003a6a:	4622      	mov	r2, r4
 8003a6c:	4630      	mov	r0, r6
 8003a6e:	a941      	add	r1, sp, #260	@ 0x104
 8003a70:	f000 f9fa 	bl	8003e68 <_scanf_chars>
 8003a74:	2801      	cmp	r0, #1
 8003a76:	d065      	beq.n	8003b44 <__ssvfiscanf_r+0x2e4>
 8003a78:	2802      	cmp	r0, #2
 8003a7a:	f47f af18 	bne.w	80038ae <__ssvfiscanf_r+0x4e>
 8003a7e:	e7c9      	b.n	8003a14 <__ssvfiscanf_r+0x1b4>
 8003a80:	220a      	movs	r2, #10
 8003a82:	e7d7      	b.n	8003a34 <__ssvfiscanf_r+0x1d4>
 8003a84:	4629      	mov	r1, r5
 8003a86:	4640      	mov	r0, r8
 8003a88:	f000 fb3a 	bl	8004100 <__sccl>
 8003a8c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8003a8e:	4605      	mov	r5, r0
 8003a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a94:	9341      	str	r3, [sp, #260]	@ 0x104
 8003a96:	2301      	movs	r3, #1
 8003a98:	e7d7      	b.n	8003a4a <__ssvfiscanf_r+0x1ea>
 8003a9a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8003a9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003aa0:	9341      	str	r3, [sp, #260]	@ 0x104
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e7d1      	b.n	8003a4a <__ssvfiscanf_r+0x1ea>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e7cf      	b.n	8003a4a <__ssvfiscanf_r+0x1ea>
 8003aaa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8003aac:	06c3      	lsls	r3, r0, #27
 8003aae:	f53f aefe 	bmi.w	80038ae <__ssvfiscanf_r+0x4e>
 8003ab2:	9b00      	ldr	r3, [sp, #0]
 8003ab4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8003ab6:	1d19      	adds	r1, r3, #4
 8003ab8:	9100      	str	r1, [sp, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	07c0      	lsls	r0, r0, #31
 8003abe:	bf4c      	ite	mi
 8003ac0:	801a      	strhmi	r2, [r3, #0]
 8003ac2:	601a      	strpl	r2, [r3, #0]
 8003ac4:	e6f3      	b.n	80038ae <__ssvfiscanf_r+0x4e>
 8003ac6:	4621      	mov	r1, r4
 8003ac8:	4630      	mov	r0, r6
 8003aca:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8003acc:	4798      	blx	r3
 8003ace:	2800      	cmp	r0, #0
 8003ad0:	d0bf      	beq.n	8003a52 <__ssvfiscanf_r+0x1f2>
 8003ad2:	e79f      	b.n	8003a14 <__ssvfiscanf_r+0x1b4>
 8003ad4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8003ad6:	3201      	adds	r2, #1
 8003ad8:	9245      	str	r2, [sp, #276]	@ 0x114
 8003ada:	6862      	ldr	r2, [r4, #4]
 8003adc:	3a01      	subs	r2, #1
 8003ade:	2a00      	cmp	r2, #0
 8003ae0:	6062      	str	r2, [r4, #4]
 8003ae2:	dd02      	ble.n	8003aea <__ssvfiscanf_r+0x28a>
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	6023      	str	r3, [r4, #0]
 8003ae8:	e7b6      	b.n	8003a58 <__ssvfiscanf_r+0x1f8>
 8003aea:	4621      	mov	r1, r4
 8003aec:	4630      	mov	r0, r6
 8003aee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8003af0:	4798      	blx	r3
 8003af2:	2800      	cmp	r0, #0
 8003af4:	d0b0      	beq.n	8003a58 <__ssvfiscanf_r+0x1f8>
 8003af6:	e78d      	b.n	8003a14 <__ssvfiscanf_r+0x1b4>
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	dc06      	bgt.n	8003b0a <__ssvfiscanf_r+0x2aa>
 8003afc:	466b      	mov	r3, sp
 8003afe:	4622      	mov	r2, r4
 8003b00:	4630      	mov	r0, r6
 8003b02:	a941      	add	r1, sp, #260	@ 0x104
 8003b04:	f000 fa0a 	bl	8003f1c <_scanf_i>
 8003b08:	e7b4      	b.n	8003a74 <__ssvfiscanf_r+0x214>
 8003b0a:	4b09      	ldr	r3, [pc, #36]	@ (8003b30 <__ssvfiscanf_r+0x2d0>)
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f43f aece 	beq.w	80038ae <__ssvfiscanf_r+0x4e>
 8003b12:	466b      	mov	r3, sp
 8003b14:	4622      	mov	r2, r4
 8003b16:	4630      	mov	r0, r6
 8003b18:	a941      	add	r1, sp, #260	@ 0x104
 8003b1a:	f3af 8000 	nop.w
 8003b1e:	e7a9      	b.n	8003a74 <__ssvfiscanf_r+0x214>
 8003b20:	080037ad 	.word	0x080037ad
 8003b24:	08003827 	.word	0x08003827
 8003b28:	080045e9 	.word	0x080045e9
 8003b2c:	080045a0 	.word	0x080045a0
 8003b30:	00000000 	.word	0x00000000
 8003b34:	89a3      	ldrh	r3, [r4, #12]
 8003b36:	065b      	lsls	r3, r3, #25
 8003b38:	f53f af70 	bmi.w	8003a1c <__ssvfiscanf_r+0x1bc>
 8003b3c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8003b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b44:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8003b46:	e7f9      	b.n	8003b3c <__ssvfiscanf_r+0x2dc>

08003b48 <_printf_common>:
 8003b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b4c:	4616      	mov	r6, r2
 8003b4e:	4698      	mov	r8, r3
 8003b50:	688a      	ldr	r2, [r1, #8]
 8003b52:	690b      	ldr	r3, [r1, #16]
 8003b54:	4607      	mov	r7, r0
 8003b56:	4293      	cmp	r3, r2
 8003b58:	bfb8      	it	lt
 8003b5a:	4613      	movlt	r3, r2
 8003b5c:	6033      	str	r3, [r6, #0]
 8003b5e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b62:	460c      	mov	r4, r1
 8003b64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b68:	b10a      	cbz	r2, 8003b6e <_printf_common+0x26>
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	6033      	str	r3, [r6, #0]
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	0699      	lsls	r1, r3, #26
 8003b72:	bf42      	ittt	mi
 8003b74:	6833      	ldrmi	r3, [r6, #0]
 8003b76:	3302      	addmi	r3, #2
 8003b78:	6033      	strmi	r3, [r6, #0]
 8003b7a:	6825      	ldr	r5, [r4, #0]
 8003b7c:	f015 0506 	ands.w	r5, r5, #6
 8003b80:	d106      	bne.n	8003b90 <_printf_common+0x48>
 8003b82:	f104 0a19 	add.w	sl, r4, #25
 8003b86:	68e3      	ldr	r3, [r4, #12]
 8003b88:	6832      	ldr	r2, [r6, #0]
 8003b8a:	1a9b      	subs	r3, r3, r2
 8003b8c:	42ab      	cmp	r3, r5
 8003b8e:	dc2b      	bgt.n	8003be8 <_printf_common+0xa0>
 8003b90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b94:	6822      	ldr	r2, [r4, #0]
 8003b96:	3b00      	subs	r3, #0
 8003b98:	bf18      	it	ne
 8003b9a:	2301      	movne	r3, #1
 8003b9c:	0692      	lsls	r2, r2, #26
 8003b9e:	d430      	bmi.n	8003c02 <_printf_common+0xba>
 8003ba0:	4641      	mov	r1, r8
 8003ba2:	4638      	mov	r0, r7
 8003ba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ba8:	47c8      	blx	r9
 8003baa:	3001      	adds	r0, #1
 8003bac:	d023      	beq.n	8003bf6 <_printf_common+0xae>
 8003bae:	6823      	ldr	r3, [r4, #0]
 8003bb0:	6922      	ldr	r2, [r4, #16]
 8003bb2:	f003 0306 	and.w	r3, r3, #6
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	bf14      	ite	ne
 8003bba:	2500      	movne	r5, #0
 8003bbc:	6833      	ldreq	r3, [r6, #0]
 8003bbe:	f04f 0600 	mov.w	r6, #0
 8003bc2:	bf08      	it	eq
 8003bc4:	68e5      	ldreq	r5, [r4, #12]
 8003bc6:	f104 041a 	add.w	r4, r4, #26
 8003bca:	bf08      	it	eq
 8003bcc:	1aed      	subeq	r5, r5, r3
 8003bce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003bd2:	bf08      	it	eq
 8003bd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	bfc4      	itt	gt
 8003bdc:	1a9b      	subgt	r3, r3, r2
 8003bde:	18ed      	addgt	r5, r5, r3
 8003be0:	42b5      	cmp	r5, r6
 8003be2:	d11a      	bne.n	8003c1a <_printf_common+0xd2>
 8003be4:	2000      	movs	r0, #0
 8003be6:	e008      	b.n	8003bfa <_printf_common+0xb2>
 8003be8:	2301      	movs	r3, #1
 8003bea:	4652      	mov	r2, sl
 8003bec:	4641      	mov	r1, r8
 8003bee:	4638      	mov	r0, r7
 8003bf0:	47c8      	blx	r9
 8003bf2:	3001      	adds	r0, #1
 8003bf4:	d103      	bne.n	8003bfe <_printf_common+0xb6>
 8003bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8003bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bfe:	3501      	adds	r5, #1
 8003c00:	e7c1      	b.n	8003b86 <_printf_common+0x3e>
 8003c02:	2030      	movs	r0, #48	@ 0x30
 8003c04:	18e1      	adds	r1, r4, r3
 8003c06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c10:	4422      	add	r2, r4
 8003c12:	3302      	adds	r3, #2
 8003c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c18:	e7c2      	b.n	8003ba0 <_printf_common+0x58>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	4622      	mov	r2, r4
 8003c1e:	4641      	mov	r1, r8
 8003c20:	4638      	mov	r0, r7
 8003c22:	47c8      	blx	r9
 8003c24:	3001      	adds	r0, #1
 8003c26:	d0e6      	beq.n	8003bf6 <_printf_common+0xae>
 8003c28:	3601      	adds	r6, #1
 8003c2a:	e7d9      	b.n	8003be0 <_printf_common+0x98>

08003c2c <_printf_i>:
 8003c2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c30:	7e0f      	ldrb	r7, [r1, #24]
 8003c32:	4691      	mov	r9, r2
 8003c34:	2f78      	cmp	r7, #120	@ 0x78
 8003c36:	4680      	mov	r8, r0
 8003c38:	460c      	mov	r4, r1
 8003c3a:	469a      	mov	sl, r3
 8003c3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c42:	d807      	bhi.n	8003c54 <_printf_i+0x28>
 8003c44:	2f62      	cmp	r7, #98	@ 0x62
 8003c46:	d80a      	bhi.n	8003c5e <_printf_i+0x32>
 8003c48:	2f00      	cmp	r7, #0
 8003c4a:	f000 80d1 	beq.w	8003df0 <_printf_i+0x1c4>
 8003c4e:	2f58      	cmp	r7, #88	@ 0x58
 8003c50:	f000 80b8 	beq.w	8003dc4 <_printf_i+0x198>
 8003c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c5c:	e03a      	b.n	8003cd4 <_printf_i+0xa8>
 8003c5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c62:	2b15      	cmp	r3, #21
 8003c64:	d8f6      	bhi.n	8003c54 <_printf_i+0x28>
 8003c66:	a101      	add	r1, pc, #4	@ (adr r1, 8003c6c <_printf_i+0x40>)
 8003c68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c6c:	08003cc5 	.word	0x08003cc5
 8003c70:	08003cd9 	.word	0x08003cd9
 8003c74:	08003c55 	.word	0x08003c55
 8003c78:	08003c55 	.word	0x08003c55
 8003c7c:	08003c55 	.word	0x08003c55
 8003c80:	08003c55 	.word	0x08003c55
 8003c84:	08003cd9 	.word	0x08003cd9
 8003c88:	08003c55 	.word	0x08003c55
 8003c8c:	08003c55 	.word	0x08003c55
 8003c90:	08003c55 	.word	0x08003c55
 8003c94:	08003c55 	.word	0x08003c55
 8003c98:	08003dd7 	.word	0x08003dd7
 8003c9c:	08003d03 	.word	0x08003d03
 8003ca0:	08003d91 	.word	0x08003d91
 8003ca4:	08003c55 	.word	0x08003c55
 8003ca8:	08003c55 	.word	0x08003c55
 8003cac:	08003df9 	.word	0x08003df9
 8003cb0:	08003c55 	.word	0x08003c55
 8003cb4:	08003d03 	.word	0x08003d03
 8003cb8:	08003c55 	.word	0x08003c55
 8003cbc:	08003c55 	.word	0x08003c55
 8003cc0:	08003d99 	.word	0x08003d99
 8003cc4:	6833      	ldr	r3, [r6, #0]
 8003cc6:	1d1a      	adds	r2, r3, #4
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6032      	str	r2, [r6, #0]
 8003ccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e09c      	b.n	8003e12 <_printf_i+0x1e6>
 8003cd8:	6833      	ldr	r3, [r6, #0]
 8003cda:	6820      	ldr	r0, [r4, #0]
 8003cdc:	1d19      	adds	r1, r3, #4
 8003cde:	6031      	str	r1, [r6, #0]
 8003ce0:	0606      	lsls	r6, r0, #24
 8003ce2:	d501      	bpl.n	8003ce8 <_printf_i+0xbc>
 8003ce4:	681d      	ldr	r5, [r3, #0]
 8003ce6:	e003      	b.n	8003cf0 <_printf_i+0xc4>
 8003ce8:	0645      	lsls	r5, r0, #25
 8003cea:	d5fb      	bpl.n	8003ce4 <_printf_i+0xb8>
 8003cec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003cf0:	2d00      	cmp	r5, #0
 8003cf2:	da03      	bge.n	8003cfc <_printf_i+0xd0>
 8003cf4:	232d      	movs	r3, #45	@ 0x2d
 8003cf6:	426d      	negs	r5, r5
 8003cf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cfc:	230a      	movs	r3, #10
 8003cfe:	4858      	ldr	r0, [pc, #352]	@ (8003e60 <_printf_i+0x234>)
 8003d00:	e011      	b.n	8003d26 <_printf_i+0xfa>
 8003d02:	6821      	ldr	r1, [r4, #0]
 8003d04:	6833      	ldr	r3, [r6, #0]
 8003d06:	0608      	lsls	r0, r1, #24
 8003d08:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d0c:	d402      	bmi.n	8003d14 <_printf_i+0xe8>
 8003d0e:	0649      	lsls	r1, r1, #25
 8003d10:	bf48      	it	mi
 8003d12:	b2ad      	uxthmi	r5, r5
 8003d14:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d16:	6033      	str	r3, [r6, #0]
 8003d18:	bf14      	ite	ne
 8003d1a:	230a      	movne	r3, #10
 8003d1c:	2308      	moveq	r3, #8
 8003d1e:	4850      	ldr	r0, [pc, #320]	@ (8003e60 <_printf_i+0x234>)
 8003d20:	2100      	movs	r1, #0
 8003d22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d26:	6866      	ldr	r6, [r4, #4]
 8003d28:	2e00      	cmp	r6, #0
 8003d2a:	60a6      	str	r6, [r4, #8]
 8003d2c:	db05      	blt.n	8003d3a <_printf_i+0x10e>
 8003d2e:	6821      	ldr	r1, [r4, #0]
 8003d30:	432e      	orrs	r6, r5
 8003d32:	f021 0104 	bic.w	r1, r1, #4
 8003d36:	6021      	str	r1, [r4, #0]
 8003d38:	d04b      	beq.n	8003dd2 <_printf_i+0x1a6>
 8003d3a:	4616      	mov	r6, r2
 8003d3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d40:	fb03 5711 	mls	r7, r3, r1, r5
 8003d44:	5dc7      	ldrb	r7, [r0, r7]
 8003d46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d4a:	462f      	mov	r7, r5
 8003d4c:	42bb      	cmp	r3, r7
 8003d4e:	460d      	mov	r5, r1
 8003d50:	d9f4      	bls.n	8003d3c <_printf_i+0x110>
 8003d52:	2b08      	cmp	r3, #8
 8003d54:	d10b      	bne.n	8003d6e <_printf_i+0x142>
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	07df      	lsls	r7, r3, #31
 8003d5a:	d508      	bpl.n	8003d6e <_printf_i+0x142>
 8003d5c:	6923      	ldr	r3, [r4, #16]
 8003d5e:	6861      	ldr	r1, [r4, #4]
 8003d60:	4299      	cmp	r1, r3
 8003d62:	bfde      	ittt	le
 8003d64:	2330      	movle	r3, #48	@ 0x30
 8003d66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d6e:	1b92      	subs	r2, r2, r6
 8003d70:	6122      	str	r2, [r4, #16]
 8003d72:	464b      	mov	r3, r9
 8003d74:	4621      	mov	r1, r4
 8003d76:	4640      	mov	r0, r8
 8003d78:	f8cd a000 	str.w	sl, [sp]
 8003d7c:	aa03      	add	r2, sp, #12
 8003d7e:	f7ff fee3 	bl	8003b48 <_printf_common>
 8003d82:	3001      	adds	r0, #1
 8003d84:	d14a      	bne.n	8003e1c <_printf_i+0x1f0>
 8003d86:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8a:	b004      	add	sp, #16
 8003d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d90:	6823      	ldr	r3, [r4, #0]
 8003d92:	f043 0320 	orr.w	r3, r3, #32
 8003d96:	6023      	str	r3, [r4, #0]
 8003d98:	2778      	movs	r7, #120	@ 0x78
 8003d9a:	4832      	ldr	r0, [pc, #200]	@ (8003e64 <_printf_i+0x238>)
 8003d9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003da0:	6823      	ldr	r3, [r4, #0]
 8003da2:	6831      	ldr	r1, [r6, #0]
 8003da4:	061f      	lsls	r7, r3, #24
 8003da6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003daa:	d402      	bmi.n	8003db2 <_printf_i+0x186>
 8003dac:	065f      	lsls	r7, r3, #25
 8003dae:	bf48      	it	mi
 8003db0:	b2ad      	uxthmi	r5, r5
 8003db2:	6031      	str	r1, [r6, #0]
 8003db4:	07d9      	lsls	r1, r3, #31
 8003db6:	bf44      	itt	mi
 8003db8:	f043 0320 	orrmi.w	r3, r3, #32
 8003dbc:	6023      	strmi	r3, [r4, #0]
 8003dbe:	b11d      	cbz	r5, 8003dc8 <_printf_i+0x19c>
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	e7ad      	b.n	8003d20 <_printf_i+0xf4>
 8003dc4:	4826      	ldr	r0, [pc, #152]	@ (8003e60 <_printf_i+0x234>)
 8003dc6:	e7e9      	b.n	8003d9c <_printf_i+0x170>
 8003dc8:	6823      	ldr	r3, [r4, #0]
 8003dca:	f023 0320 	bic.w	r3, r3, #32
 8003dce:	6023      	str	r3, [r4, #0]
 8003dd0:	e7f6      	b.n	8003dc0 <_printf_i+0x194>
 8003dd2:	4616      	mov	r6, r2
 8003dd4:	e7bd      	b.n	8003d52 <_printf_i+0x126>
 8003dd6:	6833      	ldr	r3, [r6, #0]
 8003dd8:	6825      	ldr	r5, [r4, #0]
 8003dda:	1d18      	adds	r0, r3, #4
 8003ddc:	6961      	ldr	r1, [r4, #20]
 8003dde:	6030      	str	r0, [r6, #0]
 8003de0:	062e      	lsls	r6, r5, #24
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	d501      	bpl.n	8003dea <_printf_i+0x1be>
 8003de6:	6019      	str	r1, [r3, #0]
 8003de8:	e002      	b.n	8003df0 <_printf_i+0x1c4>
 8003dea:	0668      	lsls	r0, r5, #25
 8003dec:	d5fb      	bpl.n	8003de6 <_printf_i+0x1ba>
 8003dee:	8019      	strh	r1, [r3, #0]
 8003df0:	2300      	movs	r3, #0
 8003df2:	4616      	mov	r6, r2
 8003df4:	6123      	str	r3, [r4, #16]
 8003df6:	e7bc      	b.n	8003d72 <_printf_i+0x146>
 8003df8:	6833      	ldr	r3, [r6, #0]
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	1d1a      	adds	r2, r3, #4
 8003dfe:	6032      	str	r2, [r6, #0]
 8003e00:	681e      	ldr	r6, [r3, #0]
 8003e02:	6862      	ldr	r2, [r4, #4]
 8003e04:	4630      	mov	r0, r6
 8003e06:	f000 fa17 	bl	8004238 <memchr>
 8003e0a:	b108      	cbz	r0, 8003e10 <_printf_i+0x1e4>
 8003e0c:	1b80      	subs	r0, r0, r6
 8003e0e:	6060      	str	r0, [r4, #4]
 8003e10:	6863      	ldr	r3, [r4, #4]
 8003e12:	6123      	str	r3, [r4, #16]
 8003e14:	2300      	movs	r3, #0
 8003e16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e1a:	e7aa      	b.n	8003d72 <_printf_i+0x146>
 8003e1c:	4632      	mov	r2, r6
 8003e1e:	4649      	mov	r1, r9
 8003e20:	4640      	mov	r0, r8
 8003e22:	6923      	ldr	r3, [r4, #16]
 8003e24:	47d0      	blx	sl
 8003e26:	3001      	adds	r0, #1
 8003e28:	d0ad      	beq.n	8003d86 <_printf_i+0x15a>
 8003e2a:	6823      	ldr	r3, [r4, #0]
 8003e2c:	079b      	lsls	r3, r3, #30
 8003e2e:	d413      	bmi.n	8003e58 <_printf_i+0x22c>
 8003e30:	68e0      	ldr	r0, [r4, #12]
 8003e32:	9b03      	ldr	r3, [sp, #12]
 8003e34:	4298      	cmp	r0, r3
 8003e36:	bfb8      	it	lt
 8003e38:	4618      	movlt	r0, r3
 8003e3a:	e7a6      	b.n	8003d8a <_printf_i+0x15e>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	4632      	mov	r2, r6
 8003e40:	4649      	mov	r1, r9
 8003e42:	4640      	mov	r0, r8
 8003e44:	47d0      	blx	sl
 8003e46:	3001      	adds	r0, #1
 8003e48:	d09d      	beq.n	8003d86 <_printf_i+0x15a>
 8003e4a:	3501      	adds	r5, #1
 8003e4c:	68e3      	ldr	r3, [r4, #12]
 8003e4e:	9903      	ldr	r1, [sp, #12]
 8003e50:	1a5b      	subs	r3, r3, r1
 8003e52:	42ab      	cmp	r3, r5
 8003e54:	dcf2      	bgt.n	8003e3c <_printf_i+0x210>
 8003e56:	e7eb      	b.n	8003e30 <_printf_i+0x204>
 8003e58:	2500      	movs	r5, #0
 8003e5a:	f104 0619 	add.w	r6, r4, #25
 8003e5e:	e7f5      	b.n	8003e4c <_printf_i+0x220>
 8003e60:	080045ab 	.word	0x080045ab
 8003e64:	080045bc 	.word	0x080045bc

08003e68 <_scanf_chars>:
 8003e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e6c:	4615      	mov	r5, r2
 8003e6e:	688a      	ldr	r2, [r1, #8]
 8003e70:	4680      	mov	r8, r0
 8003e72:	460c      	mov	r4, r1
 8003e74:	b932      	cbnz	r2, 8003e84 <_scanf_chars+0x1c>
 8003e76:	698a      	ldr	r2, [r1, #24]
 8003e78:	2a00      	cmp	r2, #0
 8003e7a:	bf14      	ite	ne
 8003e7c:	f04f 32ff 	movne.w	r2, #4294967295
 8003e80:	2201      	moveq	r2, #1
 8003e82:	608a      	str	r2, [r1, #8]
 8003e84:	2700      	movs	r7, #0
 8003e86:	6822      	ldr	r2, [r4, #0]
 8003e88:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8003f18 <_scanf_chars+0xb0>
 8003e8c:	06d1      	lsls	r1, r2, #27
 8003e8e:	bf5f      	itttt	pl
 8003e90:	681a      	ldrpl	r2, [r3, #0]
 8003e92:	1d11      	addpl	r1, r2, #4
 8003e94:	6019      	strpl	r1, [r3, #0]
 8003e96:	6816      	ldrpl	r6, [r2, #0]
 8003e98:	69a0      	ldr	r0, [r4, #24]
 8003e9a:	b188      	cbz	r0, 8003ec0 <_scanf_chars+0x58>
 8003e9c:	2801      	cmp	r0, #1
 8003e9e:	d107      	bne.n	8003eb0 <_scanf_chars+0x48>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	781a      	ldrb	r2, [r3, #0]
 8003ea4:	6963      	ldr	r3, [r4, #20]
 8003ea6:	5c9b      	ldrb	r3, [r3, r2]
 8003ea8:	b953      	cbnz	r3, 8003ec0 <_scanf_chars+0x58>
 8003eaa:	2f00      	cmp	r7, #0
 8003eac:	d031      	beq.n	8003f12 <_scanf_chars+0xaa>
 8003eae:	e022      	b.n	8003ef6 <_scanf_chars+0x8e>
 8003eb0:	2802      	cmp	r0, #2
 8003eb2:	d120      	bne.n	8003ef6 <_scanf_chars+0x8e>
 8003eb4:	682b      	ldr	r3, [r5, #0]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8003ebc:	071b      	lsls	r3, r3, #28
 8003ebe:	d41a      	bmi.n	8003ef6 <_scanf_chars+0x8e>
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	3701      	adds	r7, #1
 8003ec4:	06da      	lsls	r2, r3, #27
 8003ec6:	bf5e      	ittt	pl
 8003ec8:	682b      	ldrpl	r3, [r5, #0]
 8003eca:	781b      	ldrbpl	r3, [r3, #0]
 8003ecc:	f806 3b01 	strbpl.w	r3, [r6], #1
 8003ed0:	682a      	ldr	r2, [r5, #0]
 8003ed2:	686b      	ldr	r3, [r5, #4]
 8003ed4:	3201      	adds	r2, #1
 8003ed6:	602a      	str	r2, [r5, #0]
 8003ed8:	68a2      	ldr	r2, [r4, #8]
 8003eda:	3b01      	subs	r3, #1
 8003edc:	3a01      	subs	r2, #1
 8003ede:	606b      	str	r3, [r5, #4]
 8003ee0:	60a2      	str	r2, [r4, #8]
 8003ee2:	b142      	cbz	r2, 8003ef6 <_scanf_chars+0x8e>
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	dcd7      	bgt.n	8003e98 <_scanf_chars+0x30>
 8003ee8:	4629      	mov	r1, r5
 8003eea:	4640      	mov	r0, r8
 8003eec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003ef0:	4798      	blx	r3
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	d0d0      	beq.n	8003e98 <_scanf_chars+0x30>
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	f013 0310 	ands.w	r3, r3, #16
 8003efc:	d105      	bne.n	8003f0a <_scanf_chars+0xa2>
 8003efe:	68e2      	ldr	r2, [r4, #12]
 8003f00:	3201      	adds	r2, #1
 8003f02:	60e2      	str	r2, [r4, #12]
 8003f04:	69a2      	ldr	r2, [r4, #24]
 8003f06:	b102      	cbz	r2, 8003f0a <_scanf_chars+0xa2>
 8003f08:	7033      	strb	r3, [r6, #0]
 8003f0a:	2000      	movs	r0, #0
 8003f0c:	6923      	ldr	r3, [r4, #16]
 8003f0e:	443b      	add	r3, r7
 8003f10:	6123      	str	r3, [r4, #16]
 8003f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f16:	bf00      	nop
 8003f18:	080045e9 	.word	0x080045e9

08003f1c <_scanf_i>:
 8003f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f20:	460c      	mov	r4, r1
 8003f22:	4698      	mov	r8, r3
 8003f24:	4b72      	ldr	r3, [pc, #456]	@ (80040f0 <_scanf_i+0x1d4>)
 8003f26:	b087      	sub	sp, #28
 8003f28:	4682      	mov	sl, r0
 8003f2a:	4616      	mov	r6, r2
 8003f2c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003f30:	ab03      	add	r3, sp, #12
 8003f32:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003f36:	4b6f      	ldr	r3, [pc, #444]	@ (80040f4 <_scanf_i+0x1d8>)
 8003f38:	69a1      	ldr	r1, [r4, #24]
 8003f3a:	4a6f      	ldr	r2, [pc, #444]	@ (80040f8 <_scanf_i+0x1dc>)
 8003f3c:	4627      	mov	r7, r4
 8003f3e:	2903      	cmp	r1, #3
 8003f40:	bf08      	it	eq
 8003f42:	461a      	moveq	r2, r3
 8003f44:	68a3      	ldr	r3, [r4, #8]
 8003f46:	9201      	str	r2, [sp, #4]
 8003f48:	1e5a      	subs	r2, r3, #1
 8003f4a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003f4e:	bf81      	itttt	hi
 8003f50:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003f54:	eb03 0905 	addhi.w	r9, r3, r5
 8003f58:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003f5c:	60a3      	strhi	r3, [r4, #8]
 8003f5e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8003f62:	bf98      	it	ls
 8003f64:	f04f 0900 	movls.w	r9, #0
 8003f68:	463d      	mov	r5, r7
 8003f6a:	f04f 0b00 	mov.w	fp, #0
 8003f6e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8003f72:	6023      	str	r3, [r4, #0]
 8003f74:	6831      	ldr	r1, [r6, #0]
 8003f76:	ab03      	add	r3, sp, #12
 8003f78:	2202      	movs	r2, #2
 8003f7a:	7809      	ldrb	r1, [r1, #0]
 8003f7c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003f80:	f000 f95a 	bl	8004238 <memchr>
 8003f84:	b328      	cbz	r0, 8003fd2 <_scanf_i+0xb6>
 8003f86:	f1bb 0f01 	cmp.w	fp, #1
 8003f8a:	d159      	bne.n	8004040 <_scanf_i+0x124>
 8003f8c:	6862      	ldr	r2, [r4, #4]
 8003f8e:	b92a      	cbnz	r2, 8003f9c <_scanf_i+0x80>
 8003f90:	2108      	movs	r1, #8
 8003f92:	6822      	ldr	r2, [r4, #0]
 8003f94:	6061      	str	r1, [r4, #4]
 8003f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f9a:	6022      	str	r2, [r4, #0]
 8003f9c:	6822      	ldr	r2, [r4, #0]
 8003f9e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8003fa2:	6022      	str	r2, [r4, #0]
 8003fa4:	68a2      	ldr	r2, [r4, #8]
 8003fa6:	1e51      	subs	r1, r2, #1
 8003fa8:	60a1      	str	r1, [r4, #8]
 8003faa:	b192      	cbz	r2, 8003fd2 <_scanf_i+0xb6>
 8003fac:	6832      	ldr	r2, [r6, #0]
 8003fae:	1c51      	adds	r1, r2, #1
 8003fb0:	6031      	str	r1, [r6, #0]
 8003fb2:	7812      	ldrb	r2, [r2, #0]
 8003fb4:	f805 2b01 	strb.w	r2, [r5], #1
 8003fb8:	6872      	ldr	r2, [r6, #4]
 8003fba:	3a01      	subs	r2, #1
 8003fbc:	2a00      	cmp	r2, #0
 8003fbe:	6072      	str	r2, [r6, #4]
 8003fc0:	dc07      	bgt.n	8003fd2 <_scanf_i+0xb6>
 8003fc2:	4631      	mov	r1, r6
 8003fc4:	4650      	mov	r0, sl
 8003fc6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8003fca:	4790      	blx	r2
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	f040 8085 	bne.w	80040dc <_scanf_i+0x1c0>
 8003fd2:	f10b 0b01 	add.w	fp, fp, #1
 8003fd6:	f1bb 0f03 	cmp.w	fp, #3
 8003fda:	d1cb      	bne.n	8003f74 <_scanf_i+0x58>
 8003fdc:	6863      	ldr	r3, [r4, #4]
 8003fde:	b90b      	cbnz	r3, 8003fe4 <_scanf_i+0xc8>
 8003fe0:	230a      	movs	r3, #10
 8003fe2:	6063      	str	r3, [r4, #4]
 8003fe4:	6863      	ldr	r3, [r4, #4]
 8003fe6:	4945      	ldr	r1, [pc, #276]	@ (80040fc <_scanf_i+0x1e0>)
 8003fe8:	6960      	ldr	r0, [r4, #20]
 8003fea:	1ac9      	subs	r1, r1, r3
 8003fec:	f000 f888 	bl	8004100 <__sccl>
 8003ff0:	f04f 0b00 	mov.w	fp, #0
 8003ff4:	68a3      	ldr	r3, [r4, #8]
 8003ff6:	6822      	ldr	r2, [r4, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d03d      	beq.n	8004078 <_scanf_i+0x15c>
 8003ffc:	6831      	ldr	r1, [r6, #0]
 8003ffe:	6960      	ldr	r0, [r4, #20]
 8004000:	f891 c000 	ldrb.w	ip, [r1]
 8004004:	f810 000c 	ldrb.w	r0, [r0, ip]
 8004008:	2800      	cmp	r0, #0
 800400a:	d035      	beq.n	8004078 <_scanf_i+0x15c>
 800400c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8004010:	d124      	bne.n	800405c <_scanf_i+0x140>
 8004012:	0510      	lsls	r0, r2, #20
 8004014:	d522      	bpl.n	800405c <_scanf_i+0x140>
 8004016:	f10b 0b01 	add.w	fp, fp, #1
 800401a:	f1b9 0f00 	cmp.w	r9, #0
 800401e:	d003      	beq.n	8004028 <_scanf_i+0x10c>
 8004020:	3301      	adds	r3, #1
 8004022:	f109 39ff 	add.w	r9, r9, #4294967295
 8004026:	60a3      	str	r3, [r4, #8]
 8004028:	6873      	ldr	r3, [r6, #4]
 800402a:	3b01      	subs	r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	6073      	str	r3, [r6, #4]
 8004030:	dd1b      	ble.n	800406a <_scanf_i+0x14e>
 8004032:	6833      	ldr	r3, [r6, #0]
 8004034:	3301      	adds	r3, #1
 8004036:	6033      	str	r3, [r6, #0]
 8004038:	68a3      	ldr	r3, [r4, #8]
 800403a:	3b01      	subs	r3, #1
 800403c:	60a3      	str	r3, [r4, #8]
 800403e:	e7d9      	b.n	8003ff4 <_scanf_i+0xd8>
 8004040:	f1bb 0f02 	cmp.w	fp, #2
 8004044:	d1ae      	bne.n	8003fa4 <_scanf_i+0x88>
 8004046:	6822      	ldr	r2, [r4, #0]
 8004048:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800404c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004050:	d1c4      	bne.n	8003fdc <_scanf_i+0xc0>
 8004052:	2110      	movs	r1, #16
 8004054:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004058:	6061      	str	r1, [r4, #4]
 800405a:	e7a2      	b.n	8003fa2 <_scanf_i+0x86>
 800405c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8004060:	6022      	str	r2, [r4, #0]
 8004062:	780b      	ldrb	r3, [r1, #0]
 8004064:	f805 3b01 	strb.w	r3, [r5], #1
 8004068:	e7de      	b.n	8004028 <_scanf_i+0x10c>
 800406a:	4631      	mov	r1, r6
 800406c:	4650      	mov	r0, sl
 800406e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004072:	4798      	blx	r3
 8004074:	2800      	cmp	r0, #0
 8004076:	d0df      	beq.n	8004038 <_scanf_i+0x11c>
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	05d9      	lsls	r1, r3, #23
 800407c:	d50d      	bpl.n	800409a <_scanf_i+0x17e>
 800407e:	42bd      	cmp	r5, r7
 8004080:	d909      	bls.n	8004096 <_scanf_i+0x17a>
 8004082:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004086:	4632      	mov	r2, r6
 8004088:	4650      	mov	r0, sl
 800408a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800408e:	f105 39ff 	add.w	r9, r5, #4294967295
 8004092:	4798      	blx	r3
 8004094:	464d      	mov	r5, r9
 8004096:	42bd      	cmp	r5, r7
 8004098:	d028      	beq.n	80040ec <_scanf_i+0x1d0>
 800409a:	6822      	ldr	r2, [r4, #0]
 800409c:	f012 0210 	ands.w	r2, r2, #16
 80040a0:	d113      	bne.n	80040ca <_scanf_i+0x1ae>
 80040a2:	702a      	strb	r2, [r5, #0]
 80040a4:	4639      	mov	r1, r7
 80040a6:	6863      	ldr	r3, [r4, #4]
 80040a8:	4650      	mov	r0, sl
 80040aa:	9e01      	ldr	r6, [sp, #4]
 80040ac:	47b0      	blx	r6
 80040ae:	f8d8 3000 	ldr.w	r3, [r8]
 80040b2:	6821      	ldr	r1, [r4, #0]
 80040b4:	1d1a      	adds	r2, r3, #4
 80040b6:	f8c8 2000 	str.w	r2, [r8]
 80040ba:	f011 0f20 	tst.w	r1, #32
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	d00f      	beq.n	80040e2 <_scanf_i+0x1c6>
 80040c2:	6018      	str	r0, [r3, #0]
 80040c4:	68e3      	ldr	r3, [r4, #12]
 80040c6:	3301      	adds	r3, #1
 80040c8:	60e3      	str	r3, [r4, #12]
 80040ca:	2000      	movs	r0, #0
 80040cc:	6923      	ldr	r3, [r4, #16]
 80040ce:	1bed      	subs	r5, r5, r7
 80040d0:	445d      	add	r5, fp
 80040d2:	442b      	add	r3, r5
 80040d4:	6123      	str	r3, [r4, #16]
 80040d6:	b007      	add	sp, #28
 80040d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040dc:	f04f 0b00 	mov.w	fp, #0
 80040e0:	e7ca      	b.n	8004078 <_scanf_i+0x15c>
 80040e2:	07ca      	lsls	r2, r1, #31
 80040e4:	bf4c      	ite	mi
 80040e6:	8018      	strhmi	r0, [r3, #0]
 80040e8:	6018      	strpl	r0, [r3, #0]
 80040ea:	e7eb      	b.n	80040c4 <_scanf_i+0x1a8>
 80040ec:	2001      	movs	r0, #1
 80040ee:	e7f2      	b.n	80040d6 <_scanf_i+0x1ba>
 80040f0:	08004550 	.word	0x08004550
 80040f4:	080043c1 	.word	0x080043c1
 80040f8:	080044a1 	.word	0x080044a1
 80040fc:	080045dd 	.word	0x080045dd

08004100 <__sccl>:
 8004100:	b570      	push	{r4, r5, r6, lr}
 8004102:	780b      	ldrb	r3, [r1, #0]
 8004104:	4604      	mov	r4, r0
 8004106:	2b5e      	cmp	r3, #94	@ 0x5e
 8004108:	bf0b      	itete	eq
 800410a:	784b      	ldrbeq	r3, [r1, #1]
 800410c:	1c4a      	addne	r2, r1, #1
 800410e:	1c8a      	addeq	r2, r1, #2
 8004110:	2100      	movne	r1, #0
 8004112:	bf08      	it	eq
 8004114:	2101      	moveq	r1, #1
 8004116:	3801      	subs	r0, #1
 8004118:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800411c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004120:	42a8      	cmp	r0, r5
 8004122:	d1fb      	bne.n	800411c <__sccl+0x1c>
 8004124:	b90b      	cbnz	r3, 800412a <__sccl+0x2a>
 8004126:	1e50      	subs	r0, r2, #1
 8004128:	bd70      	pop	{r4, r5, r6, pc}
 800412a:	f081 0101 	eor.w	r1, r1, #1
 800412e:	4610      	mov	r0, r2
 8004130:	54e1      	strb	r1, [r4, r3]
 8004132:	4602      	mov	r2, r0
 8004134:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004138:	2d2d      	cmp	r5, #45	@ 0x2d
 800413a:	d005      	beq.n	8004148 <__sccl+0x48>
 800413c:	2d5d      	cmp	r5, #93	@ 0x5d
 800413e:	d016      	beq.n	800416e <__sccl+0x6e>
 8004140:	2d00      	cmp	r5, #0
 8004142:	d0f1      	beq.n	8004128 <__sccl+0x28>
 8004144:	462b      	mov	r3, r5
 8004146:	e7f2      	b.n	800412e <__sccl+0x2e>
 8004148:	7846      	ldrb	r6, [r0, #1]
 800414a:	2e5d      	cmp	r6, #93	@ 0x5d
 800414c:	d0fa      	beq.n	8004144 <__sccl+0x44>
 800414e:	42b3      	cmp	r3, r6
 8004150:	dcf8      	bgt.n	8004144 <__sccl+0x44>
 8004152:	461a      	mov	r2, r3
 8004154:	3002      	adds	r0, #2
 8004156:	3201      	adds	r2, #1
 8004158:	4296      	cmp	r6, r2
 800415a:	54a1      	strb	r1, [r4, r2]
 800415c:	dcfb      	bgt.n	8004156 <__sccl+0x56>
 800415e:	1af2      	subs	r2, r6, r3
 8004160:	3a01      	subs	r2, #1
 8004162:	42b3      	cmp	r3, r6
 8004164:	bfa8      	it	ge
 8004166:	2200      	movge	r2, #0
 8004168:	1c5d      	adds	r5, r3, #1
 800416a:	18ab      	adds	r3, r5, r2
 800416c:	e7e1      	b.n	8004132 <__sccl+0x32>
 800416e:	4610      	mov	r0, r2
 8004170:	e7da      	b.n	8004128 <__sccl+0x28>

08004172 <__submore>:
 8004172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004176:	460c      	mov	r4, r1
 8004178:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800417a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800417e:	4299      	cmp	r1, r3
 8004180:	d11b      	bne.n	80041ba <__submore+0x48>
 8004182:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004186:	f7ff f92d 	bl	80033e4 <_malloc_r>
 800418a:	b918      	cbnz	r0, 8004194 <__submore+0x22>
 800418c:	f04f 30ff 	mov.w	r0, #4294967295
 8004190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004194:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004198:	63a3      	str	r3, [r4, #56]	@ 0x38
 800419a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800419e:	6360      	str	r0, [r4, #52]	@ 0x34
 80041a0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80041a4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80041a8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80041ac:	7043      	strb	r3, [r0, #1]
 80041ae:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80041b2:	7003      	strb	r3, [r0, #0]
 80041b4:	6020      	str	r0, [r4, #0]
 80041b6:	2000      	movs	r0, #0
 80041b8:	e7ea      	b.n	8004190 <__submore+0x1e>
 80041ba:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80041bc:	0077      	lsls	r7, r6, #1
 80041be:	463a      	mov	r2, r7
 80041c0:	f000 f856 	bl	8004270 <_realloc_r>
 80041c4:	4605      	mov	r5, r0
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d0e0      	beq.n	800418c <__submore+0x1a>
 80041ca:	eb00 0806 	add.w	r8, r0, r6
 80041ce:	4601      	mov	r1, r0
 80041d0:	4632      	mov	r2, r6
 80041d2:	4640      	mov	r0, r8
 80041d4:	f000 f83e 	bl	8004254 <memcpy>
 80041d8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80041dc:	f8c4 8000 	str.w	r8, [r4]
 80041e0:	e7e9      	b.n	80041b6 <__submore+0x44>

080041e2 <memmove>:
 80041e2:	4288      	cmp	r0, r1
 80041e4:	b510      	push	{r4, lr}
 80041e6:	eb01 0402 	add.w	r4, r1, r2
 80041ea:	d902      	bls.n	80041f2 <memmove+0x10>
 80041ec:	4284      	cmp	r4, r0
 80041ee:	4623      	mov	r3, r4
 80041f0:	d807      	bhi.n	8004202 <memmove+0x20>
 80041f2:	1e43      	subs	r3, r0, #1
 80041f4:	42a1      	cmp	r1, r4
 80041f6:	d008      	beq.n	800420a <memmove+0x28>
 80041f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004200:	e7f8      	b.n	80041f4 <memmove+0x12>
 8004202:	4601      	mov	r1, r0
 8004204:	4402      	add	r2, r0
 8004206:	428a      	cmp	r2, r1
 8004208:	d100      	bne.n	800420c <memmove+0x2a>
 800420a:	bd10      	pop	{r4, pc}
 800420c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004210:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004214:	e7f7      	b.n	8004206 <memmove+0x24>
	...

08004218 <_sbrk_r>:
 8004218:	b538      	push	{r3, r4, r5, lr}
 800421a:	2300      	movs	r3, #0
 800421c:	4d05      	ldr	r5, [pc, #20]	@ (8004234 <_sbrk_r+0x1c>)
 800421e:	4604      	mov	r4, r0
 8004220:	4608      	mov	r0, r1
 8004222:	602b      	str	r3, [r5, #0]
 8004224:	f7fc fc86 	bl	8000b34 <_sbrk>
 8004228:	1c43      	adds	r3, r0, #1
 800422a:	d102      	bne.n	8004232 <_sbrk_r+0x1a>
 800422c:	682b      	ldr	r3, [r5, #0]
 800422e:	b103      	cbz	r3, 8004232 <_sbrk_r+0x1a>
 8004230:	6023      	str	r3, [r4, #0]
 8004232:	bd38      	pop	{r3, r4, r5, pc}
 8004234:	20000238 	.word	0x20000238

08004238 <memchr>:
 8004238:	4603      	mov	r3, r0
 800423a:	b510      	push	{r4, lr}
 800423c:	b2c9      	uxtb	r1, r1
 800423e:	4402      	add	r2, r0
 8004240:	4293      	cmp	r3, r2
 8004242:	4618      	mov	r0, r3
 8004244:	d101      	bne.n	800424a <memchr+0x12>
 8004246:	2000      	movs	r0, #0
 8004248:	e003      	b.n	8004252 <memchr+0x1a>
 800424a:	7804      	ldrb	r4, [r0, #0]
 800424c:	3301      	adds	r3, #1
 800424e:	428c      	cmp	r4, r1
 8004250:	d1f6      	bne.n	8004240 <memchr+0x8>
 8004252:	bd10      	pop	{r4, pc}

08004254 <memcpy>:
 8004254:	440a      	add	r2, r1
 8004256:	4291      	cmp	r1, r2
 8004258:	f100 33ff 	add.w	r3, r0, #4294967295
 800425c:	d100      	bne.n	8004260 <memcpy+0xc>
 800425e:	4770      	bx	lr
 8004260:	b510      	push	{r4, lr}
 8004262:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004266:	4291      	cmp	r1, r2
 8004268:	f803 4f01 	strb.w	r4, [r3, #1]!
 800426c:	d1f9      	bne.n	8004262 <memcpy+0xe>
 800426e:	bd10      	pop	{r4, pc}

08004270 <_realloc_r>:
 8004270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004274:	4607      	mov	r7, r0
 8004276:	4614      	mov	r4, r2
 8004278:	460d      	mov	r5, r1
 800427a:	b921      	cbnz	r1, 8004286 <_realloc_r+0x16>
 800427c:	4611      	mov	r1, r2
 800427e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004282:	f7ff b8af 	b.w	80033e4 <_malloc_r>
 8004286:	b92a      	cbnz	r2, 8004294 <_realloc_r+0x24>
 8004288:	f7ff f842 	bl	8003310 <_free_r>
 800428c:	4625      	mov	r5, r4
 800428e:	4628      	mov	r0, r5
 8004290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004294:	f000 f906 	bl	80044a4 <_malloc_usable_size_r>
 8004298:	4284      	cmp	r4, r0
 800429a:	4606      	mov	r6, r0
 800429c:	d802      	bhi.n	80042a4 <_realloc_r+0x34>
 800429e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80042a2:	d8f4      	bhi.n	800428e <_realloc_r+0x1e>
 80042a4:	4621      	mov	r1, r4
 80042a6:	4638      	mov	r0, r7
 80042a8:	f7ff f89c 	bl	80033e4 <_malloc_r>
 80042ac:	4680      	mov	r8, r0
 80042ae:	b908      	cbnz	r0, 80042b4 <_realloc_r+0x44>
 80042b0:	4645      	mov	r5, r8
 80042b2:	e7ec      	b.n	800428e <_realloc_r+0x1e>
 80042b4:	42b4      	cmp	r4, r6
 80042b6:	4622      	mov	r2, r4
 80042b8:	4629      	mov	r1, r5
 80042ba:	bf28      	it	cs
 80042bc:	4632      	movcs	r2, r6
 80042be:	f7ff ffc9 	bl	8004254 <memcpy>
 80042c2:	4629      	mov	r1, r5
 80042c4:	4638      	mov	r0, r7
 80042c6:	f7ff f823 	bl	8003310 <_free_r>
 80042ca:	e7f1      	b.n	80042b0 <_realloc_r+0x40>

080042cc <_strtol_l.isra.0>:
 80042cc:	2b24      	cmp	r3, #36	@ 0x24
 80042ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d2:	4686      	mov	lr, r0
 80042d4:	4690      	mov	r8, r2
 80042d6:	d801      	bhi.n	80042dc <_strtol_l.isra.0+0x10>
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d106      	bne.n	80042ea <_strtol_l.isra.0+0x1e>
 80042dc:	f7fe ffec 	bl	80032b8 <__errno>
 80042e0:	2316      	movs	r3, #22
 80042e2:	6003      	str	r3, [r0, #0]
 80042e4:	2000      	movs	r0, #0
 80042e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ea:	460d      	mov	r5, r1
 80042ec:	4833      	ldr	r0, [pc, #204]	@ (80043bc <_strtol_l.isra.0+0xf0>)
 80042ee:	462a      	mov	r2, r5
 80042f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80042f4:	5d06      	ldrb	r6, [r0, r4]
 80042f6:	f016 0608 	ands.w	r6, r6, #8
 80042fa:	d1f8      	bne.n	80042ee <_strtol_l.isra.0+0x22>
 80042fc:	2c2d      	cmp	r4, #45	@ 0x2d
 80042fe:	d110      	bne.n	8004322 <_strtol_l.isra.0+0x56>
 8004300:	2601      	movs	r6, #1
 8004302:	782c      	ldrb	r4, [r5, #0]
 8004304:	1c95      	adds	r5, r2, #2
 8004306:	f033 0210 	bics.w	r2, r3, #16
 800430a:	d115      	bne.n	8004338 <_strtol_l.isra.0+0x6c>
 800430c:	2c30      	cmp	r4, #48	@ 0x30
 800430e:	d10d      	bne.n	800432c <_strtol_l.isra.0+0x60>
 8004310:	782a      	ldrb	r2, [r5, #0]
 8004312:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004316:	2a58      	cmp	r2, #88	@ 0x58
 8004318:	d108      	bne.n	800432c <_strtol_l.isra.0+0x60>
 800431a:	786c      	ldrb	r4, [r5, #1]
 800431c:	3502      	adds	r5, #2
 800431e:	2310      	movs	r3, #16
 8004320:	e00a      	b.n	8004338 <_strtol_l.isra.0+0x6c>
 8004322:	2c2b      	cmp	r4, #43	@ 0x2b
 8004324:	bf04      	itt	eq
 8004326:	782c      	ldrbeq	r4, [r5, #0]
 8004328:	1c95      	addeq	r5, r2, #2
 800432a:	e7ec      	b.n	8004306 <_strtol_l.isra.0+0x3a>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1f6      	bne.n	800431e <_strtol_l.isra.0+0x52>
 8004330:	2c30      	cmp	r4, #48	@ 0x30
 8004332:	bf14      	ite	ne
 8004334:	230a      	movne	r3, #10
 8004336:	2308      	moveq	r3, #8
 8004338:	2200      	movs	r2, #0
 800433a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800433e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004342:	fbbc f9f3 	udiv	r9, ip, r3
 8004346:	4610      	mov	r0, r2
 8004348:	fb03 ca19 	mls	sl, r3, r9, ip
 800434c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004350:	2f09      	cmp	r7, #9
 8004352:	d80f      	bhi.n	8004374 <_strtol_l.isra.0+0xa8>
 8004354:	463c      	mov	r4, r7
 8004356:	42a3      	cmp	r3, r4
 8004358:	dd1b      	ble.n	8004392 <_strtol_l.isra.0+0xc6>
 800435a:	1c57      	adds	r7, r2, #1
 800435c:	d007      	beq.n	800436e <_strtol_l.isra.0+0xa2>
 800435e:	4581      	cmp	r9, r0
 8004360:	d314      	bcc.n	800438c <_strtol_l.isra.0+0xc0>
 8004362:	d101      	bne.n	8004368 <_strtol_l.isra.0+0x9c>
 8004364:	45a2      	cmp	sl, r4
 8004366:	db11      	blt.n	800438c <_strtol_l.isra.0+0xc0>
 8004368:	2201      	movs	r2, #1
 800436a:	fb00 4003 	mla	r0, r0, r3, r4
 800436e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004372:	e7eb      	b.n	800434c <_strtol_l.isra.0+0x80>
 8004374:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004378:	2f19      	cmp	r7, #25
 800437a:	d801      	bhi.n	8004380 <_strtol_l.isra.0+0xb4>
 800437c:	3c37      	subs	r4, #55	@ 0x37
 800437e:	e7ea      	b.n	8004356 <_strtol_l.isra.0+0x8a>
 8004380:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004384:	2f19      	cmp	r7, #25
 8004386:	d804      	bhi.n	8004392 <_strtol_l.isra.0+0xc6>
 8004388:	3c57      	subs	r4, #87	@ 0x57
 800438a:	e7e4      	b.n	8004356 <_strtol_l.isra.0+0x8a>
 800438c:	f04f 32ff 	mov.w	r2, #4294967295
 8004390:	e7ed      	b.n	800436e <_strtol_l.isra.0+0xa2>
 8004392:	1c53      	adds	r3, r2, #1
 8004394:	d108      	bne.n	80043a8 <_strtol_l.isra.0+0xdc>
 8004396:	2322      	movs	r3, #34	@ 0x22
 8004398:	4660      	mov	r0, ip
 800439a:	f8ce 3000 	str.w	r3, [lr]
 800439e:	f1b8 0f00 	cmp.w	r8, #0
 80043a2:	d0a0      	beq.n	80042e6 <_strtol_l.isra.0+0x1a>
 80043a4:	1e69      	subs	r1, r5, #1
 80043a6:	e006      	b.n	80043b6 <_strtol_l.isra.0+0xea>
 80043a8:	b106      	cbz	r6, 80043ac <_strtol_l.isra.0+0xe0>
 80043aa:	4240      	negs	r0, r0
 80043ac:	f1b8 0f00 	cmp.w	r8, #0
 80043b0:	d099      	beq.n	80042e6 <_strtol_l.isra.0+0x1a>
 80043b2:	2a00      	cmp	r2, #0
 80043b4:	d1f6      	bne.n	80043a4 <_strtol_l.isra.0+0xd8>
 80043b6:	f8c8 1000 	str.w	r1, [r8]
 80043ba:	e794      	b.n	80042e6 <_strtol_l.isra.0+0x1a>
 80043bc:	080045e9 	.word	0x080045e9

080043c0 <_strtol_r>:
 80043c0:	f7ff bf84 	b.w	80042cc <_strtol_l.isra.0>

080043c4 <_strtoul_l.isra.0>:
 80043c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043c8:	4686      	mov	lr, r0
 80043ca:	460d      	mov	r5, r1
 80043cc:	4e33      	ldr	r6, [pc, #204]	@ (800449c <_strtoul_l.isra.0+0xd8>)
 80043ce:	4628      	mov	r0, r5
 80043d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80043d4:	5d37      	ldrb	r7, [r6, r4]
 80043d6:	f017 0708 	ands.w	r7, r7, #8
 80043da:	d1f8      	bne.n	80043ce <_strtoul_l.isra.0+0xa>
 80043dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80043de:	d110      	bne.n	8004402 <_strtoul_l.isra.0+0x3e>
 80043e0:	2701      	movs	r7, #1
 80043e2:	782c      	ldrb	r4, [r5, #0]
 80043e4:	1c85      	adds	r5, r0, #2
 80043e6:	f033 0010 	bics.w	r0, r3, #16
 80043ea:	d115      	bne.n	8004418 <_strtoul_l.isra.0+0x54>
 80043ec:	2c30      	cmp	r4, #48	@ 0x30
 80043ee:	d10d      	bne.n	800440c <_strtoul_l.isra.0+0x48>
 80043f0:	7828      	ldrb	r0, [r5, #0]
 80043f2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80043f6:	2858      	cmp	r0, #88	@ 0x58
 80043f8:	d108      	bne.n	800440c <_strtoul_l.isra.0+0x48>
 80043fa:	786c      	ldrb	r4, [r5, #1]
 80043fc:	3502      	adds	r5, #2
 80043fe:	2310      	movs	r3, #16
 8004400:	e00a      	b.n	8004418 <_strtoul_l.isra.0+0x54>
 8004402:	2c2b      	cmp	r4, #43	@ 0x2b
 8004404:	bf04      	itt	eq
 8004406:	782c      	ldrbeq	r4, [r5, #0]
 8004408:	1c85      	addeq	r5, r0, #2
 800440a:	e7ec      	b.n	80043e6 <_strtoul_l.isra.0+0x22>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f6      	bne.n	80043fe <_strtoul_l.isra.0+0x3a>
 8004410:	2c30      	cmp	r4, #48	@ 0x30
 8004412:	bf14      	ite	ne
 8004414:	230a      	movne	r3, #10
 8004416:	2308      	moveq	r3, #8
 8004418:	f04f 38ff 	mov.w	r8, #4294967295
 800441c:	fbb8 f8f3 	udiv	r8, r8, r3
 8004420:	2600      	movs	r6, #0
 8004422:	fb03 f908 	mul.w	r9, r3, r8
 8004426:	4630      	mov	r0, r6
 8004428:	ea6f 0909 	mvn.w	r9, r9
 800442c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8004430:	f1bc 0f09 	cmp.w	ip, #9
 8004434:	d810      	bhi.n	8004458 <_strtoul_l.isra.0+0x94>
 8004436:	4664      	mov	r4, ip
 8004438:	42a3      	cmp	r3, r4
 800443a:	dd1e      	ble.n	800447a <_strtoul_l.isra.0+0xb6>
 800443c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004440:	d007      	beq.n	8004452 <_strtoul_l.isra.0+0x8e>
 8004442:	4580      	cmp	r8, r0
 8004444:	d316      	bcc.n	8004474 <_strtoul_l.isra.0+0xb0>
 8004446:	d101      	bne.n	800444c <_strtoul_l.isra.0+0x88>
 8004448:	45a1      	cmp	r9, r4
 800444a:	db13      	blt.n	8004474 <_strtoul_l.isra.0+0xb0>
 800444c:	2601      	movs	r6, #1
 800444e:	fb00 4003 	mla	r0, r0, r3, r4
 8004452:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004456:	e7e9      	b.n	800442c <_strtoul_l.isra.0+0x68>
 8004458:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800445c:	f1bc 0f19 	cmp.w	ip, #25
 8004460:	d801      	bhi.n	8004466 <_strtoul_l.isra.0+0xa2>
 8004462:	3c37      	subs	r4, #55	@ 0x37
 8004464:	e7e8      	b.n	8004438 <_strtoul_l.isra.0+0x74>
 8004466:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800446a:	f1bc 0f19 	cmp.w	ip, #25
 800446e:	d804      	bhi.n	800447a <_strtoul_l.isra.0+0xb6>
 8004470:	3c57      	subs	r4, #87	@ 0x57
 8004472:	e7e1      	b.n	8004438 <_strtoul_l.isra.0+0x74>
 8004474:	f04f 36ff 	mov.w	r6, #4294967295
 8004478:	e7eb      	b.n	8004452 <_strtoul_l.isra.0+0x8e>
 800447a:	1c73      	adds	r3, r6, #1
 800447c:	d106      	bne.n	800448c <_strtoul_l.isra.0+0xc8>
 800447e:	2322      	movs	r3, #34	@ 0x22
 8004480:	4630      	mov	r0, r6
 8004482:	f8ce 3000 	str.w	r3, [lr]
 8004486:	b932      	cbnz	r2, 8004496 <_strtoul_l.isra.0+0xd2>
 8004488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800448c:	b107      	cbz	r7, 8004490 <_strtoul_l.isra.0+0xcc>
 800448e:	4240      	negs	r0, r0
 8004490:	2a00      	cmp	r2, #0
 8004492:	d0f9      	beq.n	8004488 <_strtoul_l.isra.0+0xc4>
 8004494:	b106      	cbz	r6, 8004498 <_strtoul_l.isra.0+0xd4>
 8004496:	1e69      	subs	r1, r5, #1
 8004498:	6011      	str	r1, [r2, #0]
 800449a:	e7f5      	b.n	8004488 <_strtoul_l.isra.0+0xc4>
 800449c:	080045e9 	.word	0x080045e9

080044a0 <_strtoul_r>:
 80044a0:	f7ff bf90 	b.w	80043c4 <_strtoul_l.isra.0>

080044a4 <_malloc_usable_size_r>:
 80044a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044a8:	1f18      	subs	r0, r3, #4
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	bfbc      	itt	lt
 80044ae:	580b      	ldrlt	r3, [r1, r0]
 80044b0:	18c0      	addlt	r0, r0, r3
 80044b2:	4770      	bx	lr

080044b4 <_init>:
 80044b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b6:	bf00      	nop
 80044b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ba:	bc08      	pop	{r3}
 80044bc:	469e      	mov	lr, r3
 80044be:	4770      	bx	lr

080044c0 <_fini>:
 80044c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c2:	bf00      	nop
 80044c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044c6:	bc08      	pop	{r3}
 80044c8:	469e      	mov	lr, r3
 80044ca:	4770      	bx	lr
