 module piso_tb;
  reg clk, load;
  reg [3:0] in;
  wire out;
  piso uut(in, clk, load, out);
  initial begin
    clk = 0;
    forever #5 clk = ~clk;
  end
  initial begin
    $dumpfile("piso.vcd");
    $dumpvars;
    load = 1;
    in = 4'b1101;
    #10;
    load = 0;
    #50;
    $finish;
  end
endmodule
