*$
* TPS2HB16A-Q1
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS2HB16A-Q1
* Date: 19JUNE2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.2-2016 S074
* EVM Order Number: HSS-MOTHERBOARDEVM
* EVM Users Guide: SLVUBD4B-JANUARY 2018-REVISED OCTOBER 2020
* Datasheet: SLVSDV7C-FEBRUARY 2018-REVISED FEBRUARY 2020
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* 1. Junction temperature(TJ) and Controller temperature(TCON) calculation based  
*    on MOSFET power dissipation, RC foster model and ambient temperature.
* 2. Thermal shutdown, thermal swing and retry
* 3. RON variation with temperature
* 4. Model is simplified and modified as per latest datasheet  
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features that have been modelled
*	1. SNS, LATCH, ILIMx, EN, SELx and DIA_EN pin functionalities modelled.
*	2. Switching and Timing Characteristics
*	3. Current Limit 
*	4. Open Load and Short to Battery
*	5. SNS MUX and Fault Detect 
*	6. Thermal shutdown
*	7. RON variation with temperature
*
* B. Model Limitations and Features that haven't been modelled
*	1. Operating Current and Shutdown Current
* 
* C. The parameter TEMP_AMB  has been used indicate the ambient temperature in Degree Celsius.
*
*****************************************************************************
.SUBCKT  TPS2HB16A-Q1_TRANS  DIA_EN EN1 EN2 GND ILIM1 ILIM2 LATCH SEL1 SEL2 SNS
+  TCON1 TCON2 TJ1 TJ2 VBB VOUT1_0 VOUT1_1 VOUT1_2 VOUT2_0 VOUT2_1 VOUT2_2
+  PARAMS: TEMP_AMB=25
R_R4         SEL1 GND  1MEG TC=0,0 
X_U3_U141         U3_N17275494 U3_TIMER_SET1 ONE_SHOT PARAMS:  T=200  
X_U3_U110         U3_LATCH_B U3_N17259359 U3_FLT_CLR1 U3_N17259364
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U132         CL1 TSD1 TSW1 U3_FLT_CLR1 NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U123         U3_N17260256 U3_N17260301 U3_N17260281 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U139         CL1 U3_N37898 U3_N17275494 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U130         DEVICE_EN1 U3_MASTER_RST1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U133         CL1 TSD1 TSW1 U3_N15760 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U68         U3_N17258378 U3_ICH2_DETECT U3_CH_TRANS2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C69         U3_N17260108 0  5n IC=0 TC=0,0 
E_U3_E1         U3_N17260301 0 VBB_INT VOUT_INT1 1
X_U3_U122         U3_LATCH_B U3_N17972 U3_N28053 U3_N17869 U3_N17260072
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U119         U3_N17260072 U3_N16018 U3_N17260027 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U118         U3_N17260108 U3_N17260159 U3_N17977 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U114         U3_N17260010 U3_N17260027 U3_SNS_FLT_PRE U3_SNS_FLT_PRE_B
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U71         U3_ICH2_DETECT U3_N17258507 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
G_U3_ABM2I1         0 U3_N17259423 VALUE {
+  IF(V(TSD1)>0.5,1,IF(V(U3_N17275109)>0.5,2.5u,0))    }
X_U3_U67         U3_TSNS_DETECT2 U3_N17258378 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
X_U3_U104         U3_N17259145 U3_N17259149 ONE_SHOT PARAMS:  T=200  
X_U3_U33         LATCH_OK U3_LATCH_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U111         U3_N17259364 U3_MASTER_RST1 U3_N17259242 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U72         U3_N17258507 U3_TSNS_DETECT2 U3_TSNS_TRANS2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S9    U3_SNS_FLT_PRE_B 0 U3_N17260108 0 MUX_U3_S9 
X_U3_U124         U3_N17260281 U3_N17855 ONE_SHOT PARAMS:  T=200  
C_U3_C25         U3_N17259423 0  5n IC=0 TC=0,0 
X_U3_U105         U3_N17259149 U3_N17259242 FAULT_SDWN1 U3_FAULT_SDWN_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U131         CL1 TSD1 TSW1 U3_N17259145 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U10         U3_N17259423 U3_N17259585 U3_N17259359 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U144         U3_TIMER_SET1 U3_SNS_FLT_PRE_B U3_N17275297 N17275734
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U140         U3_TIMER_SET1 U3_FAULT_SDWN_B1 U3_N17275109 N17275586
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U113         U3_N15805 U3_N17260010 ONE_SHOT PARAMS:  T=200  
V_U3_V29         U3_N17260159 0 1
V_U3_V3         U3_N17259585 0 1
V_U3_V30         U3_N17260256 0 1.8V
X_U3_S8    U3_FAULT_SDWN_B1 0 U3_N17259423 0 MUX_U3_S8 
G_U3_ABM2I2         0 U3_N17260108 VALUE {
+  IF(V(TSD1)>0.5,1,IF(V(U3_N17275297)>0.5,2.5u,0))    }
X_U3_U30         U3_N09812 U3_N09980 U3_N09948 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S12    U3_N09956 0 U3_ISNSFH U3_N09034 MUX_U3_S12 
X_U3_S1    U3_N25327 0 U3_N09008 U3_N09034 MUX_U3_S1 
E_U3_ABM3         U3_ICH2_DETECT 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)>0.5
+  & V(U3_SNS_FAULT)<0.5),1,0)    }
X_U3_S2    U3_N26007 0 U3_N09166 U3_N09034 MUX_U3_S2 
E_U3_ABM5         U3_TSNS_DETECT2 0 VALUE { IF((V(SEL1_OK)>0.5 & V(SEL2_OK)<0.5
+  & V(U3_SNS_FAULT)>0.5),1,0)    }
E_U3_ABM8         U3_N09980 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)>0.5 &
+  V(U3_SNS_FAULT)>0.5),1,0)    }
E_U3_ABM7         U3_N09812 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)<0.5 &
+  V(U3_SNS_FAULT)>0.5),1,0)    }
E_U3_ABM2         U3_ICH1_DETECT 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)<0.5
+  & V(U3_SNS_FAULT)<0.5),1,0)    }
X_U3_S10    U3_N20360 0 U3_N09314 U3_N09034 MUX_U3_S10 
V_U3_V22         U3_N09948 U3_N09956 0Vdc
E_U3_ABM4         U3_TSNS_DETECT1 0 VALUE { IF((V(SEL1_OK)>0.5 & V(SEL2_OK)<0.5
+  & V(U3_SNS_FAULT)<0.5),1,0)    }
X_U3_U145         SNS U3_N10448 D_D1
C_U3_C70         U3_N10602 0  1u  TC=0,0 
E_U3_ABM50         U3_N10448 0 VALUE { if(V(VBB)<2.5,0,if(V(VBB)>5.9,
+  5.9,V(VBB)))    }
E_U3_ABM51         U3_N10596 0 VALUE { IF(V(DIAG_EN_OK)>0.5 & V(UVLO_OK)>0.5,
+  V(U3_N09034), 0)    }
R_U3_R19         U3_N10602 U3_N10596  3 TC=0,0 
G_U3_G2         0 SNS U3_N10602 0 1
X_U3_U157         DEVICE_EN2 U3_MASTER_RST2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U154         U3_N14723 U3_N14841 U3_N14527 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U150         U3_LATCH_B U3_N14527 U3_FLT_CLR2 U3_N14537 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABM2I3         0 U3_N14723 VALUE {
+  IF(V(TSD2)>0.5,1,IF(V(U3_N14717)>0.5,2.5u,0))    }
X_U3_U155         U3_N14537 U3_MASTER_RST2 U3_N14433 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U151         CL2 U3_N14753 U3_N14699 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U148         U3_N14411 U3_N14433 FAULT_SDWN2 U3_FAULT_SDWN_B2
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U153         U3_TIMER_SET2 U3_FAULT_SDWN_B2 U3_N14717 N14779
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U156         CL2 TSD2 TSW2 U3_FLT_CLR2 NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S13    U3_FAULT_SDWN_B2 0 U3_N14723 0 MUX_U3_S13 
X_U3_U147         U3_N14405 U3_N14411 ONE_SHOT PARAMS:  T=200  
X_U3_U152         U3_N14699 U3_TIMER_SET2 ONE_SHOT PARAMS:  T=200  
V_U3_V31         U3_N14841 0 1
C_U3_C71         U3_N14723 0  5n IC=0 TC=0,0 
X_U3_U146         CL2 TSD2 TSW2 U3_N14405 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U158         CL2 TSD2 TSW2 U3_N15753 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U159         U3_N15753 U3_N15760 U3_N15805 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U160         U3_SNS_FLT_PRE OPEN_LOAD1 OPEN_LOAD2 U3_SNS_FAULT
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U161         U3_MASTER_RST1 U3_MASTER_RST2 U3_N16018 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U162         U3_FLT_CLR1 U3_FLT_CLR2 U3_N28053 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U164         U3_N16779 U3_N16893 U3_N17984 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U3_V32         U3_N16893 0 1
C_U3_C72         U3_N16779 0  5n IC=0 TC=0,0 
X_U3_U163         U3_TIMER_SET2 U3_SNS_FLT_PRE_B U3_N16773 N16831
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U3_ABM2I4         0 U3_N16779 VALUE {
+  IF(V(TSD2)>0.5,1,IF(V(U3_N16773)>0.5,2.5u,0))    }
X_U3_S14    U3_SNS_FLT_PRE_B 0 U3_N16779 0 MUX_U3_S14 
E_U3_E2         U3_N17626 0 VBB_INT VOUT_INT2 1
X_U3_U165         U3_N17552 U3_N17626 U3_N17802 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U3_V33         U3_N17552 0 1.8V
X_U3_U166         U3_N17802 U3_N17862 ONE_SHOT PARAMS:  T=200  
X_U3_U167         U3_N17855 U3_N17862 U3_N17869 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U168         U3_N17984 U3_N17977 U3_N17972 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V34         U3_ISNSFH 0 4.5m
X_U3_U170         U3_DIAG_EN_OK_DLY U3_TSNSTON2 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=44u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
E_U3_ABM52         U3_N09314 0 VALUE {
+  IF(V(U3_N20756)>0.5,((V(TJ1)-25)*0.0112+0.85)*1m,0)    }
X_U3_U171         U3_TSNSTON2 U3_DIAG_EN_OK_DLY U3_N20772 U3_N20756
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U174         U3_N23874 U3_N22261 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U3_ABM55         U3_N22377 0 VALUE { IF(V(U3_CH_TRANS)>0.5 |
+  V(U3_TSNS_TRANS)>0.5,40,0.1)    }
C_U3_C74         0 U3_N20360  1.443n  TC=0,0 
X_U3_X5         U3_N22377 0 U3_N22343 U3_N22261 U3_N20360 ZX
R_U3_R21         U3_N22343 0  1k TC=0,0 
X_U3_U175         U3_TSNS_DETECT1 U3_N22895 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
X_U3_U176         U3_N22895 U3_ICH1_DETECT U3_CH_TRANS1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U178         U3_N23205 U3_TSNS_DETECT1 U3_TSNS_TRANS1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U177         U3_ICH1_DETECT U3_N23205 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
X_U3_U169         U3_TSNS_DETECT1 U3_TSNS_DETECT2 U3_N23874 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U179         U3_CH_TRANS1 U3_CH_TRANS2 U3_CH_TRANS OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U180         U3_TSNS_TRANS1 U3_TSNS_TRANS2 U3_TSNS_TRANS OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U181         U3_ICH1_DETECT U3_N25127 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U182         U3_N25133 U3_N25327 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_X6         U3_N25243 0 U3_N25209 U3_N25127 U3_N25133 ZX
R_U3_R22         U3_N25209 0  1k TC=0,0 
C_U3_C75         0 U3_N25133  1.443n  TC=0,0 
E_U3_ABM56         U3_N25243 0 VALUE { IF(V(U3_CH_TRANS1)>0.5 |
+  V(U3_TSNS_TRANS1)>0.5,25,0.1)    }
R_U3_R23         U3_N25887 0  1k TC=0,0 
E_U3_ABM57         U3_N25921 0 VALUE { IF(V(U3_CH_TRANS2)>0.5 |
+  V(U3_TSNS_TRANS2)>0.5,25,0.1)    }
C_U3_C76         0 U3_N25811  1.443n  TC=0,0 
X_U3_U184         U3_N25811 U3_N26007 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_X7         U3_N25921 0 U3_N25887 U3_N25805 U3_N25811 ZX
X_U3_U183         U3_ICH2_DETECT U3_N25805 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U186         DIAG_EN_OK U3_DIAG_EN_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=11u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
E_U3_ABM58         U3_N09008 0 VALUE { IF((V(U3_EN1_OK_DLY)>0.5 &
+  V(U3_DIAG_EN_OK_DLY)>0.5),V(I_SENSE_1)/3000,0)    }
X_U3_U185         EN1_SIGNAL U3_EN1_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=85u VTHRESH=0.5 FALLING_EDGE_DELAY=5u VDD=1 VSS=0
X_U3_U187         EN2_SIGNAL U3_EN2_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=85u VTHRESH=0.5 FALLING_EDGE_DELAY=5u VDD=1 VSS=0
X_U3_U188         DIAG_EN_OK U3_DIAG_EN_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=11u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
E_U3_ABM59         U3_N09166 0 VALUE { IF((V(U3_EN2_OK_DLY)>0.5 &
+  V(U3_DIAG_EN_OK_DLY)>0.5),V(I_SENSE_2)/3000,0)    }
X_U3_U189         U3_EN2_OK_DLY U3_EN1_OK_DLY U3_N20772 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U192         U3_N37884 U3_N37891 U3_N37898 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U191         TSW1 U3_N37884 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U195         TSW2 U3_FAULT_SDWN_B1 U3_N38086 N38140 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U193         TSW2 U3_N38056 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U190         TSW1 U3_FAULT_SDWN_B1 U3_N37891 N37905 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U194         U3_N38056 U3_N38086 U3_N14753 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V106         N730334 VBB_1 1
R_R7         ILIM1 N730322  1m TC=0,0 
E_ABM4         CUR_LIM1 0 VALUE { IF(V(N730236)<39.2u |
+  V(N730236)>215.6863u,285.2941u,V(N730236))    }
R_U7_R30         U7_N16690727 U7_TEMP_AMB  8.62502168231938  
V_U7_V3         U7_N16690493 0 150
C_U7_C3         U7_N16688245 U7_N16688259  0.00104152394042417 IC=0 
R_U7_R28         U7_N16690699 U7_N16690713  6.76632220306741  
C_U7_C16         U7_N16689159 U7_N16689173  0.0461444382694298 IC=0 
C_U7_C20         U7_N16689215 U7_TEMP_AMB  9.41390255184894 IC=0 
G_U7_ABM3I4         0 TCON2 VALUE { (V(VBB_INT)-V(VOUT_INT2))*V(I_SENSE_2)    }
C_U7_C27         U7_N16690685 U7_N16690699  0.075563261736143 IC=0 
E_U7_ABM8         U7_N16689279 0 VALUE { (0.0003*V(TJ2)*V(TJ2) + 0.0725*V(TJ2)
+  + 16.09)*1m    }
R_U7_R27         U7_N16690685 U7_N16690699  7.97960715361973  
R_U7_R31         U7_N16688407 VRON1  1 TC=0,0 
C_U7_C14         U7_N16689131 U7_N16689145  0.0068842300949335 IC=0 
R_U7_R10         U7_N16688343 U7_TEMP_AMB  8.7626733668123  
C_U7_C24         U7_N16690045 U7_N16690059  2.23711363747995 IC=0 
R_U7_R11         TJ2 U7_N16689103  0.000335305377865173  
R_U7_R4         U7_N16688259 U7_N16688273  0.995456855781382  
R_U7_R6         U7_N16688287 U7_N16688301  3.14346584889787  
C_U7_C7         U7_N16688301 U7_N16688315  0.106314497438601 IC=0 
R_U7_R25         U7_N16690059 U7_TEMP_AMB  8.62502168231938  
R_U7_R12         U7_N16689103 U7_N16689117  0.134887638908804  
C_U7_C21         TCON1 U7_N16690017  0.553716554248188 IC=0 
X_U7_U220         TJ1 U7_N16689819 U7_N16689989 TSD1 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U7_R32         U7_N16689279 VRON2  1 TC=0,0 
R_U7_R24         U7_N16690045 U7_N16690059  3.62526274400182  
G_U7_ABM3I2         0 TJ2 VALUE { (V(VBB_INT)-V(VOUT_INT2))*V(I_SENSE_2)    }
V_U7_TAMB         U7_TEMP_AMB 0 {Temp_Amb}
E_U7_ABM5         U7_N16689793 0 VALUE {
+  if((V(TJ1)-V(TCON1))>50-(28*V(TSW1)),1,0)    }
X_U7_U221         TJ2 U7_N16690493 U7_N16690657 TSD2 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U7_C22         U7_N16690017 U7_N16690031  0.075563261736143 IC=0 
V_U7_V2         U7_N16689989 0 28
R_U7_R36         U7_N16690467 TSW2  1 TC=0,0 
C_U7_C15         U7_N16689145 U7_N16689159  0.0149885304392395 IC=0 
R_U7_R8         U7_N16688315 U7_N16688329  7.00920124529579  
C_U7_C23         U7_N16690031 U7_N16690045  0.368888662426294 IC=0 
V_U7_V4         U7_N16690657 0 28
C_U7_C6         U7_N16688287 U7_N16688301  0.0461444382694298 IC=0 
C_U7_C12         U7_N16689103 U7_N16689117  0.000693699663842057 IC=0 
V_U7_V1         U7_N16689819 0 150
R_U7_R14         U7_N16689131 U7_N16689145  0.995456855781382  
C_U7_C1         TJ1 U7_N16688231  0.234883752530347 IC=0 
R_U7_R18         U7_N16689187 U7_N16689201  7.00920124529579  
C_U7_C13         U7_N16689117 U7_N16689131  0.00104152394042417 IC=0 
C_U7_C11         TJ2 U7_N16689103  0.234883752530347 IC=0 
R_U7_R20         U7_N16689215 U7_TEMP_AMB  8.7626733668123  
C_U7_C9         U7_N16688329 U7_N16688343  1.36156159620471 IC=0 
C_U7_C18         U7_N16689187 U7_N16689201  0.249017773015207 IC=0 
R_U7_R19         U7_N16689201 U7_N16689215  4.97441291659509  
R_U7_R21         TCON1 U7_N16690017  1.08890568743247  
C_U7_C25         U7_N16690059 U7_TEMP_AMB  9.61342237734603 IC=0 
C_U7_C19         U7_N16689201 U7_N16689215  1.36156159620471 IC=0 
C_U7_C26         TCON2 U7_N16690685  0.553716554248188 IC=0 
R_U7_R2         U7_N16688231 U7_N16688245  0.134887638908804  
E_U7_ABM7         U7_N16688407 0 VALUE { (0.0003*V(TJ1)*V(TJ1) + 0.0725*V(TJ1)
+  + 16.09)*1m    }
R_U7_R26         TCON2 U7_N16690685  1.08890568743247  
R_U7_R17         U7_N16689173 U7_N16689187  5.45412103977741  
G_U7_ABM3I3         0 TCON1 VALUE { (V(VBB_INT)-V(VOUT_INT1))*V(I_SENSE_1)    }
C_U7_C17         U7_N16689173 U7_N16689187  0.106314497438601 IC=0 
C_U7_C31         0 VRON1  1n  
R_U7_R16         U7_N16689159 U7_N16689173  3.14346584889787  
C_U7_C32         0 VRON2  1n  
R_U7_R29         U7_N16690713 U7_N16690727  3.62526274400182  
R_U7_R15         U7_N16689145 U7_N16689159  2.23248416579417  
C_U7_C8         U7_N16688315 U7_N16688329  0.249017773015207 IC=0 
C_U7_C5         U7_N16688273 U7_N16688287  0.0149885304392395 IC=0 
C_U7_C29         U7_N16690713 U7_N16690727  2.23711363747995 IC=0 
R_U7_R23         U7_N16690031 U7_N16690045  6.76632220306741  
C_U7_C4         U7_N16688259 U7_N16688273  0.0068842300949335 IC=0 
C_U7_C28         U7_N16690699 U7_N16690713  0.368888662426294 IC=0 
C_U7_C30         U7_N16690727 U7_TEMP_AMB  9.61342237734603 IC=0 
R_U7_R1         TJ1 U7_N16688231  0.000335305377865173  
E_U7_ABM6         U7_N16690467 0 VALUE {
+  if((V(TJ2)-V(TCON2))>50-(28*V(TSW2)),1,0)    }
C_U7_C36         0 TSW2  1.443n  
G_U7_ABM3I1         0 TJ1 VALUE { (V(VBB_INT)-V(VOUT_INT1))*V(I_SENSE_1)    }
C_U7_C2         U7_N16688231 U7_N16688245  0.000693699663842057 IC=0 
R_U7_R3         U7_N16688245 U7_N16688259  0.879935656922178  
R_U7_R22         U7_N16690017 U7_N16690031  7.97960715361973  
C_U7_C10         U7_N16688343 U7_TEMP_AMB  9.41390255184894 IC=0 
R_U7_R13         U7_N16689117 U7_N16689131  0.879935656922178  
C_U7_C35         0 TSW1  1.443n  
R_U7_R5         U7_N16688273 U7_N16688287  2.23248416579417  
R_U7_R9         U7_N16688329 U7_N16688343  4.97441291659509  
R_U7_R35         U7_N16689793 TSW1  1 TC=0,0 
R_U7_R7         U7_N16688301 U7_N16688315  5.45412103977741  
R_R1         EN1 GND  1MEG TC=0,0 
X_U1_U1_U41         DIAG_EN_OK U1_U1_N16848021 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=15u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
E_U1_U1_E1         U1_U1_N16858696 0 I_SENSE_1 0 {1m/KCL}
X_U1_U1_U42         U1_U1_OPEN_OUT_1 U1_U1_N16848046 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=20u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U1_U40         U1_U1_N16858086 U1_U1_N16847997 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=480u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
V_U1_U1_V11         U1_U1_N16848383 0 3
X_U1_U1_U1         VOUT_INT1 U1_U1_N16848383 U1_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U37         EN1_OK U1_U1_N16858086 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U1_U34         U1_U1_N16847997 U1_U1_N16848021 U1_U1_N16848046 OPEN_LOAD1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U45         U1_U1_N16858914 CL1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U1_U1_U9         U1_U1_N16847997 U1_U1_N16848021 U1_PULL_UP1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U44         U1_U1_N16858696 CUR_LIM1 U1_U1_N16858914 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U2_V110         VBB U1_U2_N010571 45
X_U1_U2_S1    U1_PULL_UP1 0 VBB VOUT1_0 DRIVER1_U1_U2_S1 
E_U1_U2_E1         U1_U2_VGS1 0 U1_U2_GATE1 VOUT1_0 1
X_U1_U2_U205         U1_U2_GATE1 U1_U2_N004170 D_D
X_U1_U2_U25         U1_GATE_DRV1 U1_U2_N18815167 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U193         U1_U2_N18805385 VBB D_D1
C_U1_U2_Cgs11         U1_U2_GATE1 0  672p IC=0 
X_U1_U2_H13    VBB U1_U2_N18761008 I_SENSE_1 0 DRIVER1_U1_U2_H13 
G_U1_U2_G29         U1_U2_GATE1 0 FAULT_SDWN1 0 1m
X_U1_U2_U227         UVLO_OK EN1_OK DEVICE_EN1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U1_U2_G28         0 U1_U2_GATE1 U1_U2_TURN_ON1 0 29.5u
X_U1_U2_U201         U1_U2_N18806451 U1_U2_VGS1 U1_U2_N18806492 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U2_V109         U1_U2_N18760666 GND 65
X_U1_U2_U224         U1_U2_N18815167 U1_U2_N18815238 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=40u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U2_U204         U1_U2_N010571 VOUT1_0 D_D
X_U1_U2_U206         VBB U1_U2_N18760666 D_D
X_U1_U2_U223         U1_U2_N18806492 U1_GATE_DRV1 U1_U2_TURN_ON1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
M_U1_U2_M13         U1_U2_N18760914 U1_U2_GATE1 VOUT1_0 VOUT1_0 NMOS01_TPS2HA08
+            
G_U1_U2_G4         U1_U2_GATE1 0 U1_U2_N18815238 0 285u
V_U1_U2_V107         U1_U2_N18806451 0 2.02
V_U1_U2_V105         VOUT1_0 U1_U2_N18805385 0.6
X_U1_U2_U220         VOUT_INT1 U1_U2_GATE1 D_D
G_U1_U2_ABM3I1         0 U1_U2_GATE1 VALUE { IF(V(U1_GATE_DRV1)>0.5 &
+  V(U1_U2_TURN_ON1)<0.5 ,227u,0)    }
V_U1_U2_V108         U1_U2_N004170 VBB_INT 2.1
X_U1_U2_U192         FAULT_SDWN1 U1_U2_N18805959 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U228         DEVICE_EN1 U1_U2_N18805959 U1_GATE_DRV1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U221         U1_U2_N18761008 U1_U2_N18760914 VRON1 0 RVAR PARAMS: 
+  RREF=1
E_E9         LATCH_INT 0 LATCH GND 1
R_R2         DIA_EN GND  1MEG TC=0,0 
X_H2    N730334 N730322 N730236 0 TPS2HB16A-Q1_TRANS_H2 
E_E10         VOUT_INT1 0 VOUT1_0 GND 1
E_E5         SEL1_INT 0 SEL1 GND 1
E_E4         DIA_EN_INT 0 DIA_EN GND 1
R_R8         LATCH GND  1MEG TC=0,0 
X_U2_U11         U2_N520995 UVLO_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U2_U6         LATCH_INT U2_N229416 U2_N6601620 U2_N554751 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_Vuv_hys         U2_N6600500 0 200m
V_U2_V6         U2_N229700 0 2
X_U2_U4         DIA_EN_INT U2_N229700 U2_N6599523 U2_N522261 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V9         U2_N6601620 0 350m
V_U2_V2         U2_N229598 0 2.2
V_U2_V3         U2_N6604303 0 350m
V_U2_V12         U2_N529345 0 2
V_U2_V11         U2_N6603203 0 350m
X_U2_U1         VBB_INT U2_N229598 U2_N6600500 U2_N520995 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V5         U2_N6599523 0 350m
V_U2_V4         U2_N529529 0 2
V_U2_V10         U2_N229416 0 2
X_U2_U16         EN1_SIGNAL EN1_OK ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=5u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
X_U2_U14         U2_N529795 SEL1_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U2_U12         U2_N522261 DIAG_EN_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U2_U9         SEL1_INT U2_N529345 U2_N6603203 U2_N529795 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U2         EN1_INT U2_N529529 U2_N6604303 EN1_SIGNAL COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U13         U2_N554751 LATCH_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
V_U2_V14         U2_N6645923 0 350m
X_U2_U17         SEL2_INT U2_N664670 U2_N6645923 U2_N664654 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U18         U2_N664654 SEL2_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
V_U2_V13         U2_N664670 0 2
X_U2_U20         EN2_SIGNAL EN2_OK ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=5u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
V_U2_V16         U2_N6649913 0 350m
X_U2_U19         EN2_INT U2_N665071 U2_N6649913 EN2_SIGNAL COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V15         U2_N665071 0 2
E_E2         EN1_INT 0 EN1 GND 1
E_E1         VBB_INT 0 VBB GND 1
R_R6         ILIM1 VBB_1  1MEG TC=0,0 
R_R10         ILIM2 VBB_1  1MEG TC=0,0 
X_H3    N736776 N736770 N736656 0 TPS2HB16A-Q1_TRANS_H3 
E_E13         VBB_1 GND VBB GND 1
E_ABM5         CUR_LIM2 0 VALUE { IF(V(N736656)<39.5u |
+  V(N736656)>215.69u,285.2941u,V(N736656))    }
V_V107         N736776 VBB_1 1
R_R9         ILIM2 N736770  1m TC=0,0 
E_E14         VOUT_INT2 0 VOUT2_0 GND 1
R_R11         EN2 GND  1MEG TC=0,0 
E_E15         EN2_INT 0 EN2 GND 1
R_R12         SEL2 GND  1MEG TC=0,0 
E_E16         SEL2_INT 0 SEL2 GND 1
X_U8_U1_U1         VOUT_INT2 U8_U1_N16848383 U8_U1_OPEN_OUT_2 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U1_U34         U8_U1_N16847997 U8_U1_N16848021 U8_U1_N16848046 OPEN_LOAD2
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_U1_E1         U8_U1_N16858696 0 I_SENSE_2 0 {1m/KCL}
X_U8_U1_U44         U8_U1_N16858696 CUR_LIM2 U8_U1_N16858914 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U1_U9         U8_U1_N16847997 U8_U1_N16848021 U8_PULL_UP2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U1_U40         U8_U1_N16858086 U8_U1_N16847997 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=480u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U8_U1_U37         EN2_OK U8_U1_N16858086 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U1_U41         DIAG_EN_OK U8_U1_N16848021 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=15u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U8_U1_U42         U8_U1_OPEN_OUT_2 U8_U1_N16848046 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=20u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U8_U1_U45         U8_U1_N16858914 CL2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
V_U8_U1_V11         U8_U1_N16848383 0 3
G_U8_U2_G29         U8_U2_GATE2 0 FAULT_SDWN2 0 1m
G_U8_U2_G4         U8_U2_GATE2 0 U8_U2_N18815238 0 285u
X_U8_U2_S1    U8_PULL_UP2 0 VBB VOUT2_0 DRIVER2_U8_U2_S1 
V_U8_U2_V105         VOUT2_0 U8_U2_N18805385 0.6
V_U8_U2_V108         U8_U2_N017770 VBB_INT 2.1
X_U8_U2_U192         FAULT_SDWN2 U8_U2_N18805959 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U2_U228         DEVICE_EN2 U8_U2_N18805959 U8_GATE_DRV2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U8_U2_G28         0 U8_U2_GATE2 U8_U2_TURN_ON2 0 29.5u
M_U8_U2_M13         U8_U2_N18760914 U8_U2_GATE2 VOUT2_0 VOUT2_0 NMOS01_TPS2HA08
+            
C_U8_U2_Cgs11         U8_U2_GATE2 0  672p IC=0 
X_U8_U2_U221         U8_U2_N18761008 U8_U2_N18760914 VRON2 0 RVAR PARAMS: 
+  RREF=1
X_U8_U2_U204         U8_U2_N015191 VOUT2_0 D_D
V_U8_U2_V110         VBB U8_U2_N015191 45
X_U8_U2_U205         U8_U2_GATE2 U8_U2_N017770 D_D
V_U8_U2_V109         U8_U2_N18760666 GND 65
X_U8_U2_U224         U8_U2_N18815167 U8_U2_N18815238 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=40u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U8_U2_U220         VOUT_INT2 U8_U2_GATE2 D_D
G_U8_U2_ABM3I1         0 U8_U2_GATE2 VALUE { IF(V(U8_GATE_DRV2)>0.5 &
+  V(U8_U2_TURN_ON2)<0.5 ,227u,0)    }
X_U8_U2_U193         U8_U2_N18805385 VBB D_D1
X_U8_U2_H13    VBB U8_U2_N18761008 I_SENSE_2 0 DRIVER2_U8_U2_H13 
X_U8_U2_U223         U8_U2_N18806492 U8_GATE_DRV2 U8_U2_TURN_ON2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U2_U201         U8_U2_N18806451 U8_U2_VGS2 U8_U2_N18806492 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U2_U25         U8_GATE_DRV2 U8_U2_N18815167 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U2_U206         VBB U8_U2_N18760666 D_D
E_U8_U2_E1         U8_U2_VGS2 0 U8_U2_GATE2 VOUT2_0 1
X_U8_U2_U227         UVLO_OK EN2_OK DEVICE_EN2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U8_U2_V107         U8_U2_N18806451 0 2.02
.PARAM  kcl=102
.ENDS TPS2HB16A-Q1_TRANS
*$
.subckt MUX_U3_S9 1 2 3 4  
S_U3_S9         3 4 1 2 _U3_S9
RS_U3_S9         1 2 1G
.MODEL         _U3_S9 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends MUX_U3_S9
*$
.subckt MUX_U3_S8 1 2 3 4  
S_U3_S8         3 4 1 2 _U3_S8
RS_U3_S8         1 2 1G
.MODEL         _U3_S8 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends MUX_U3_S8
*$
.subckt MUX_U3_S12 1 2 3 4  
S_U3_S12         3 4 1 2 _U3_S12
RS_U3_S12         1 2 1G
.MODEL         _U3_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9
.ends MUX_U3_S12
*$
.subckt MUX_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S1
*$
.subckt MUX_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S2
*$
.subckt MUX_U3_S10 1 2 3 4  
S_U3_S10         3 4 1 2 _U3_S10
RS_U3_S10         1 2 1G
.MODEL         _U3_S10 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S10
*$
.subckt MUX_U3_S13 1 2 3 4  
S_U3_S13         3 4 1 2 _U3_S13
RS_U3_S13         1 2 1G
.MODEL         _U3_S13 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends MUX_U3_S13
*$
.subckt MUX_U3_S14 1 2 3 4  
S_U3_S14         3 4 1 2 _U3_S14
RS_U3_S14         1 2 1G
.MODEL         _U3_S14 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends MUX_U3_S14
*$
.subckt DRIVER1_U1_U2_S1 1 2 3 4  
S_U1_U2_S1         3 4 1 2 _U1_U2_S1
RS_U1_U2_S1         1 2 1G
.MODEL         _U1_U2_S1 VSWITCH Roff=10G Ron=1MEG Voff=0.2V Von=0.8V
.ends DRIVER1_U1_U2_S1
*$
.subckt DRIVER1_U1_U2_H13 1 2 3 4  
H_U1_U2_H13         3 4 VH_U1_U2_H13 1
VH_U1_U2_H13         1 2 0V
.ends DRIVER1_U1_U2_H13
*$
.subckt TPS2HB16A-Q1_TRANS_H2 1 2 3 4  
H_H2         3 4 VH_H2 1
VH_H2         1 2 0V
.ends TPS2HB16A-Q1_TRANS_H2
*$
.subckt TPS2HB16A-Q1_TRANS_H3 1 2 3 4  
H_H3         3 4 VH_H3 1
VH_H3         1 2 0V
.ends TPS2HB16A-Q1_TRANS_H3
*$
.subckt DRIVER2_U8_U2_S1 1 2 3 4  
S_U8_U2_S1         3 4 1 2 _U8_U2_S1
RS_U8_U2_S1         1 2 1G
.MODEL         _U8_U2_S1 VSWITCH Roff=10G Ron=1MEG Voff=0.2V Von=0.8V
.ends DRIVER2_U8_U2_S1
*$
.subckt DRIVER2_U8_U2_H13 1 2 3 4  
H_U8_U2_H13         3 4 VH_U8_U2_H13 1
VH_U8_U2_H13         1 2 0V
.ends DRIVER2_U8_U2_H13
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
rin 201 202 1G
r 301 0 {rref}
fcopy 0 301 vsense 1
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1
vsense 106 102 0
.ENDS RVAR
*$
.model NMOS01_TPS2HA08 nmos
+ vto=2.02
+ kp=156250
+ lambda=0.001
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT PARAMS:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427N  
C_C1         0 MEAS  1.4427N  
E_ABM2         RESET 0 VALUE { IF(V(CH)<0.5,1,0)    }
.MODEL S1 VSWITCH
+ ROFF=1E+009
+ RON=1
+ VOFF=0.25
+ VON=0.75
.ENDS ONE_SHOT
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$