# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Oct 14 21:09:23 2022


##### DESIGN INFO #######################################################

Top View:                "main"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                               Requested     Requested     Clock                                Clock                     Clock
Clock                                               Frequency     Period        Type                                 Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
Interface_SWD|clock_SWCLK_Divided_derived_clock     1.0 MHz       1000.000      derived (from main|system_clock)     Autoconstr_clkgroup_0     10   
main|slow_clock_derived_clock                       1.0 MHz       1000.000      derived (from main|system_clock)     Autoconstr_clkgroup_0     42   
main|system_clock                                   1.0 MHz       1000.000      inferred                             Autoconstr_clkgroup_0     15   
====================================================================================================================================================
