C:/Masters/PCO103ProjetoDeCircuitosIntegradosDigitais/Aula4/4.20/sync_tb_vector.sv {1 {vlog -work work -sv -stats=none C:/Masters/PCO103ProjetoDeCircuitosIntegradosDigitais/Aula4/4.20/sync_tb_vector.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sync_tb_vector

Top level modules:
	sync_tb_vector

} {} {}} C:/Masters/PCO103ProjetoDeCircuitosIntegradosDigitais/Aula4/4.20/sync.sv {1 {vlog -work work -sv -stats=none C:/Masters/PCO103ProjetoDeCircuitosIntegradosDigitais/Aula4/4.20/sync.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sync

Top level modules:
	sync

} {} {}}
