
MCU_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a40  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002b4c  08002b4c  00012b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b74  08002b74  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08002b74  08002b74  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b74  08002b74  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b74  08002b74  00012b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b78  08002b78  00012b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08002b7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000074  08002bf0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  08002bf0  00020188  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000839e  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b7d  00000000  00000000  0002847e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a28  00000000  00000000  0002a000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007bd  00000000  00000000  0002aa28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016ae1  00000000  00000000  0002b1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ba54  00000000  00000000  00041cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00082331  00000000  00000000  0004d71a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000283c  00000000  00000000  000cfa4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000d2288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b34 	.word	0x08002b34

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002b34 	.word	0x08002b34

0800014c <isBTPressed>:
int KeyReg3[NUM_BUTTONS] = {NORMAL_STATE};

int TimeOutForKeyPress[NUM_BUTTONS] =  {500};
int BT_flag[NUM_BUTTONS] = {0};

int isBTPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (BT_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isBTPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isBTPressed+0x22>
		BT_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isBTPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isBTPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000090 	.word	0x20000090

08000180 <subKeyProcess>:

void subKeyProcess(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	//TODO
	//HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	BT_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000090 	.word	0x20000090

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e06e      	b.n	800028a <getKeyInput+0xea>
		KeyReg2[i] = KeyReg1[i];
 80001ac:	4a3b      	ldr	r2, [pc, #236]	; (800029c <getKeyInput+0xfc>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	493a      	ldr	r1, [pc, #232]	; (80002a0 <getKeyInput+0x100>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001bc:	4a39      	ldr	r2, [pc, #228]	; (80002a4 <getKeyInput+0x104>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4935      	ldr	r1, [pc, #212]	; (800029c <getKeyInput+0xfc>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//Add your button here
		KeyReg0[i] = HAL_GPIO_ReadPin(btPort[i], btArr[i]);
 80001cc:	4a36      	ldr	r2, [pc, #216]	; (80002a8 <getKeyInput+0x108>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	4935      	ldr	r1, [pc, #212]	; (80002ac <getKeyInput+0x10c>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001dc:	4619      	mov	r1, r3
 80001de:	4610      	mov	r0, r2
 80001e0:	f001 fc6e 	bl	8001ac0 <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4619      	mov	r1, r3
 80001e8:	4a2e      	ldr	r2, [pc, #184]	; (80002a4 <getKeyInput+0x104>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001f0:	4a2a      	ldr	r2, [pc, #168]	; (800029c <getKeyInput+0xfc>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	492a      	ldr	r1, [pc, #168]	; (80002a4 <getKeyInput+0x104>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d13f      	bne.n	8000284 <getKeyInput+0xe4>
 8000204:	4a25      	ldr	r2, [pc, #148]	; (800029c <getKeyInput+0xfc>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4924      	ldr	r1, [pc, #144]	; (80002a0 <getKeyInput+0x100>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d135      	bne.n	8000284 <getKeyInput+0xe4>
			if (KeyReg2[i] != KeyReg3[i]){
 8000218:	4a21      	ldr	r2, [pc, #132]	; (80002a0 <getKeyInput+0x100>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4923      	ldr	r1, [pc, #140]	; (80002b0 <getKeyInput+0x110>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d017      	beq.n	800025c <getKeyInput+0xbc>
				KeyReg3[i] = KeyReg2[i];
 800022c:	4a1c      	ldr	r2, [pc, #112]	; (80002a0 <getKeyInput+0x100>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	491e      	ldr	r1, [pc, #120]	; (80002b0 <getKeyInput+0x110>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE){
 800023c:	4a1c      	ldr	r2, [pc, #112]	; (80002b0 <getKeyInput+0x110>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d11d      	bne.n	8000284 <getKeyInput+0xe4>
						TimeOutForKeyPress[i] = 500;
 8000248:	4a1a      	ldr	r2, [pc, #104]	; (80002b4 <getKeyInput+0x114>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000250:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						subKeyProcess(i);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f7ff ff93 	bl	8000180 <subKeyProcess>
 800025a:	e013      	b.n	8000284 <getKeyInput+0xe4>
				}
			}else{
				TimeOutForKeyPress[i]--;
 800025c:	4a15      	ldr	r2, [pc, #84]	; (80002b4 <getKeyInput+0x114>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000264:	1e5a      	subs	r2, r3, #1
 8000266:	4913      	ldr	r1, [pc, #76]	; (80002b4 <getKeyInput+0x114>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 800026e:	4a11      	ldr	r2, [pc, #68]	; (80002b4 <getKeyInput+0x114>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d104      	bne.n	8000284 <getKeyInput+0xe4>
					KeyReg3[i] = NORMAL_STATE;
 800027a:	4a0d      	ldr	r2, [pc, #52]	; (80002b0 <getKeyInput+0x110>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2101      	movs	r1, #1
 8000280:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_BUTTONS; i++){
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	3301      	adds	r3, #1
 8000288:	607b      	str	r3, [r7, #4]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2b02      	cmp	r3, #2
 800028e:	dd8d      	ble.n	80001ac <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000290:	bf00      	nop
 8000292:	bf00      	nop
 8000294:	3708      	adds	r7, #8
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	20000020 	.word	0x20000020
 80002a0:	2000002c 	.word	0x2000002c
 80002a4:	20000014 	.word	0x20000014
 80002a8:	20000008 	.word	0x20000008
 80002ac:	20000000 	.word	0x20000000
 80002b0:	20000038 	.word	0x20000038
 80002b4:	20000044 	.word	0x20000044

080002b8 <fsm_automatic_run>:
#include "global.h"

int counter1 = 0;
int counter2 = 0;

void fsm_automatic_run(){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	switch(status){
 80002bc:	4b7d      	ldr	r3, [pc, #500]	; (80004b4 <fsm_automatic_run+0x1fc>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	3b01      	subs	r3, #1
 80002c2:	2b04      	cmp	r3, #4
 80002c4:	f200 81d6 	bhi.w	8000674 <fsm_automatic_run+0x3bc>
 80002c8:	a201      	add	r2, pc, #4	; (adr r2, 80002d0 <fsm_automatic_run+0x18>)
 80002ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ce:	bf00      	nop
 80002d0:	080002e5 	.word	0x080002e5
 80002d4:	08000323 	.word	0x08000323
 80002d8:	080003eb 	.word	0x080003eb
 80002dc:	080004d9 	.word	0x080004d9
 80002e0:	080005a7 	.word	0x080005a7
	case INIT:
		status = AUTO_RED;
 80002e4:	4b73      	ldr	r3, [pc, #460]	; (80004b4 <fsm_automatic_run+0x1fc>)
 80002e6:	2202      	movs	r2, #2
 80002e8:	601a      	str	r2, [r3, #0]
		setTimer(3000, 0);
 80002ea:	2100      	movs	r1, #0
 80002ec:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80002f0:	f001 f80e 	bl	8001310 <setTimer>
		setTimer(500, 1);
 80002f4:	2101      	movs	r1, #1
 80002f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002fa:	f001 f809 	bl	8001310 <setTimer>
		setTimer(100, 2);
 80002fe:	2102      	movs	r1, #2
 8000300:	2064      	movs	r0, #100	; 0x64
 8000302:	f001 f805 	bl	8001310 <setTimer>
		setTimer(1000, 3);
 8000306:	2103      	movs	r1, #3
 8000308:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800030c:	f001 f800 	bl	8001310 <setTimer>
		counter1 = red;
 8000310:	4b69      	ldr	r3, [pc, #420]	; (80004b8 <fsm_automatic_run+0x200>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a69      	ldr	r2, [pc, #420]	; (80004bc <fsm_automatic_run+0x204>)
 8000316:	6013      	str	r3, [r2, #0]
		counter2 = green;
 8000318:	4b69      	ldr	r3, [pc, #420]	; (80004c0 <fsm_automatic_run+0x208>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a69      	ldr	r2, [pc, #420]	; (80004c4 <fsm_automatic_run+0x20c>)
 800031e:	6013      	str	r3, [r2, #0]
		break;
 8000320:	e1b1      	b.n	8000686 <fsm_automatic_run+0x3ce>
	case AUTO_RED:
		controlTrafficLights(0, RED);
 8000322:	2100      	movs	r1, #0
 8000324:	2000      	movs	r0, #0
 8000326:	f000 fddd 	bl	8000ee4 <controlTrafficLights>
		controlTrafficLights(1, GREEN);
 800032a:	2101      	movs	r1, #1
 800032c:	2001      	movs	r0, #1
 800032e:	f000 fdd9 	bl	8000ee4 <controlTrafficLights>
		if(timer_flag[0] == 1){
 8000332:	4b65      	ldr	r3, [pc, #404]	; (80004c8 <fsm_automatic_run+0x210>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d10b      	bne.n	8000352 <fsm_automatic_run+0x9a>
			status = AUTO_RED1_AMBER2;
 800033a:	4b5e      	ldr	r3, [pc, #376]	; (80004b4 <fsm_automatic_run+0x1fc>)
 800033c:	2205      	movs	r2, #5
 800033e:	601a      	str	r2, [r3, #0]
			counter2 = amber;
 8000340:	4b62      	ldr	r3, [pc, #392]	; (80004cc <fsm_automatic_run+0x214>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a5f      	ldr	r2, [pc, #380]	; (80004c4 <fsm_automatic_run+0x20c>)
 8000346:	6013      	str	r3, [r2, #0]
			setTimer(2000, 0);
 8000348:	2100      	movs	r1, #0
 800034a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800034e:	f000 ffdf 	bl	8001310 <setTimer>
		}
		if(timer_flag[1] == 1){
 8000352:	4b5d      	ldr	r3, [pc, #372]	; (80004c8 <fsm_automatic_run+0x210>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	2b01      	cmp	r3, #1
 8000358:	d10c      	bne.n	8000374 <fsm_automatic_run+0xbc>
			updateCounterBuffer(counter1, counter2);
 800035a:	4b58      	ldr	r3, [pc, #352]	; (80004bc <fsm_automatic_run+0x204>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	4a59      	ldr	r2, [pc, #356]	; (80004c4 <fsm_automatic_run+0x20c>)
 8000360:	6812      	ldr	r2, [r2, #0]
 8000362:	4611      	mov	r1, r2
 8000364:	4618      	mov	r0, r3
 8000366:	f000 fd81 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 800036a:	2101      	movs	r1, #1
 800036c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000370:	f000 ffce 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000374:	4b54      	ldr	r3, [pc, #336]	; (80004c8 <fsm_automatic_run+0x210>)
 8000376:	689b      	ldr	r3, [r3, #8]
 8000378:	2b01      	cmp	r3, #1
 800037a:	d116      	bne.n	80003aa <fsm_automatic_run+0xf2>
			setTimer(100, 2);
 800037c:	2102      	movs	r1, #2
 800037e:	2064      	movs	r0, #100	; 0x64
 8000380:	f000 ffc6 	bl	8001310 <setTimer>
			update7SEG(index_led);
 8000384:	4b52      	ldr	r3, [pc, #328]	; (80004d0 <fsm_automatic_run+0x218>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4618      	mov	r0, r3
 800038a:	f000 fcd1 	bl	8000d30 <update7SEG>
			index_led++;
 800038e:	4b50      	ldr	r3, [pc, #320]	; (80004d0 <fsm_automatic_run+0x218>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	3301      	adds	r3, #1
 8000394:	4a4e      	ldr	r2, [pc, #312]	; (80004d0 <fsm_automatic_run+0x218>)
 8000396:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000398:	4b4d      	ldr	r3, [pc, #308]	; (80004d0 <fsm_automatic_run+0x218>)
 800039a:	681a      	ldr	r2, [r3, #0]
 800039c:	4b4d      	ldr	r3, [pc, #308]	; (80004d4 <fsm_automatic_run+0x21c>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	429a      	cmp	r2, r3
 80003a2:	db02      	blt.n	80003aa <fsm_automatic_run+0xf2>
 80003a4:	4b4a      	ldr	r3, [pc, #296]	; (80004d0 <fsm_automatic_run+0x218>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 80003aa:	4b47      	ldr	r3, [pc, #284]	; (80004c8 <fsm_automatic_run+0x210>)
 80003ac:	68db      	ldr	r3, [r3, #12]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	d10e      	bne.n	80003d0 <fsm_automatic_run+0x118>
			counter1--;
 80003b2:	4b42      	ldr	r3, [pc, #264]	; (80004bc <fsm_automatic_run+0x204>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	3b01      	subs	r3, #1
 80003b8:	4a40      	ldr	r2, [pc, #256]	; (80004bc <fsm_automatic_run+0x204>)
 80003ba:	6013      	str	r3, [r2, #0]
			counter2--;
 80003bc:	4b41      	ldr	r3, [pc, #260]	; (80004c4 <fsm_automatic_run+0x20c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3b01      	subs	r3, #1
 80003c2:	4a40      	ldr	r2, [pc, #256]	; (80004c4 <fsm_automatic_run+0x20c>)
 80003c4:	6013      	str	r3, [r2, #0]
			setTimer(1000, 3);
 80003c6:	2103      	movs	r1, #3
 80003c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003cc:	f000 ffa0 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 80003d0:	2000      	movs	r0, #0
 80003d2:	f7ff febb 	bl	800014c <isBTPressed>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b01      	cmp	r3, #1
 80003da:	f040 814d 	bne.w	8000678 <fsm_automatic_run+0x3c0>
			status = MANUAL_INIT;
 80003de:	4b35      	ldr	r3, [pc, #212]	; (80004b4 <fsm_automatic_run+0x1fc>)
 80003e0:	2206      	movs	r2, #6
 80003e2:	601a      	str	r2, [r3, #0]
			clearTrafficLights();
 80003e4:	f000 fe12 	bl	800100c <clearTrafficLights>
		}
		break;
 80003e8:	e146      	b.n	8000678 <fsm_automatic_run+0x3c0>
	case AUTO_GREEN:
		controlTrafficLights(0, GREEN);
 80003ea:	2101      	movs	r1, #1
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 fd79 	bl	8000ee4 <controlTrafficLights>
		controlTrafficLights(1, RED);
 80003f2:	2100      	movs	r1, #0
 80003f4:	2001      	movs	r0, #1
 80003f6:	f000 fd75 	bl	8000ee4 <controlTrafficLights>
		if(timer_flag[0] == 1){
 80003fa:	4b33      	ldr	r3, [pc, #204]	; (80004c8 <fsm_automatic_run+0x210>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2b01      	cmp	r3, #1
 8000400:	d10b      	bne.n	800041a <fsm_automatic_run+0x162>
			counter1 = amber;
 8000402:	4b32      	ldr	r3, [pc, #200]	; (80004cc <fsm_automatic_run+0x214>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4a2d      	ldr	r2, [pc, #180]	; (80004bc <fsm_automatic_run+0x204>)
 8000408:	6013      	str	r3, [r2, #0]
			status = AUTO_AMBER;
 800040a:	4b2a      	ldr	r3, [pc, #168]	; (80004b4 <fsm_automatic_run+0x1fc>)
 800040c:	2204      	movs	r2, #4
 800040e:	601a      	str	r2, [r3, #0]
			setTimer(2000, 0);
 8000410:	2100      	movs	r1, #0
 8000412:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000416:	f000 ff7b 	bl	8001310 <setTimer>
		}
		if(timer_flag[1] == 1){
 800041a:	4b2b      	ldr	r3, [pc, #172]	; (80004c8 <fsm_automatic_run+0x210>)
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	2b01      	cmp	r3, #1
 8000420:	d10c      	bne.n	800043c <fsm_automatic_run+0x184>
			updateCounterBuffer(counter1, counter2);
 8000422:	4b26      	ldr	r3, [pc, #152]	; (80004bc <fsm_automatic_run+0x204>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a27      	ldr	r2, [pc, #156]	; (80004c4 <fsm_automatic_run+0x20c>)
 8000428:	6812      	ldr	r2, [r2, #0]
 800042a:	4611      	mov	r1, r2
 800042c:	4618      	mov	r0, r3
 800042e:	f000 fd1d 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 8000432:	2101      	movs	r1, #1
 8000434:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000438:	f000 ff6a 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 800043c:	4b22      	ldr	r3, [pc, #136]	; (80004c8 <fsm_automatic_run+0x210>)
 800043e:	689b      	ldr	r3, [r3, #8]
 8000440:	2b01      	cmp	r3, #1
 8000442:	d116      	bne.n	8000472 <fsm_automatic_run+0x1ba>
			setTimer(100, 2);
 8000444:	2102      	movs	r1, #2
 8000446:	2064      	movs	r0, #100	; 0x64
 8000448:	f000 ff62 	bl	8001310 <setTimer>
			update7SEG(index_led);
 800044c:	4b20      	ldr	r3, [pc, #128]	; (80004d0 <fsm_automatic_run+0x218>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4618      	mov	r0, r3
 8000452:	f000 fc6d 	bl	8000d30 <update7SEG>
			index_led++;
 8000456:	4b1e      	ldr	r3, [pc, #120]	; (80004d0 <fsm_automatic_run+0x218>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	3301      	adds	r3, #1
 800045c:	4a1c      	ldr	r2, [pc, #112]	; (80004d0 <fsm_automatic_run+0x218>)
 800045e:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000460:	4b1b      	ldr	r3, [pc, #108]	; (80004d0 <fsm_automatic_run+0x218>)
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	4b1b      	ldr	r3, [pc, #108]	; (80004d4 <fsm_automatic_run+0x21c>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	429a      	cmp	r2, r3
 800046a:	db02      	blt.n	8000472 <fsm_automatic_run+0x1ba>
 800046c:	4b18      	ldr	r3, [pc, #96]	; (80004d0 <fsm_automatic_run+0x218>)
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 8000472:	4b15      	ldr	r3, [pc, #84]	; (80004c8 <fsm_automatic_run+0x210>)
 8000474:	68db      	ldr	r3, [r3, #12]
 8000476:	2b01      	cmp	r3, #1
 8000478:	d10e      	bne.n	8000498 <fsm_automatic_run+0x1e0>
			counter1--;
 800047a:	4b10      	ldr	r3, [pc, #64]	; (80004bc <fsm_automatic_run+0x204>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	3b01      	subs	r3, #1
 8000480:	4a0e      	ldr	r2, [pc, #56]	; (80004bc <fsm_automatic_run+0x204>)
 8000482:	6013      	str	r3, [r2, #0]
			counter2--;
 8000484:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <fsm_automatic_run+0x20c>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	3b01      	subs	r3, #1
 800048a:	4a0e      	ldr	r2, [pc, #56]	; (80004c4 <fsm_automatic_run+0x20c>)
 800048c:	6013      	str	r3, [r2, #0]
			setTimer(1000, 3);
 800048e:	2103      	movs	r1, #3
 8000490:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000494:	f000 ff3c 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 8000498:	2000      	movs	r0, #0
 800049a:	f7ff fe57 	bl	800014c <isBTPressed>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b01      	cmp	r3, #1
 80004a2:	f040 80eb 	bne.w	800067c <fsm_automatic_run+0x3c4>
			status = MANUAL_INIT;
 80004a6:	4b03      	ldr	r3, [pc, #12]	; (80004b4 <fsm_automatic_run+0x1fc>)
 80004a8:	2206      	movs	r2, #6
 80004aa:	601a      	str	r2, [r3, #0]
			clearTrafficLights();
 80004ac:	f000 fdae 	bl	800100c <clearTrafficLights>
		}
		break;
 80004b0:	e0e4      	b.n	800067c <fsm_automatic_run+0x3c4>
 80004b2:	bf00      	nop
 80004b4:	200000a4 	.word	0x200000a4
 80004b8:	2000005c 	.word	0x2000005c
 80004bc:	2000009c 	.word	0x2000009c
 80004c0:	20000060 	.word	0x20000060
 80004c4:	200000a0 	.word	0x200000a0
 80004c8:	20000144 	.word	0x20000144
 80004cc:	20000064 	.word	0x20000064
 80004d0:	200000b8 	.word	0x200000b8
 80004d4:	08002b4c 	.word	0x08002b4c
	case AUTO_AMBER:
		controlTrafficLights(0, AMBER);
 80004d8:	2102      	movs	r1, #2
 80004da:	2000      	movs	r0, #0
 80004dc:	f000 fd02 	bl	8000ee4 <controlTrafficLights>
		controlTrafficLights(1, RED);
 80004e0:	2100      	movs	r1, #0
 80004e2:	2001      	movs	r0, #1
 80004e4:	f000 fcfe 	bl	8000ee4 <controlTrafficLights>
		if(timer_flag[0] == 1){
 80004e8:	4b68      	ldr	r3, [pc, #416]	; (800068c <fsm_automatic_run+0x3d4>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d10f      	bne.n	8000510 <fsm_automatic_run+0x258>
			counter1 = red;
 80004f0:	4b67      	ldr	r3, [pc, #412]	; (8000690 <fsm_automatic_run+0x3d8>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a67      	ldr	r2, [pc, #412]	; (8000694 <fsm_automatic_run+0x3dc>)
 80004f6:	6013      	str	r3, [r2, #0]
			counter2 = green;
 80004f8:	4b67      	ldr	r3, [pc, #412]	; (8000698 <fsm_automatic_run+0x3e0>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a67      	ldr	r2, [pc, #412]	; (800069c <fsm_automatic_run+0x3e4>)
 80004fe:	6013      	str	r3, [r2, #0]
			status = AUTO_RED;
 8000500:	4b67      	ldr	r3, [pc, #412]	; (80006a0 <fsm_automatic_run+0x3e8>)
 8000502:	2202      	movs	r2, #2
 8000504:	601a      	str	r2, [r3, #0]
			setTimer(5000, 0);
 8000506:	2100      	movs	r1, #0
 8000508:	f241 3088 	movw	r0, #5000	; 0x1388
 800050c:	f000 ff00 	bl	8001310 <setTimer>
		}
		if(timer_flag[1] == 1){
 8000510:	4b5e      	ldr	r3, [pc, #376]	; (800068c <fsm_automatic_run+0x3d4>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	2b01      	cmp	r3, #1
 8000516:	d10c      	bne.n	8000532 <fsm_automatic_run+0x27a>
			updateCounterBuffer(counter1, counter2);
 8000518:	4b5e      	ldr	r3, [pc, #376]	; (8000694 <fsm_automatic_run+0x3dc>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a5f      	ldr	r2, [pc, #380]	; (800069c <fsm_automatic_run+0x3e4>)
 800051e:	6812      	ldr	r2, [r2, #0]
 8000520:	4611      	mov	r1, r2
 8000522:	4618      	mov	r0, r3
 8000524:	f000 fca2 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 8000528:	2101      	movs	r1, #1
 800052a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800052e:	f000 feef 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000532:	4b56      	ldr	r3, [pc, #344]	; (800068c <fsm_automatic_run+0x3d4>)
 8000534:	689b      	ldr	r3, [r3, #8]
 8000536:	2b01      	cmp	r3, #1
 8000538:	d116      	bne.n	8000568 <fsm_automatic_run+0x2b0>
			setTimer(100, 2);
 800053a:	2102      	movs	r1, #2
 800053c:	2064      	movs	r0, #100	; 0x64
 800053e:	f000 fee7 	bl	8001310 <setTimer>
			update7SEG(index_led);
 8000542:	4b58      	ldr	r3, [pc, #352]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4618      	mov	r0, r3
 8000548:	f000 fbf2 	bl	8000d30 <update7SEG>
			index_led++;
 800054c:	4b55      	ldr	r3, [pc, #340]	; (80006a4 <fsm_automatic_run+0x3ec>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	3301      	adds	r3, #1
 8000552:	4a54      	ldr	r2, [pc, #336]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000554:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000556:	4b53      	ldr	r3, [pc, #332]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	4b53      	ldr	r3, [pc, #332]	; (80006a8 <fsm_automatic_run+0x3f0>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	429a      	cmp	r2, r3
 8000560:	db02      	blt.n	8000568 <fsm_automatic_run+0x2b0>
 8000562:	4b50      	ldr	r3, [pc, #320]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 8000568:	4b48      	ldr	r3, [pc, #288]	; (800068c <fsm_automatic_run+0x3d4>)
 800056a:	68db      	ldr	r3, [r3, #12]
 800056c:	2b01      	cmp	r3, #1
 800056e:	d10e      	bne.n	800058e <fsm_automatic_run+0x2d6>
			counter1--;
 8000570:	4b48      	ldr	r3, [pc, #288]	; (8000694 <fsm_automatic_run+0x3dc>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	3b01      	subs	r3, #1
 8000576:	4a47      	ldr	r2, [pc, #284]	; (8000694 <fsm_automatic_run+0x3dc>)
 8000578:	6013      	str	r3, [r2, #0]
			counter2--;
 800057a:	4b48      	ldr	r3, [pc, #288]	; (800069c <fsm_automatic_run+0x3e4>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	3b01      	subs	r3, #1
 8000580:	4a46      	ldr	r2, [pc, #280]	; (800069c <fsm_automatic_run+0x3e4>)
 8000582:	6013      	str	r3, [r2, #0]
			setTimer(1000, 3);
 8000584:	2103      	movs	r1, #3
 8000586:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800058a:	f000 fec1 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 800058e:	2000      	movs	r0, #0
 8000590:	f7ff fddc 	bl	800014c <isBTPressed>
 8000594:	4603      	mov	r3, r0
 8000596:	2b01      	cmp	r3, #1
 8000598:	d172      	bne.n	8000680 <fsm_automatic_run+0x3c8>
			status = MANUAL_INIT;
 800059a:	4b41      	ldr	r3, [pc, #260]	; (80006a0 <fsm_automatic_run+0x3e8>)
 800059c:	2206      	movs	r2, #6
 800059e:	601a      	str	r2, [r3, #0]
			clearTrafficLights();
 80005a0:	f000 fd34 	bl	800100c <clearTrafficLights>
		}
		break;
 80005a4:	e06c      	b.n	8000680 <fsm_automatic_run+0x3c8>
	case AUTO_RED1_AMBER2:
		controlTrafficLights(0, RED);
 80005a6:	2100      	movs	r1, #0
 80005a8:	2000      	movs	r0, #0
 80005aa:	f000 fc9b 	bl	8000ee4 <controlTrafficLights>
		controlTrafficLights(1, AMBER);
 80005ae:	2102      	movs	r1, #2
 80005b0:	2001      	movs	r0, #1
 80005b2:	f000 fc97 	bl	8000ee4 <controlTrafficLights>
		if(timer_flag[0] == 1){
 80005b6:	4b35      	ldr	r3, [pc, #212]	; (800068c <fsm_automatic_run+0x3d4>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d10f      	bne.n	80005de <fsm_automatic_run+0x326>
			counter1 = green;
 80005be:	4b36      	ldr	r3, [pc, #216]	; (8000698 <fsm_automatic_run+0x3e0>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a34      	ldr	r2, [pc, #208]	; (8000694 <fsm_automatic_run+0x3dc>)
 80005c4:	6013      	str	r3, [r2, #0]
			counter2 = red;
 80005c6:	4b32      	ldr	r3, [pc, #200]	; (8000690 <fsm_automatic_run+0x3d8>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a34      	ldr	r2, [pc, #208]	; (800069c <fsm_automatic_run+0x3e4>)
 80005cc:	6013      	str	r3, [r2, #0]
			status = AUTO_GREEN;
 80005ce:	4b34      	ldr	r3, [pc, #208]	; (80006a0 <fsm_automatic_run+0x3e8>)
 80005d0:	2203      	movs	r2, #3
 80005d2:	601a      	str	r2, [r3, #0]
			setTimer(3000, 0);
 80005d4:	2100      	movs	r1, #0
 80005d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005da:	f000 fe99 	bl	8001310 <setTimer>
		}
		if(timer_flag[1] == 1){
 80005de:	4b2b      	ldr	r3, [pc, #172]	; (800068c <fsm_automatic_run+0x3d4>)
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d10c      	bne.n	8000600 <fsm_automatic_run+0x348>
			updateCounterBuffer(counter1, counter2);
 80005e6:	4b2b      	ldr	r3, [pc, #172]	; (8000694 <fsm_automatic_run+0x3dc>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a2c      	ldr	r2, [pc, #176]	; (800069c <fsm_automatic_run+0x3e4>)
 80005ec:	6812      	ldr	r2, [r2, #0]
 80005ee:	4611      	mov	r1, r2
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fc3b 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 80005f6:	2101      	movs	r1, #1
 80005f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005fc:	f000 fe88 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000600:	4b22      	ldr	r3, [pc, #136]	; (800068c <fsm_automatic_run+0x3d4>)
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d116      	bne.n	8000636 <fsm_automatic_run+0x37e>
			setTimer(100, 2);
 8000608:	2102      	movs	r1, #2
 800060a:	2064      	movs	r0, #100	; 0x64
 800060c:	f000 fe80 	bl	8001310 <setTimer>
			update7SEG(index_led);
 8000610:	4b24      	ldr	r3, [pc, #144]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4618      	mov	r0, r3
 8000616:	f000 fb8b 	bl	8000d30 <update7SEG>
			index_led++;
 800061a:	4b22      	ldr	r3, [pc, #136]	; (80006a4 <fsm_automatic_run+0x3ec>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	3301      	adds	r3, #1
 8000620:	4a20      	ldr	r2, [pc, #128]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000622:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000626:	681a      	ldr	r2, [r3, #0]
 8000628:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <fsm_automatic_run+0x3f0>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	429a      	cmp	r2, r3
 800062e:	db02      	blt.n	8000636 <fsm_automatic_run+0x37e>
 8000630:	4b1c      	ldr	r3, [pc, #112]	; (80006a4 <fsm_automatic_run+0x3ec>)
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 8000636:	4b15      	ldr	r3, [pc, #84]	; (800068c <fsm_automatic_run+0x3d4>)
 8000638:	68db      	ldr	r3, [r3, #12]
 800063a:	2b01      	cmp	r3, #1
 800063c:	d10e      	bne.n	800065c <fsm_automatic_run+0x3a4>
			counter1--;
 800063e:	4b15      	ldr	r3, [pc, #84]	; (8000694 <fsm_automatic_run+0x3dc>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a13      	ldr	r2, [pc, #76]	; (8000694 <fsm_automatic_run+0x3dc>)
 8000646:	6013      	str	r3, [r2, #0]
			counter2--;
 8000648:	4b14      	ldr	r3, [pc, #80]	; (800069c <fsm_automatic_run+0x3e4>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3b01      	subs	r3, #1
 800064e:	4a13      	ldr	r2, [pc, #76]	; (800069c <fsm_automatic_run+0x3e4>)
 8000650:	6013      	str	r3, [r2, #0]
			setTimer(1000, 3);
 8000652:	2103      	movs	r1, #3
 8000654:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000658:	f000 fe5a 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 800065c:	2000      	movs	r0, #0
 800065e:	f7ff fd75 	bl	800014c <isBTPressed>
 8000662:	4603      	mov	r3, r0
 8000664:	2b01      	cmp	r3, #1
 8000666:	d10d      	bne.n	8000684 <fsm_automatic_run+0x3cc>
			status = MANUAL_INIT;
 8000668:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <fsm_automatic_run+0x3e8>)
 800066a:	2206      	movs	r2, #6
 800066c:	601a      	str	r2, [r3, #0]
			clearTrafficLights();
 800066e:	f000 fccd 	bl	800100c <clearTrafficLights>
		}
		break;
 8000672:	e007      	b.n	8000684 <fsm_automatic_run+0x3cc>
	default:
		break;
 8000674:	bf00      	nop
 8000676:	e006      	b.n	8000686 <fsm_automatic_run+0x3ce>
		break;
 8000678:	bf00      	nop
 800067a:	e004      	b.n	8000686 <fsm_automatic_run+0x3ce>
		break;
 800067c:	bf00      	nop
 800067e:	e002      	b.n	8000686 <fsm_automatic_run+0x3ce>
		break;
 8000680:	bf00      	nop
 8000682:	e000      	b.n	8000686 <fsm_automatic_run+0x3ce>
		break;
 8000684:	bf00      	nop
	}
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000144 	.word	0x20000144
 8000690:	2000005c 	.word	0x2000005c
 8000694:	2000009c 	.word	0x2000009c
 8000698:	20000060 	.word	0x20000060
 800069c:	200000a0 	.word	0x200000a0
 80006a0:	200000a4 	.word	0x200000a4
 80006a4:	200000b8 	.word	0x200000b8
 80006a8:	08002b4c 	.word	0x08002b4c

080006ac <ledBalance>:

int redTemp = 1;
int greenTemp = 1;
int amberTemp = 1;

void ledBalance(){
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
	if(red == (green + amber)) return;
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <ledBalance+0x50>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <ledBalance+0x54>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	441a      	add	r2, r3
 80006ba:	4b12      	ldr	r3, [pc, #72]	; (8000704 <ledBalance+0x58>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	429a      	cmp	r2, r3
 80006c0:	d018      	beq.n	80006f4 <ledBalance+0x48>
	else if(red > (green + amber)){
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <ledBalance+0x50>)
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <ledBalance+0x54>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	441a      	add	r2, r3
 80006cc:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <ledBalance+0x58>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	da07      	bge.n	80006e4 <ledBalance+0x38>
		red = green + amber;
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <ledBalance+0x50>)
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <ledBalance+0x54>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4413      	add	r3, r2
 80006de:	4a09      	ldr	r2, [pc, #36]	; (8000704 <ledBalance+0x58>)
 80006e0:	6013      	str	r3, [r2, #0]
 80006e2:	e008      	b.n	80006f6 <ledBalance+0x4a>
	}
	else{
		green = red - amber;
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <ledBalance+0x58>)
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	4b05      	ldr	r3, [pc, #20]	; (8000700 <ledBalance+0x54>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	4a03      	ldr	r2, [pc, #12]	; (80006fc <ledBalance+0x50>)
 80006f0:	6013      	str	r3, [r2, #0]
 80006f2:	e000      	b.n	80006f6 <ledBalance+0x4a>
	if(red == (green + amber)) return;
 80006f4:	bf00      	nop
	}
}
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr
 80006fc:	20000060 	.word	0x20000060
 8000700:	20000064 	.word	0x20000064
 8000704:	2000005c 	.word	0x2000005c

08000708 <fsm_manual_run>:

void fsm_manual_run(){
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	switch(status){
 800070c:	4ba5      	ldr	r3, [pc, #660]	; (80009a4 <fsm_manual_run+0x29c>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	3b06      	subs	r3, #6
 8000712:	2b03      	cmp	r3, #3
 8000714:	f200 813c 	bhi.w	8000990 <fsm_manual_run+0x288>
 8000718:	a201      	add	r2, pc, #4	; (adr r2, 8000720 <fsm_manual_run+0x18>)
 800071a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071e:	bf00      	nop
 8000720:	08000731 	.word	0x08000731
 8000724:	08000753 	.word	0x08000753
 8000728:	08000815 	.word	0x08000815
 800072c:	080008d1 	.word	0x080008d1
	case MANUAL_INIT:
		status = MANUAL_RED;
 8000730:	4b9c      	ldr	r3, [pc, #624]	; (80009a4 <fsm_manual_run+0x29c>)
 8000732:	2207      	movs	r2, #7
 8000734:	601a      	str	r2, [r3, #0]
		setTimer(500, 1);
 8000736:	2101      	movs	r1, #1
 8000738:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073c:	f000 fde8 	bl	8001310 <setTimer>
		setTimer(100, 2);
 8000740:	2102      	movs	r1, #2
 8000742:	2064      	movs	r0, #100	; 0x64
 8000744:	f000 fde4 	bl	8001310 <setTimer>
		setTimer(250, 4);
 8000748:	2104      	movs	r1, #4
 800074a:	20fa      	movs	r0, #250	; 0xfa
 800074c:	f000 fde0 	bl	8001310 <setTimer>
		break;
 8000750:	e125      	b.n	800099e <fsm_manual_run+0x296>
	case MANUAL_RED:
		if(timer_flag[1] == 1){
 8000752:	4b95      	ldr	r3, [pc, #596]	; (80009a8 <fsm_manual_run+0x2a0>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	2b01      	cmp	r3, #1
 8000758:	d10a      	bne.n	8000770 <fsm_manual_run+0x68>
			updateCounterBuffer(redTemp, 2);
 800075a:	4b94      	ldr	r3, [pc, #592]	; (80009ac <fsm_manual_run+0x2a4>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2102      	movs	r1, #2
 8000760:	4618      	mov	r0, r3
 8000762:	f000 fb83 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 8000766:	2101      	movs	r1, #1
 8000768:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800076c:	f000 fdd0 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000770:	4b8d      	ldr	r3, [pc, #564]	; (80009a8 <fsm_manual_run+0x2a0>)
 8000772:	689b      	ldr	r3, [r3, #8]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d116      	bne.n	80007a6 <fsm_manual_run+0x9e>
			setTimer(100, 2);
 8000778:	2102      	movs	r1, #2
 800077a:	2064      	movs	r0, #100	; 0x64
 800077c:	f000 fdc8 	bl	8001310 <setTimer>
			update7SEG(index_led);
 8000780:	4b8b      	ldr	r3, [pc, #556]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4618      	mov	r0, r3
 8000786:	f000 fad3 	bl	8000d30 <update7SEG>
			index_led++;
 800078a:	4b89      	ldr	r3, [pc, #548]	; (80009b0 <fsm_manual_run+0x2a8>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	3301      	adds	r3, #1
 8000790:	4a87      	ldr	r2, [pc, #540]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000792:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000794:	4b86      	ldr	r3, [pc, #536]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000796:	681a      	ldr	r2, [r3, #0]
 8000798:	4b86      	ldr	r3, [pc, #536]	; (80009b4 <fsm_manual_run+0x2ac>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	429a      	cmp	r2, r3
 800079e:	db02      	blt.n	80007a6 <fsm_manual_run+0x9e>
 80007a0:	4b83      	ldr	r3, [pc, #524]	; (80009b0 <fsm_manual_run+0x2a8>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 80007a6:	4b80      	ldr	r3, [pc, #512]	; (80009a8 <fsm_manual_run+0x2a0>)
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d105      	bne.n	80007ba <fsm_manual_run+0xb2>
			toggleRedLED();
 80007ae:	f000 fc53 	bl	8001058 <toggleRedLED>
			setTimer(250, 3);
 80007b2:	2103      	movs	r1, #3
 80007b4:	20fa      	movs	r0, #250	; 0xfa
 80007b6:	f000 fdab 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 80007ba:	2000      	movs	r0, #0
 80007bc:	f7ff fcc6 	bl	800014c <isBTPressed>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d108      	bne.n	80007d8 <fsm_manual_run+0xd0>
			status = MANUAL_AMBER;
 80007c6:	4b77      	ldr	r3, [pc, #476]	; (80009a4 <fsm_manual_run+0x29c>)
 80007c8:	2209      	movs	r2, #9
 80007ca:	601a      	str	r2, [r3, #0]
			setTimer(250, 2);
 80007cc:	2102      	movs	r1, #2
 80007ce:	20fa      	movs	r0, #250	; 0xfa
 80007d0:	f000 fd9e 	bl	8001310 <setTimer>
			clearTrafficLights();
 80007d4:	f000 fc1a 	bl	800100c <clearTrafficLights>
		}
		if(isBTPressed(1) == 1){
 80007d8:	2001      	movs	r0, #1
 80007da:	f7ff fcb7 	bl	800014c <isBTPressed>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d10b      	bne.n	80007fc <fsm_manual_run+0xf4>
			redTemp++;
 80007e4:	4b71      	ldr	r3, [pc, #452]	; (80009ac <fsm_manual_run+0x2a4>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	3301      	adds	r3, #1
 80007ea:	4a70      	ldr	r2, [pc, #448]	; (80009ac <fsm_manual_run+0x2a4>)
 80007ec:	6013      	str	r3, [r2, #0]
			if(redTemp > 99) redTemp = 1;
 80007ee:	4b6f      	ldr	r3, [pc, #444]	; (80009ac <fsm_manual_run+0x2a4>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	2b63      	cmp	r3, #99	; 0x63
 80007f4:	dd02      	ble.n	80007fc <fsm_manual_run+0xf4>
 80007f6:	4b6d      	ldr	r3, [pc, #436]	; (80009ac <fsm_manual_run+0x2a4>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	601a      	str	r2, [r3, #0]
		}
		if(isBTPressed(2) == 1){
 80007fc:	2002      	movs	r0, #2
 80007fe:	f7ff fca5 	bl	800014c <isBTPressed>
 8000802:	4603      	mov	r3, r0
 8000804:	2b01      	cmp	r3, #1
 8000806:	f040 80c5 	bne.w	8000994 <fsm_manual_run+0x28c>
			red = redTemp;
 800080a:	4b68      	ldr	r3, [pc, #416]	; (80009ac <fsm_manual_run+0x2a4>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a6a      	ldr	r2, [pc, #424]	; (80009b8 <fsm_manual_run+0x2b0>)
 8000810:	6013      	str	r3, [r2, #0]
		}
		break;
 8000812:	e0bf      	b.n	8000994 <fsm_manual_run+0x28c>
	case MANUAL_GREEN:
		if(timer_flag[1] == 1){
 8000814:	4b64      	ldr	r3, [pc, #400]	; (80009a8 <fsm_manual_run+0x2a0>)
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d10a      	bne.n	8000832 <fsm_manual_run+0x12a>
			updateCounterBuffer(greenTemp, 4);
 800081c:	4b67      	ldr	r3, [pc, #412]	; (80009bc <fsm_manual_run+0x2b4>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2104      	movs	r1, #4
 8000822:	4618      	mov	r0, r3
 8000824:	f000 fb22 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 8000828:	2101      	movs	r1, #1
 800082a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800082e:	f000 fd6f 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 8000832:	4b5d      	ldr	r3, [pc, #372]	; (80009a8 <fsm_manual_run+0x2a0>)
 8000834:	689b      	ldr	r3, [r3, #8]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d116      	bne.n	8000868 <fsm_manual_run+0x160>
			setTimer(100, 2);
 800083a:	2102      	movs	r1, #2
 800083c:	2064      	movs	r0, #100	; 0x64
 800083e:	f000 fd67 	bl	8001310 <setTimer>
			update7SEG(index_led);
 8000842:	4b5b      	ldr	r3, [pc, #364]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4618      	mov	r0, r3
 8000848:	f000 fa72 	bl	8000d30 <update7SEG>
			index_led++;
 800084c:	4b58      	ldr	r3, [pc, #352]	; (80009b0 <fsm_manual_run+0x2a8>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	3301      	adds	r3, #1
 8000852:	4a57      	ldr	r2, [pc, #348]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000854:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000856:	4b56      	ldr	r3, [pc, #344]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	4b56      	ldr	r3, [pc, #344]	; (80009b4 <fsm_manual_run+0x2ac>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	429a      	cmp	r2, r3
 8000860:	db02      	blt.n	8000868 <fsm_manual_run+0x160>
 8000862:	4b53      	ldr	r3, [pc, #332]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 8000868:	4b4f      	ldr	r3, [pc, #316]	; (80009a8 <fsm_manual_run+0x2a0>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d105      	bne.n	800087c <fsm_manual_run+0x174>
			toggleGreenLED();
 8000870:	f000 fc00 	bl	8001074 <toggleGreenLED>
			setTimer(250, 3);
 8000874:	2103      	movs	r1, #3
 8000876:	20fa      	movs	r0, #250	; 0xfa
 8000878:	f000 fd4a 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 800087c:	2000      	movs	r0, #0
 800087e:	f7ff fc65 	bl	800014c <isBTPressed>
 8000882:	4603      	mov	r3, r0
 8000884:	2b01      	cmp	r3, #1
 8000886:	d106      	bne.n	8000896 <fsm_manual_run+0x18e>
			ledBalance();
 8000888:	f7ff ff10 	bl	80006ac <ledBalance>
			clearTrafficLights();
 800088c:	f000 fbbe 	bl	800100c <clearTrafficLights>
			status = INIT;
 8000890:	4b44      	ldr	r3, [pc, #272]	; (80009a4 <fsm_manual_run+0x29c>)
 8000892:	2201      	movs	r2, #1
 8000894:	601a      	str	r2, [r3, #0]
		}
		if(isBTPressed(1) == 1){
 8000896:	2001      	movs	r0, #1
 8000898:	f7ff fc58 	bl	800014c <isBTPressed>
 800089c:	4603      	mov	r3, r0
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d10b      	bne.n	80008ba <fsm_manual_run+0x1b2>
			greenTemp++;
 80008a2:	4b46      	ldr	r3, [pc, #280]	; (80009bc <fsm_manual_run+0x2b4>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	4a44      	ldr	r2, [pc, #272]	; (80009bc <fsm_manual_run+0x2b4>)
 80008aa:	6013      	str	r3, [r2, #0]
			if(greenTemp > 99) greenTemp = 1;
 80008ac:	4b43      	ldr	r3, [pc, #268]	; (80009bc <fsm_manual_run+0x2b4>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	2b63      	cmp	r3, #99	; 0x63
 80008b2:	dd02      	ble.n	80008ba <fsm_manual_run+0x1b2>
 80008b4:	4b41      	ldr	r3, [pc, #260]	; (80009bc <fsm_manual_run+0x2b4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	601a      	str	r2, [r3, #0]
		}
		if(isBTPressed(2) == 1){
 80008ba:	2002      	movs	r0, #2
 80008bc:	f7ff fc46 	bl	800014c <isBTPressed>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d168      	bne.n	8000998 <fsm_manual_run+0x290>
			green = greenTemp;
 80008c6:	4b3d      	ldr	r3, [pc, #244]	; (80009bc <fsm_manual_run+0x2b4>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a3d      	ldr	r2, [pc, #244]	; (80009c0 <fsm_manual_run+0x2b8>)
 80008cc:	6013      	str	r3, [r2, #0]
		}
		break;
 80008ce:	e063      	b.n	8000998 <fsm_manual_run+0x290>
	case MANUAL_AMBER:
		if(timer_flag[1] == 1){
 80008d0:	4b35      	ldr	r3, [pc, #212]	; (80009a8 <fsm_manual_run+0x2a0>)
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d10a      	bne.n	80008ee <fsm_manual_run+0x1e6>
			updateCounterBuffer(amberTemp, 3);
 80008d8:	4b3a      	ldr	r3, [pc, #232]	; (80009c4 <fsm_manual_run+0x2bc>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2103      	movs	r1, #3
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 fac4 	bl	8000e6c <updateCounterBuffer>
			setTimer(500, 1);
 80008e4:	2101      	movs	r1, #1
 80008e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008ea:	f000 fd11 	bl	8001310 <setTimer>
		}
		if(timer_flag[2] == 1){
 80008ee:	4b2e      	ldr	r3, [pc, #184]	; (80009a8 <fsm_manual_run+0x2a0>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d116      	bne.n	8000924 <fsm_manual_run+0x21c>
			setTimer(100, 2);
 80008f6:	2102      	movs	r1, #2
 80008f8:	2064      	movs	r0, #100	; 0x64
 80008fa:	f000 fd09 	bl	8001310 <setTimer>
			update7SEG(index_led);
 80008fe:	4b2c      	ldr	r3, [pc, #176]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4618      	mov	r0, r3
 8000904:	f000 fa14 	bl	8000d30 <update7SEG>
			index_led++;
 8000908:	4b29      	ldr	r3, [pc, #164]	; (80009b0 <fsm_manual_run+0x2a8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	3301      	adds	r3, #1
 800090e:	4a28      	ldr	r2, [pc, #160]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000910:	6013      	str	r3, [r2, #0]
			if(index_led >= MAX_LED){index_led = 0;}
 8000912:	4b27      	ldr	r3, [pc, #156]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	4b27      	ldr	r3, [pc, #156]	; (80009b4 <fsm_manual_run+0x2ac>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	429a      	cmp	r2, r3
 800091c:	db02      	blt.n	8000924 <fsm_manual_run+0x21c>
 800091e:	4b24      	ldr	r3, [pc, #144]	; (80009b0 <fsm_manual_run+0x2a8>)
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[3] == 1){
 8000924:	4b20      	ldr	r3, [pc, #128]	; (80009a8 <fsm_manual_run+0x2a0>)
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d105      	bne.n	8000938 <fsm_manual_run+0x230>
			toggleAmberLED();
 800092c:	f000 fbb2 	bl	8001094 <toggleAmberLED>
			setTimer(250, 3);
 8000930:	2103      	movs	r1, #3
 8000932:	20fa      	movs	r0, #250	; 0xfa
 8000934:	f000 fcec 	bl	8001310 <setTimer>
		}
		if(isBTPressed(0) == 1){
 8000938:	2000      	movs	r0, #0
 800093a:	f7ff fc07 	bl	800014c <isBTPressed>
 800093e:	4603      	mov	r3, r0
 8000940:	2b01      	cmp	r3, #1
 8000942:	d108      	bne.n	8000956 <fsm_manual_run+0x24e>
			status = MANUAL_GREEN;
 8000944:	4b17      	ldr	r3, [pc, #92]	; (80009a4 <fsm_manual_run+0x29c>)
 8000946:	2208      	movs	r2, #8
 8000948:	601a      	str	r2, [r3, #0]
			setTimer(250, 2);
 800094a:	2102      	movs	r1, #2
 800094c:	20fa      	movs	r0, #250	; 0xfa
 800094e:	f000 fcdf 	bl	8001310 <setTimer>
			clearTrafficLights();
 8000952:	f000 fb5b 	bl	800100c <clearTrafficLights>
		}
		if(isBTPressed(1) == 1){
 8000956:	2001      	movs	r0, #1
 8000958:	f7ff fbf8 	bl	800014c <isBTPressed>
 800095c:	4603      	mov	r3, r0
 800095e:	2b01      	cmp	r3, #1
 8000960:	d10b      	bne.n	800097a <fsm_manual_run+0x272>
			amberTemp++;
 8000962:	4b18      	ldr	r3, [pc, #96]	; (80009c4 <fsm_manual_run+0x2bc>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	3301      	adds	r3, #1
 8000968:	4a16      	ldr	r2, [pc, #88]	; (80009c4 <fsm_manual_run+0x2bc>)
 800096a:	6013      	str	r3, [r2, #0]
			if(amberTemp > 99) amberTemp = 1;
 800096c:	4b15      	ldr	r3, [pc, #84]	; (80009c4 <fsm_manual_run+0x2bc>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	2b63      	cmp	r3, #99	; 0x63
 8000972:	dd02      	ble.n	800097a <fsm_manual_run+0x272>
 8000974:	4b13      	ldr	r3, [pc, #76]	; (80009c4 <fsm_manual_run+0x2bc>)
 8000976:	2201      	movs	r2, #1
 8000978:	601a      	str	r2, [r3, #0]
		}
		if(isBTPressed(2) == 1){
 800097a:	2002      	movs	r0, #2
 800097c:	f7ff fbe6 	bl	800014c <isBTPressed>
 8000980:	4603      	mov	r3, r0
 8000982:	2b01      	cmp	r3, #1
 8000984:	d10a      	bne.n	800099c <fsm_manual_run+0x294>
			amber = amberTemp;
 8000986:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <fsm_manual_run+0x2bc>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a0f      	ldr	r2, [pc, #60]	; (80009c8 <fsm_manual_run+0x2c0>)
 800098c:	6013      	str	r3, [r2, #0]
		}
		break;
 800098e:	e005      	b.n	800099c <fsm_manual_run+0x294>
	default:
		break;
 8000990:	bf00      	nop
 8000992:	e004      	b.n	800099e <fsm_manual_run+0x296>
		break;
 8000994:	bf00      	nop
 8000996:	e002      	b.n	800099e <fsm_manual_run+0x296>
		break;
 8000998:	bf00      	nop
 800099a:	e000      	b.n	800099e <fsm_manual_run+0x296>
		break;
 800099c:	bf00      	nop
	}
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200000a4 	.word	0x200000a4
 80009a8:	20000144 	.word	0x20000144
 80009ac:	20000050 	.word	0x20000050
 80009b0:	200000b8 	.word	0x200000b8
 80009b4:	08002b4c 	.word	0x08002b4c
 80009b8:	2000005c 	.word	0x2000005c
 80009bc:	20000054 	.word	0x20000054
 80009c0:	20000060 	.word	0x20000060
 80009c4:	20000058 	.word	0x20000058
 80009c8:	20000064 	.word	0x20000064

080009cc <display7SEG>:
int amber = 2;
const int MAX_LED = 4;
int led_buffer[4] = {0, 0, 0, 0};
int index_led = 0;

void display7SEG(int num){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	// 0/RESET = ON, 1/SET = OFF
	switch(num){
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b09      	cmp	r3, #9
 80009d8:	f200 8180 	bhi.w	8000cdc <display7SEG+0x310>
 80009dc:	a201      	add	r2, pc, #4	; (adr r2, 80009e4 <display7SEG+0x18>)
 80009de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e2:	bf00      	nop
 80009e4:	08000a0d 	.word	0x08000a0d
 80009e8:	08000a55 	.word	0x08000a55
 80009ec:	08000a9d 	.word	0x08000a9d
 80009f0:	08000ae5 	.word	0x08000ae5
 80009f4:	08000b2d 	.word	0x08000b2d
 80009f8:	08000b75 	.word	0x08000b75
 80009fc:	08000bbd 	.word	0x08000bbd
 8000a00:	08000c05 	.word	0x08000c05
 8000a04:	08000c4d 	.word	0x08000c4d
 8000a08:	08000c95 	.word	0x08000c95
	case 0:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2101      	movs	r1, #1
 8000a10:	48c6      	ldr	r0, [pc, #792]	; (8000d2c <display7SEG+0x360>)
 8000a12:	f001 f86c 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2102      	movs	r1, #2
 8000a1a:	48c4      	ldr	r0, [pc, #784]	; (8000d2c <display7SEG+0x360>)
 8000a1c:	f001 f867 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000a20:	2200      	movs	r2, #0
 8000a22:	2104      	movs	r1, #4
 8000a24:	48c1      	ldr	r0, [pc, #772]	; (8000d2c <display7SEG+0x360>)
 8000a26:	f001 f862 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2108      	movs	r1, #8
 8000a2e:	48bf      	ldr	r0, [pc, #764]	; (8000d2c <display7SEG+0x360>)
 8000a30:	f001 f85d 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_RESET);
 8000a34:	2200      	movs	r2, #0
 8000a36:	2110      	movs	r1, #16
 8000a38:	48bc      	ldr	r0, [pc, #752]	; (8000d2c <display7SEG+0x360>)
 8000a3a:	f001 f858 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	48ba      	ldr	r0, [pc, #744]	; (8000d2c <display7SEG+0x360>)
 8000a44:	f001 f853 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	48b7      	ldr	r0, [pc, #732]	; (8000d2c <display7SEG+0x360>)
 8000a4e:	f001 f84e 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000a52:	e167      	b.n	8000d24 <display7SEG+0x358>
	case 1:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	2101      	movs	r1, #1
 8000a58:	48b4      	ldr	r0, [pc, #720]	; (8000d2c <display7SEG+0x360>)
 8000a5a:	f001 f848 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2102      	movs	r1, #2
 8000a62:	48b2      	ldr	r0, [pc, #712]	; (8000d2c <display7SEG+0x360>)
 8000a64:	f001 f843 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000a68:	2200      	movs	r2, #0
 8000a6a:	2104      	movs	r1, #4
 8000a6c:	48af      	ldr	r0, [pc, #700]	; (8000d2c <display7SEG+0x360>)
 8000a6e:	f001 f83e 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	2108      	movs	r1, #8
 8000a76:	48ad      	ldr	r0, [pc, #692]	; (8000d2c <display7SEG+0x360>)
 8000a78:	f001 f839 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	2110      	movs	r1, #16
 8000a80:	48aa      	ldr	r0, [pc, #680]	; (8000d2c <display7SEG+0x360>)
 8000a82:	f001 f834 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_SET);
 8000a86:	2201      	movs	r2, #1
 8000a88:	2120      	movs	r1, #32
 8000a8a:	48a8      	ldr	r0, [pc, #672]	; (8000d2c <display7SEG+0x360>)
 8000a8c:	f001 f82f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_SET);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2140      	movs	r1, #64	; 0x40
 8000a94:	48a5      	ldr	r0, [pc, #660]	; (8000d2c <display7SEG+0x360>)
 8000a96:	f001 f82a 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000a9a:	e143      	b.n	8000d24 <display7SEG+0x358>
	case 2:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2101      	movs	r1, #1
 8000aa0:	48a2      	ldr	r0, [pc, #648]	; (8000d2c <display7SEG+0x360>)
 8000aa2:	f001 f824 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2102      	movs	r1, #2
 8000aaa:	48a0      	ldr	r0, [pc, #640]	; (8000d2c <display7SEG+0x360>)
 8000aac:	f001 f81f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_SET);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	2104      	movs	r1, #4
 8000ab4:	489d      	ldr	r0, [pc, #628]	; (8000d2c <display7SEG+0x360>)
 8000ab6:	f001 f81a 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2108      	movs	r1, #8
 8000abe:	489b      	ldr	r0, [pc, #620]	; (8000d2c <display7SEG+0x360>)
 8000ac0:	f001 f815 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2110      	movs	r1, #16
 8000ac8:	4898      	ldr	r0, [pc, #608]	; (8000d2c <display7SEG+0x360>)
 8000aca:	f001 f810 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_SET);
 8000ace:	2201      	movs	r2, #1
 8000ad0:	2120      	movs	r1, #32
 8000ad2:	4896      	ldr	r0, [pc, #600]	; (8000d2c <display7SEG+0x360>)
 8000ad4:	f001 f80b 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2140      	movs	r1, #64	; 0x40
 8000adc:	4893      	ldr	r0, [pc, #588]	; (8000d2c <display7SEG+0x360>)
 8000ade:	f001 f806 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000ae2:	e11f      	b.n	8000d24 <display7SEG+0x358>
	case 3:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	4890      	ldr	r0, [pc, #576]	; (8000d2c <display7SEG+0x360>)
 8000aea:	f001 f800 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2102      	movs	r1, #2
 8000af2:	488e      	ldr	r0, [pc, #568]	; (8000d2c <display7SEG+0x360>)
 8000af4:	f000 fffb 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2104      	movs	r1, #4
 8000afc:	488b      	ldr	r0, [pc, #556]	; (8000d2c <display7SEG+0x360>)
 8000afe:	f000 fff6 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2108      	movs	r1, #8
 8000b06:	4889      	ldr	r0, [pc, #548]	; (8000d2c <display7SEG+0x360>)
 8000b08:	f000 fff1 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2110      	movs	r1, #16
 8000b10:	4886      	ldr	r0, [pc, #536]	; (8000d2c <display7SEG+0x360>)
 8000b12:	f000 ffec 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_SET);
 8000b16:	2201      	movs	r2, #1
 8000b18:	2120      	movs	r1, #32
 8000b1a:	4884      	ldr	r0, [pc, #528]	; (8000d2c <display7SEG+0x360>)
 8000b1c:	f000 ffe7 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2140      	movs	r1, #64	; 0x40
 8000b24:	4881      	ldr	r0, [pc, #516]	; (8000d2c <display7SEG+0x360>)
 8000b26:	f000 ffe2 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000b2a:	e0fb      	b.n	8000d24 <display7SEG+0x358>
	case 4:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_SET);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2101      	movs	r1, #1
 8000b30:	487e      	ldr	r0, [pc, #504]	; (8000d2c <display7SEG+0x360>)
 8000b32:	f000 ffdc 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2102      	movs	r1, #2
 8000b3a:	487c      	ldr	r0, [pc, #496]	; (8000d2c <display7SEG+0x360>)
 8000b3c:	f000 ffd7 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2104      	movs	r1, #4
 8000b44:	4879      	ldr	r0, [pc, #484]	; (8000d2c <display7SEG+0x360>)
 8000b46:	f000 ffd2 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2108      	movs	r1, #8
 8000b4e:	4877      	ldr	r0, [pc, #476]	; (8000d2c <display7SEG+0x360>)
 8000b50:	f000 ffcd 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	2110      	movs	r1, #16
 8000b58:	4874      	ldr	r0, [pc, #464]	; (8000d2c <display7SEG+0x360>)
 8000b5a:	f000 ffc8 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2120      	movs	r1, #32
 8000b62:	4872      	ldr	r0, [pc, #456]	; (8000d2c <display7SEG+0x360>)
 8000b64:	f000 ffc3 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2140      	movs	r1, #64	; 0x40
 8000b6c:	486f      	ldr	r0, [pc, #444]	; (8000d2c <display7SEG+0x360>)
 8000b6e:	f000 ffbe 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000b72:	e0d7      	b.n	8000d24 <display7SEG+0x358>
	case 5:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2101      	movs	r1, #1
 8000b78:	486c      	ldr	r0, [pc, #432]	; (8000d2c <display7SEG+0x360>)
 8000b7a:	f000 ffb8 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_SET);
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2102      	movs	r1, #2
 8000b82:	486a      	ldr	r0, [pc, #424]	; (8000d2c <display7SEG+0x360>)
 8000b84:	f000 ffb3 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	4867      	ldr	r0, [pc, #412]	; (8000d2c <display7SEG+0x360>)
 8000b8e:	f000 ffae 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2108      	movs	r1, #8
 8000b96:	4865      	ldr	r0, [pc, #404]	; (8000d2c <display7SEG+0x360>)
 8000b98:	f000 ffa9 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	2110      	movs	r1, #16
 8000ba0:	4862      	ldr	r0, [pc, #392]	; (8000d2c <display7SEG+0x360>)
 8000ba2:	f000 ffa4 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2120      	movs	r1, #32
 8000baa:	4860      	ldr	r0, [pc, #384]	; (8000d2c <display7SEG+0x360>)
 8000bac:	f000 ff9f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2140      	movs	r1, #64	; 0x40
 8000bb4:	485d      	ldr	r0, [pc, #372]	; (8000d2c <display7SEG+0x360>)
 8000bb6:	f000 ff9a 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000bba:	e0b3      	b.n	8000d24 <display7SEG+0x358>
	case 6:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	485a      	ldr	r0, [pc, #360]	; (8000d2c <display7SEG+0x360>)
 8000bc2:	f000 ff94 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_SET);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	2102      	movs	r1, #2
 8000bca:	4858      	ldr	r0, [pc, #352]	; (8000d2c <display7SEG+0x360>)
 8000bcc:	f000 ff8f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2104      	movs	r1, #4
 8000bd4:	4855      	ldr	r0, [pc, #340]	; (8000d2c <display7SEG+0x360>)
 8000bd6:	f000 ff8a 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2108      	movs	r1, #8
 8000bde:	4853      	ldr	r0, [pc, #332]	; (8000d2c <display7SEG+0x360>)
 8000be0:	f000 ff85 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2110      	movs	r1, #16
 8000be8:	4850      	ldr	r0, [pc, #320]	; (8000d2c <display7SEG+0x360>)
 8000bea:	f000 ff80 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_RESET);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2120      	movs	r1, #32
 8000bf2:	484e      	ldr	r0, [pc, #312]	; (8000d2c <display7SEG+0x360>)
 8000bf4:	f000 ff7b 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2140      	movs	r1, #64	; 0x40
 8000bfc:	484b      	ldr	r0, [pc, #300]	; (8000d2c <display7SEG+0x360>)
 8000bfe:	f000 ff76 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000c02:	e08f      	b.n	8000d24 <display7SEG+0x358>
	case 7:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2101      	movs	r1, #1
 8000c08:	4848      	ldr	r0, [pc, #288]	; (8000d2c <display7SEG+0x360>)
 8000c0a:	f000 ff70 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2102      	movs	r1, #2
 8000c12:	4846      	ldr	r0, [pc, #280]	; (8000d2c <display7SEG+0x360>)
 8000c14:	f000 ff6b 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2104      	movs	r1, #4
 8000c1c:	4843      	ldr	r0, [pc, #268]	; (8000d2c <display7SEG+0x360>)
 8000c1e:	f000 ff66 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_SET);
 8000c22:	2201      	movs	r2, #1
 8000c24:	2108      	movs	r1, #8
 8000c26:	4841      	ldr	r0, [pc, #260]	; (8000d2c <display7SEG+0x360>)
 8000c28:	f000 ff61 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	2110      	movs	r1, #16
 8000c30:	483e      	ldr	r0, [pc, #248]	; (8000d2c <display7SEG+0x360>)
 8000c32:	f000 ff5c 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_SET);
 8000c36:	2201      	movs	r2, #1
 8000c38:	2120      	movs	r1, #32
 8000c3a:	483c      	ldr	r0, [pc, #240]	; (8000d2c <display7SEG+0x360>)
 8000c3c:	f000 ff57 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000c40:	2200      	movs	r2, #0
 8000c42:	2140      	movs	r1, #64	; 0x40
 8000c44:	4839      	ldr	r0, [pc, #228]	; (8000d2c <display7SEG+0x360>)
 8000c46:	f000 ff52 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000c4a:	e06b      	b.n	8000d24 <display7SEG+0x358>
	case 8:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2101      	movs	r1, #1
 8000c50:	4836      	ldr	r0, [pc, #216]	; (8000d2c <display7SEG+0x360>)
 8000c52:	f000 ff4c 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2102      	movs	r1, #2
 8000c5a:	4834      	ldr	r0, [pc, #208]	; (8000d2c <display7SEG+0x360>)
 8000c5c:	f000 ff47 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2104      	movs	r1, #4
 8000c64:	4831      	ldr	r0, [pc, #196]	; (8000d2c <display7SEG+0x360>)
 8000c66:	f000 ff42 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2108      	movs	r1, #8
 8000c6e:	482f      	ldr	r0, [pc, #188]	; (8000d2c <display7SEG+0x360>)
 8000c70:	f000 ff3d 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2110      	movs	r1, #16
 8000c78:	482c      	ldr	r0, [pc, #176]	; (8000d2c <display7SEG+0x360>)
 8000c7a:	f000 ff38 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2120      	movs	r1, #32
 8000c82:	482a      	ldr	r0, [pc, #168]	; (8000d2c <display7SEG+0x360>)
 8000c84:	f000 ff33 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2140      	movs	r1, #64	; 0x40
 8000c8c:	4827      	ldr	r0, [pc, #156]	; (8000d2c <display7SEG+0x360>)
 8000c8e:	f000 ff2e 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000c92:	e047      	b.n	8000d24 <display7SEG+0x358>
	case 9:
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2101      	movs	r1, #1
 8000c98:	4824      	ldr	r0, [pc, #144]	; (8000d2c <display7SEG+0x360>)
 8000c9a:	f000 ff28 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	4822      	ldr	r0, [pc, #136]	; (8000d2c <display7SEG+0x360>)
 8000ca4:	f000 ff23 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2104      	movs	r1, #4
 8000cac:	481f      	ldr	r0, [pc, #124]	; (8000d2c <display7SEG+0x360>)
 8000cae:	f000 ff1e 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2108      	movs	r1, #8
 8000cb6:	481d      	ldr	r0, [pc, #116]	; (8000d2c <display7SEG+0x360>)
 8000cb8:	f000 ff19 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2110      	movs	r1, #16
 8000cc0:	481a      	ldr	r0, [pc, #104]	; (8000d2c <display7SEG+0x360>)
 8000cc2:	f000 ff14 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2120      	movs	r1, #32
 8000cca:	4818      	ldr	r0, [pc, #96]	; (8000d2c <display7SEG+0x360>)
 8000ccc:	f000 ff0f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_RESET);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2140      	movs	r1, #64	; 0x40
 8000cd4:	4815      	ldr	r0, [pc, #84]	; (8000d2c <display7SEG+0x360>)
 8000cd6:	f000 ff0a 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000cda:	e023      	b.n	8000d24 <display7SEG+0x358>
	default: //OFF
		HAL_GPIO_WritePin(GPIOB, SEG_A_Pin, GPIO_PIN_SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2101      	movs	r1, #1
 8000ce0:	4812      	ldr	r0, [pc, #72]	; (8000d2c <display7SEG+0x360>)
 8000ce2:	f000 ff04 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_B_Pin, GPIO_PIN_SET);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	2102      	movs	r1, #2
 8000cea:	4810      	ldr	r0, [pc, #64]	; (8000d2c <display7SEG+0x360>)
 8000cec:	f000 feff 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_C_Pin, GPIO_PIN_SET);
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	2104      	movs	r1, #4
 8000cf4:	480d      	ldr	r0, [pc, #52]	; (8000d2c <display7SEG+0x360>)
 8000cf6:	f000 fefa 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_D_Pin, GPIO_PIN_SET);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	2108      	movs	r1, #8
 8000cfe:	480b      	ldr	r0, [pc, #44]	; (8000d2c <display7SEG+0x360>)
 8000d00:	f000 fef5 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_E_Pin, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2110      	movs	r1, #16
 8000d08:	4808      	ldr	r0, [pc, #32]	; (8000d2c <display7SEG+0x360>)
 8000d0a:	f000 fef0 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_F_Pin, GPIO_PIN_SET);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2120      	movs	r1, #32
 8000d12:	4806      	ldr	r0, [pc, #24]	; (8000d2c <display7SEG+0x360>)
 8000d14:	f000 feeb 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG_G_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2140      	movs	r1, #64	; 0x40
 8000d1c:	4803      	ldr	r0, [pc, #12]	; (8000d2c <display7SEG+0x360>)
 8000d1e:	f000 fee6 	bl	8001aee <HAL_GPIO_WritePin>
		break;
 8000d22:	bf00      	nop
	}
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40010c00 	.word	0x40010c00

08000d30 <update7SEG>:

void update7SEG(int index){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	switch(index){
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2b03      	cmp	r3, #3
 8000d3c:	f200 808c 	bhi.w	8000e58 <update7SEG+0x128>
 8000d40:	a201      	add	r2, pc, #4	; (adr r2, 8000d48 <update7SEG+0x18>)
 8000d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d46:	bf00      	nop
 8000d48:	08000d59 	.word	0x08000d59
 8000d4c:	08000d99 	.word	0x08000d99
 8000d50:	08000dd9 	.word	0x08000dd9
 8000d54:	08000e19 	.word	0x08000e19
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d5e:	4841      	ldr	r0, [pc, #260]	; (8000e64 <update7SEG+0x134>)
 8000d60:	f000 fec5 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d6a:	483e      	ldr	r0, [pc, #248]	; (8000e64 <update7SEG+0x134>)
 8000d6c:	f000 febf 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d76:	483b      	ldr	r0, [pc, #236]	; (8000e64 <update7SEG+0x134>)
 8000d78:	f000 feb9 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d82:	4838      	ldr	r0, [pc, #224]	; (8000e64 <update7SEG+0x134>)
 8000d84:	f000 feb3 	bl	8001aee <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 8000d88:	4a37      	ldr	r2, [pc, #220]	; (8000e68 <update7SEG+0x138>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fe1b 	bl	80009cc <display7SEG>
		break;
 8000d96:	e060      	b.n	8000e5a <update7SEG+0x12a>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d9e:	4831      	ldr	r0, [pc, #196]	; (8000e64 <update7SEG+0x134>)
 8000da0:	f000 fea5 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000daa:	482e      	ldr	r0, [pc, #184]	; (8000e64 <update7SEG+0x134>)
 8000dac:	f000 fe9f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000db6:	482b      	ldr	r0, [pc, #172]	; (8000e64 <update7SEG+0x134>)
 8000db8:	f000 fe99 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dc2:	4828      	ldr	r0, [pc, #160]	; (8000e64 <update7SEG+0x134>)
 8000dc4:	f000 fe93 	bl	8001aee <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 8000dc8:	4a27      	ldr	r2, [pc, #156]	; (8000e68 <update7SEG+0x138>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fdfb 	bl	80009cc <display7SEG>
		break;
 8000dd6:	e040      	b.n	8000e5a <update7SEG+0x12a>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dde:	4821      	ldr	r0, [pc, #132]	; (8000e64 <update7SEG+0x134>)
 8000de0:	f000 fe85 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dea:	481e      	ldr	r0, [pc, #120]	; (8000e64 <update7SEG+0x134>)
 8000dec:	f000 fe7f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000df0:	2200      	movs	r2, #0
 8000df2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df6:	481b      	ldr	r0, [pc, #108]	; (8000e64 <update7SEG+0x134>)
 8000df8:	f000 fe79 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e02:	4818      	ldr	r0, [pc, #96]	; (8000e64 <update7SEG+0x134>)
 8000e04:	f000 fe73 	bl	8001aee <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 8000e08:	4a17      	ldr	r2, [pc, #92]	; (8000e68 <update7SEG+0x138>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fddb 	bl	80009cc <display7SEG>
		break;
 8000e16:	e020      	b.n	8000e5a <update7SEG+0x12a>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e1e:	4811      	ldr	r0, [pc, #68]	; (8000e64 <update7SEG+0x134>)
 8000e20:	f000 fe65 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e2a:	480e      	ldr	r0, [pc, #56]	; (8000e64 <update7SEG+0x134>)
 8000e2c:	f000 fe5f 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e36:	480b      	ldr	r0, [pc, #44]	; (8000e64 <update7SEG+0x134>)
 8000e38:	f000 fe59 	bl	8001aee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e42:	4808      	ldr	r0, [pc, #32]	; (8000e64 <update7SEG+0x134>)
 8000e44:	f000 fe53 	bl	8001aee <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 8000e48:	4a07      	ldr	r2, [pc, #28]	; (8000e68 <update7SEG+0x138>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff fdbb 	bl	80009cc <display7SEG>
		break;
 8000e56:	e000      	b.n	8000e5a <update7SEG+0x12a>
	default:
		break;
 8000e58:	bf00      	nop
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40010800 	.word	0x40010800
 8000e68:	200000a8 	.word	0x200000a8

08000e6c <updateCounterBuffer>:

void updateCounterBuffer(int counter1, int counter2){
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
	led_buffer[0] = counter1 / 10;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a18      	ldr	r2, [pc, #96]	; (8000edc <updateCounterBuffer+0x70>)
 8000e7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e7e:	1092      	asrs	r2, r2, #2
 8000e80:	17db      	asrs	r3, r3, #31
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	4a16      	ldr	r2, [pc, #88]	; (8000ee0 <updateCounterBuffer+0x74>)
 8000e86:	6013      	str	r3, [r2, #0]
	led_buffer[1] = counter1 % 10;
 8000e88:	6879      	ldr	r1, [r7, #4]
 8000e8a:	4b14      	ldr	r3, [pc, #80]	; (8000edc <updateCounterBuffer+0x70>)
 8000e8c:	fb83 2301 	smull	r2, r3, r3, r1
 8000e90:	109a      	asrs	r2, r3, #2
 8000e92:	17cb      	asrs	r3, r1, #31
 8000e94:	1ad2      	subs	r2, r2, r3
 8000e96:	4613      	mov	r3, r2
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	4413      	add	r3, r2
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	1aca      	subs	r2, r1, r3
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <updateCounterBuffer+0x74>)
 8000ea2:	605a      	str	r2, [r3, #4]
	led_buffer[2] = counter2 / 10;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	4a0d      	ldr	r2, [pc, #52]	; (8000edc <updateCounterBuffer+0x70>)
 8000ea8:	fb82 1203 	smull	r1, r2, r2, r3
 8000eac:	1092      	asrs	r2, r2, #2
 8000eae:	17db      	asrs	r3, r3, #31
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	4a0b      	ldr	r2, [pc, #44]	; (8000ee0 <updateCounterBuffer+0x74>)
 8000eb4:	6093      	str	r3, [r2, #8]
	led_buffer[3] = counter2 % 10;
 8000eb6:	6839      	ldr	r1, [r7, #0]
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <updateCounterBuffer+0x70>)
 8000eba:	fb83 2301 	smull	r2, r3, r3, r1
 8000ebe:	109a      	asrs	r2, r3, #2
 8000ec0:	17cb      	asrs	r3, r1, #31
 8000ec2:	1ad2      	subs	r2, r2, r3
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	1aca      	subs	r2, r1, r3
 8000ece:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <updateCounterBuffer+0x74>)
 8000ed0:	60da      	str	r2, [r3, #12]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bc80      	pop	{r7}
 8000eda:	4770      	bx	lr
 8000edc:	66666667 	.word	0x66666667
 8000ee0:	200000a8 	.word	0x200000a8

08000ee4 <controlTrafficLights>:

void controlTrafficLights(int index, int color){
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
//	index = 0 -> W-E Traffic light
//  index = 1 -> N-S Traffic light
	switch(index){
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d003      	beq.n	8000efc <controlTrafficLights+0x18>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d03f      	beq.n	8000f7a <controlTrafficLights+0x96>
		default:
			break;
		}
		break;
	default:
		break;
 8000efa:	e080      	b.n	8000ffe <controlTrafficLights+0x11a>
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d029      	beq.n	8000f56 <controlTrafficLights+0x72>
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	dc36      	bgt.n	8000f76 <controlTrafficLights+0x92>
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d003      	beq.n	8000f16 <controlTrafficLights+0x32>
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d010      	beq.n	8000f36 <controlTrafficLights+0x52>
			break;
 8000f14:	e02f      	b.n	8000f76 <controlTrafficLights+0x92>
			HAL_GPIO_WritePin(GPIOA, LED_RED0_Pin, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2108      	movs	r1, #8
 8000f1a:	483b      	ldr	r0, [pc, #236]	; (8001008 <controlTrafficLights+0x124>)
 8000f1c:	f000 fde7 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN0_Pin, GPIO_PIN_SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2120      	movs	r1, #32
 8000f24:	4838      	ldr	r0, [pc, #224]	; (8001008 <controlTrafficLights+0x124>)
 8000f26:	f000 fde2 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER0_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2110      	movs	r1, #16
 8000f2e:	4836      	ldr	r0, [pc, #216]	; (8001008 <controlTrafficLights+0x124>)
 8000f30:	f000 fddd 	bl	8001aee <HAL_GPIO_WritePin>
			break;
 8000f34:	e020      	b.n	8000f78 <controlTrafficLights+0x94>
			HAL_GPIO_WritePin(GPIOA, LED_RED0_Pin, GPIO_PIN_SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	2108      	movs	r1, #8
 8000f3a:	4833      	ldr	r0, [pc, #204]	; (8001008 <controlTrafficLights+0x124>)
 8000f3c:	f000 fdd7 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN0_Pin, GPIO_PIN_RESET);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2120      	movs	r1, #32
 8000f44:	4830      	ldr	r0, [pc, #192]	; (8001008 <controlTrafficLights+0x124>)
 8000f46:	f000 fdd2 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER0_Pin, GPIO_PIN_SET);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2110      	movs	r1, #16
 8000f4e:	482e      	ldr	r0, [pc, #184]	; (8001008 <controlTrafficLights+0x124>)
 8000f50:	f000 fdcd 	bl	8001aee <HAL_GPIO_WritePin>
			break;
 8000f54:	e010      	b.n	8000f78 <controlTrafficLights+0x94>
			HAL_GPIO_WritePin(GPIOA, LED_RED0_Pin, GPIO_PIN_SET);
 8000f56:	2201      	movs	r2, #1
 8000f58:	2108      	movs	r1, #8
 8000f5a:	482b      	ldr	r0, [pc, #172]	; (8001008 <controlTrafficLights+0x124>)
 8000f5c:	f000 fdc7 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN0_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2120      	movs	r1, #32
 8000f64:	4828      	ldr	r0, [pc, #160]	; (8001008 <controlTrafficLights+0x124>)
 8000f66:	f000 fdc2 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER0_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	4826      	ldr	r0, [pc, #152]	; (8001008 <controlTrafficLights+0x124>)
 8000f70:	f000 fdbd 	bl	8001aee <HAL_GPIO_WritePin>
			break;
 8000f74:	e000      	b.n	8000f78 <controlTrafficLights+0x94>
			break;
 8000f76:	bf00      	nop
		break;
 8000f78:	e041      	b.n	8000ffe <controlTrafficLights+0x11a>
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d02b      	beq.n	8000fd8 <controlTrafficLights+0xf4>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	dc39      	bgt.n	8000ffa <controlTrafficLights+0x116>
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d003      	beq.n	8000f94 <controlTrafficLights+0xb0>
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d011      	beq.n	8000fb6 <controlTrafficLights+0xd2>
			break;
 8000f92:	e032      	b.n	8000ffa <controlTrafficLights+0x116>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2140      	movs	r1, #64	; 0x40
 8000f98:	481b      	ldr	r0, [pc, #108]	; (8001008 <controlTrafficLights+0x124>)
 8000f9a:	f000 fda8 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fa4:	4818      	ldr	r0, [pc, #96]	; (8001008 <controlTrafficLights+0x124>)
 8000fa6:	f000 fda2 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER1_Pin, GPIO_PIN_SET);
 8000faa:	2201      	movs	r2, #1
 8000fac:	2180      	movs	r1, #128	; 0x80
 8000fae:	4816      	ldr	r0, [pc, #88]	; (8001008 <controlTrafficLights+0x124>)
 8000fb0:	f000 fd9d 	bl	8001aee <HAL_GPIO_WritePin>
			break;
 8000fb4:	e022      	b.n	8000ffc <controlTrafficLights+0x118>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2140      	movs	r1, #64	; 0x40
 8000fba:	4813      	ldr	r0, [pc, #76]	; (8001008 <controlTrafficLights+0x124>)
 8000fbc:	f000 fd97 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc6:	4810      	ldr	r0, [pc, #64]	; (8001008 <controlTrafficLights+0x124>)
 8000fc8:	f000 fd91 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER1_Pin, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2180      	movs	r1, #128	; 0x80
 8000fd0:	480d      	ldr	r0, [pc, #52]	; (8001008 <controlTrafficLights+0x124>)
 8000fd2:	f000 fd8c 	bl	8001aee <HAL_GPIO_WritePin>
			break;
 8000fd6:	e011      	b.n	8000ffc <controlTrafficLights+0x118>
			HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2140      	movs	r1, #64	; 0x40
 8000fdc:	480a      	ldr	r0, [pc, #40]	; (8001008 <controlTrafficLights+0x124>)
 8000fde:	f000 fd86 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe8:	4807      	ldr	r0, [pc, #28]	; (8001008 <controlTrafficLights+0x124>)
 8000fea:	f000 fd80 	bl	8001aee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER1_Pin, GPIO_PIN_RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2180      	movs	r1, #128	; 0x80
 8000ff2:	4805      	ldr	r0, [pc, #20]	; (8001008 <controlTrafficLights+0x124>)
 8000ff4:	f000 fd7b 	bl	8001aee <HAL_GPIO_WritePin>
			break;
 8000ff8:	e000      	b.n	8000ffc <controlTrafficLights+0x118>
			break;
 8000ffa:	bf00      	nop
		break;
 8000ffc:	bf00      	nop
	}
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40010800 	.word	0x40010800

0800100c <clearTrafficLights>:

void clearTrafficLights(){
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_RED0_Pin, GPIO_PIN_SET);
 8001010:	2201      	movs	r2, #1
 8001012:	2108      	movs	r1, #8
 8001014:	480f      	ldr	r0, [pc, #60]	; (8001054 <clearTrafficLights+0x48>)
 8001016:	f000 fd6a 	bl	8001aee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_GREEN0_Pin, GPIO_PIN_SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2120      	movs	r1, #32
 800101e:	480d      	ldr	r0, [pc, #52]	; (8001054 <clearTrafficLights+0x48>)
 8001020:	f000 fd65 	bl	8001aee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_AMBER0_Pin, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2110      	movs	r1, #16
 8001028:	480a      	ldr	r0, [pc, #40]	; (8001054 <clearTrafficLights+0x48>)
 800102a:	f000 fd60 	bl	8001aee <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin, GPIO_PIN_SET);
 800102e:	2201      	movs	r2, #1
 8001030:	2140      	movs	r1, #64	; 0x40
 8001032:	4808      	ldr	r0, [pc, #32]	; (8001054 <clearTrafficLights+0x48>)
 8001034:	f000 fd5b 	bl	8001aee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800103e:	4805      	ldr	r0, [pc, #20]	; (8001054 <clearTrafficLights+0x48>)
 8001040:	f000 fd55 	bl	8001aee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_AMBER1_Pin, GPIO_PIN_SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <clearTrafficLights+0x48>)
 800104a:	f000 fd50 	bl	8001aee <HAL_GPIO_WritePin>
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40010800 	.word	0x40010800

08001058 <toggleRedLED>:

void toggleRedLED(){
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED_RED0_Pin);
 800105c:	2108      	movs	r1, #8
 800105e:	4804      	ldr	r0, [pc, #16]	; (8001070 <toggleRedLED+0x18>)
 8001060:	f000 fd5d 	bl	8001b1e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin);
 8001064:	2140      	movs	r1, #64	; 0x40
 8001066:	4802      	ldr	r0, [pc, #8]	; (8001070 <toggleRedLED+0x18>)
 8001068:	f000 fd59 	bl	8001b1e <HAL_GPIO_TogglePin>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40010800 	.word	0x40010800

08001074 <toggleGreenLED>:

void toggleGreenLED(){
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED_GREEN0_Pin);
 8001078:	2120      	movs	r1, #32
 800107a:	4805      	ldr	r0, [pc, #20]	; (8001090 <toggleGreenLED+0x1c>)
 800107c:	f000 fd4f 	bl	8001b1e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin);
 8001080:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001084:	4802      	ldr	r0, [pc, #8]	; (8001090 <toggleGreenLED+0x1c>)
 8001086:	f000 fd4a 	bl	8001b1e <HAL_GPIO_TogglePin>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40010800 	.word	0x40010800

08001094 <toggleAmberLED>:

void toggleAmberLED(){
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, LED_AMBER0_Pin);
 8001098:	2110      	movs	r1, #16
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <toggleAmberLED+0x18>)
 800109c:	f000 fd3f 	bl	8001b1e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, LED_AMBER1_Pin);
 80010a0:	2180      	movs	r1, #128	; 0x80
 80010a2:	4802      	ldr	r0, [pc, #8]	; (80010ac <toggleAmberLED+0x18>)
 80010a4:	f000 fd3b 	bl	8001b1e <HAL_GPIO_TogglePin>
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40010800 	.word	0x40010800

080010b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b4:	f000 fa18 	bl	80014e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b8:	f000 f814 	bl	80010e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010bc:	f000 f89a 	bl	80011f4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80010c0:	f000 f84c 	bl	800115c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80010c4:	4805      	ldr	r0, [pc, #20]	; (80010dc <main+0x2c>)
 80010c6:	f001 f971 	bl	80023ac <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <main+0x30>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	601a      	str	r2, [r3, #0]
  while (1)
  {
	fsm_automatic_run();
 80010d0:	f7ff f8f2 	bl	80002b8 <fsm_automatic_run>
	fsm_manual_run();
 80010d4:	f7ff fb18 	bl	8000708 <fsm_manual_run>
	fsm_automatic_run();
 80010d8:	e7fa      	b.n	80010d0 <main+0x20>
 80010da:	bf00      	nop
 80010dc:	200000bc 	.word	0x200000bc
 80010e0:	200000a4 	.word	0x200000a4

080010e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b090      	sub	sp, #64	; 0x40
 80010e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ea:	f107 0318 	add.w	r3, r7, #24
 80010ee:	2228      	movs	r2, #40	; 0x28
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f001 fcf2 	bl	8002adc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001106:	2302      	movs	r3, #2
 8001108:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800110a:	2301      	movs	r3, #1
 800110c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110e:	2310      	movs	r3, #16
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001112:	2300      	movs	r3, #0
 8001114:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001116:	f107 0318 	add.w	r3, r7, #24
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fd18 	bl	8001b50 <HAL_RCC_OscConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001126:	f000 f8ee 	bl	8001306 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112a:	230f      	movs	r3, #15
 800112c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f000 ff86 	bl	8002054 <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800114e:	f000 f8da 	bl	8001306 <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3740      	adds	r7, #64	; 0x40
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001170:	463b      	mov	r3, r7
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001178:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <MX_TIM2_Init+0x94>)
 800117a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800117e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <MX_TIM2_Init+0x94>)
 8001182:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001186:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <MX_TIM2_Init+0x94>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800118e:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <MX_TIM2_Init+0x94>)
 8001190:	2209      	movs	r2, #9
 8001192:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001194:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_TIM2_Init+0x94>)
 8001196:	2200      	movs	r2, #0
 8001198:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <MX_TIM2_Init+0x94>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011a0:	4813      	ldr	r0, [pc, #76]	; (80011f0 <MX_TIM2_Init+0x94>)
 80011a2:	f001 f8b3 	bl	800230c <HAL_TIM_Base_Init>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011ac:	f000 f8ab 	bl	8001306 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	4619      	mov	r1, r3
 80011bc:	480c      	ldr	r0, [pc, #48]	; (80011f0 <MX_TIM2_Init+0x94>)
 80011be:	f001 fa49 	bl	8002654 <HAL_TIM_ConfigClockSource>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011c8:	f000 f89d 	bl	8001306 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011cc:	2300      	movs	r3, #0
 80011ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011d4:	463b      	mov	r3, r7
 80011d6:	4619      	mov	r1, r3
 80011d8:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_TIM2_Init+0x94>)
 80011da:	f001 fc15 	bl	8002a08 <HAL_TIMEx_MasterConfigSynchronization>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011e4:	f000 f88f 	bl	8001306 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011e8:	bf00      	nop
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200000bc 	.word	0x200000bc

080011f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b088      	sub	sp, #32
 80011f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001208:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a2d      	ldr	r2, [pc, #180]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800120e:	f043 0310 	orr.w	r3, r3, #16
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0310 	and.w	r3, r3, #16
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001220:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a27      	ldr	r2, [pc, #156]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b25      	ldr	r3, [pc, #148]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0304 	and.w	r3, r3, #4
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001238:	4b22      	ldr	r3, [pc, #136]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	4a21      	ldr	r2, [pc, #132]	; (80012c4 <MX_GPIO_Init+0xd0>)
 800123e:	f043 0308 	orr.w	r3, r3, #8
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <MX_GPIO_Init+0xd0>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f003 0308 	and.w	r3, r3, #8
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED0_Pin|LED_AMBER0_Pin|LED_GREEN0_Pin|LED_RED1_Pin
 8001250:	2200      	movs	r2, #0
 8001252:	f24f 11f8 	movw	r1, #61944	; 0xf1f8
 8001256:	481c      	ldr	r0, [pc, #112]	; (80012c8 <MX_GPIO_Init+0xd4>)
 8001258:	f000 fc49 	bl	8001aee <HAL_GPIO_WritePin>
                          |LED_AMBER1_Pin|LED_GREEN1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 800125c:	2200      	movs	r2, #0
 800125e:	217f      	movs	r1, #127	; 0x7f
 8001260:	481a      	ldr	r0, [pc, #104]	; (80012cc <MX_GPIO_Init+0xd8>)
 8001262:	f000 fc44 	bl	8001aee <HAL_GPIO_WritePin>
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BT0_Pin BT1_Pin BT2_Pin */
  GPIO_InitStruct.Pin = BT0_Pin|BT1_Pin|BT2_Pin;
 8001266:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800126a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001270:	2301      	movs	r3, #1
 8001272:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	4619      	mov	r1, r3
 800127a:	4815      	ldr	r0, [pc, #84]	; (80012d0 <MX_GPIO_Init+0xdc>)
 800127c:	f000 faa4 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED0_Pin LED_AMBER0_Pin LED_GREEN0_Pin LED_RED1_Pin
                           LED_AMBER1_Pin LED_GREEN1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED0_Pin|LED_AMBER0_Pin|LED_GREEN0_Pin|LED_RED1_Pin
 8001280:	f24f 13f8 	movw	r3, #61944	; 0xf1f8
 8001284:	613b      	str	r3, [r7, #16]
                          |LED_AMBER1_Pin|LED_GREEN1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2301      	movs	r3, #1
 8001288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2302      	movs	r3, #2
 8001290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	4619      	mov	r1, r3
 8001298:	480b      	ldr	r0, [pc, #44]	; (80012c8 <MX_GPIO_Init+0xd4>)
 800129a:	f000 fa95 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin SEG_B_Pin SEG_C_Pin SEG_D_Pin
                           SEG_E_Pin SEG_F_Pin SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 800129e:	237f      	movs	r3, #127	; 0x7f
 80012a0:	613b      	str	r3, [r7, #16]
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a2:	2301      	movs	r3, #1
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2302      	movs	r3, #2
 80012ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0310 	add.w	r3, r7, #16
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_GPIO_Init+0xd8>)
 80012b6:	f000 fa87 	bl	80017c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012ba:	bf00      	nop
 80012bc:	3720      	adds	r7, #32
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010800 	.word	0x40010800
 80012cc:	40010c00 	.word	0x40010c00
 80012d0:	40011000 	.word	0x40011000

080012d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	timerRun(0);
 80012dc:	2000      	movs	r0, #0
 80012de:	f000 f837 	bl	8001350 <timerRun>
    timerRun(1);
 80012e2:	2001      	movs	r0, #1
 80012e4:	f000 f834 	bl	8001350 <timerRun>
    timerRun(2);
 80012e8:	2002      	movs	r0, #2
 80012ea:	f000 f831 	bl	8001350 <timerRun>
    timerRun(3);
 80012ee:	2003      	movs	r0, #3
 80012f0:	f000 f82e 	bl	8001350 <timerRun>
    timerRun(4);
 80012f4:	2004      	movs	r0, #4
 80012f6:	f000 f82b 	bl	8001350 <timerRun>
	getKeyInput();
 80012fa:	f7fe ff51 	bl	80001a0 <getKeyInput>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130a:	b672      	cpsid	i
}
 800130c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800130e:	e7fe      	b.n	800130e <Error_Handler+0x8>

08001310 <setTimer>:
#define TICK 10

int timer_counter[16] = {0};
int timer_flag[16] = {0};

void setTimer(int duration, int id){
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
	timer_counter[id] = duration/TICK;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a09      	ldr	r2, [pc, #36]	; (8001344 <setTimer+0x34>)
 800131e:	fb82 1203 	smull	r1, r2, r2, r3
 8001322:	1092      	asrs	r2, r2, #2
 8001324:	17db      	asrs	r3, r3, #31
 8001326:	1ad2      	subs	r2, r2, r3
 8001328:	4907      	ldr	r1, [pc, #28]	; (8001348 <setTimer+0x38>)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[id] = 0;
 8001330:	4a06      	ldr	r2, [pc, #24]	; (800134c <setTimer+0x3c>)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	2100      	movs	r1, #0
 8001336:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr
 8001344:	66666667 	.word	0x66666667
 8001348:	20000104 	.word	0x20000104
 800134c:	20000144 	.word	0x20000144

08001350 <timerRun>:
void timerRun(int id){
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	if(timer_counter[id] > 0){
 8001358:	4a0f      	ldr	r2, [pc, #60]	; (8001398 <timerRun+0x48>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001360:	2b00      	cmp	r3, #0
 8001362:	dd13      	ble.n	800138c <timerRun+0x3c>
		timer_counter[id]--;
 8001364:	4a0c      	ldr	r2, [pc, #48]	; (8001398 <timerRun+0x48>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136c:	1e5a      	subs	r2, r3, #1
 800136e:	490a      	ldr	r1, [pc, #40]	; (8001398 <timerRun+0x48>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[id] <= 0){
 8001376:	4a08      	ldr	r2, [pc, #32]	; (8001398 <timerRun+0x48>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137e:	2b00      	cmp	r3, #0
 8001380:	dc04      	bgt.n	800138c <timerRun+0x3c>
			timer_flag[id] = 1;
 8001382:	4a06      	ldr	r2, [pc, #24]	; (800139c <timerRun+0x4c>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2101      	movs	r1, #1
 8001388:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000104 	.word	0x20000104
 800139c:	20000144 	.word	0x20000144

080013a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013a6:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <HAL_MspInit+0x40>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	4a0d      	ldr	r2, [pc, #52]	; (80013e0 <HAL_MspInit+0x40>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6193      	str	r3, [r2, #24]
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <HAL_MspInit+0x40>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <HAL_MspInit+0x40>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a07      	ldr	r2, [pc, #28]	; (80013e0 <HAL_MspInit+0x40>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <HAL_MspInit+0x40>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	603b      	str	r3, [r7, #0]
 80013d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr
 80013e0:	40021000 	.word	0x40021000

080013e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013f4:	d113      	bne.n	800141e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <HAL_TIM_Base_MspInit+0x44>)
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	4a0b      	ldr	r2, [pc, #44]	; (8001428 <HAL_TIM_Base_MspInit+0x44>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	61d3      	str	r3, [r2, #28]
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_TIM_Base_MspInit+0x44>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	201c      	movs	r0, #28
 8001414:	f000 f9a1 	bl	800175a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001418:	201c      	movs	r0, #28
 800141a:	f000 f9ba 	bl	8001792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000

0800142c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <NMI_Handler+0x4>

08001432 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001436:	e7fe      	b.n	8001436 <HardFault_Handler+0x4>

08001438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800143c:	e7fe      	b.n	800143c <MemManage_Handler+0x4>

0800143e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <BusFault_Handler+0x4>

08001444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <UsageFault_Handler+0x4>

0800144a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr

08001456 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr

08001462 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr

0800146e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001472:	f000 f87f 	bl	8001574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001480:	4802      	ldr	r0, [pc, #8]	; (800148c <TIM2_IRQHandler+0x10>)
 8001482:	f000 ffdf 	bl	8002444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	200000bc 	.word	0x200000bc

08001490 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800149c:	f7ff fff8 	bl	8001490 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014a0:	480b      	ldr	r0, [pc, #44]	; (80014d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014a2:	490c      	ldr	r1, [pc, #48]	; (80014d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014a4:	4a0c      	ldr	r2, [pc, #48]	; (80014d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014a8:	e002      	b.n	80014b0 <LoopCopyDataInit>

080014aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ae:	3304      	adds	r3, #4

080014b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014b4:	d3f9      	bcc.n	80014aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014b6:	4a09      	ldr	r2, [pc, #36]	; (80014dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014b8:	4c09      	ldr	r4, [pc, #36]	; (80014e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014bc:	e001      	b.n	80014c2 <LoopFillZerobss>

080014be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c0:	3204      	adds	r2, #4

080014c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014c4:	d3fb      	bcc.n	80014be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014c6:	f001 fb11 	bl	8002aec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014ca:	f7ff fdf1 	bl	80010b0 <main>
  bx lr
 80014ce:	4770      	bx	lr
  ldr r0, =_sdata
 80014d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014d4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80014d8:	08002b7c 	.word	0x08002b7c
  ldr r2, =_sbss
 80014dc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80014e0:	20000188 	.word	0x20000188

080014e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014e4:	e7fe      	b.n	80014e4 <ADC1_2_IRQHandler>
	...

080014e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <HAL_Init+0x28>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a07      	ldr	r2, [pc, #28]	; (8001510 <HAL_Init+0x28>)
 80014f2:	f043 0310 	orr.w	r3, r3, #16
 80014f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f8:	2003      	movs	r0, #3
 80014fa:	f000 f923 	bl	8001744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014fe:	200f      	movs	r0, #15
 8001500:	f000 f808 	bl	8001514 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001504:	f7ff ff4c 	bl	80013a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40022000 	.word	0x40022000

08001514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_InitTick+0x54>)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	4b12      	ldr	r3, [pc, #72]	; (800156c <HAL_InitTick+0x58>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	4619      	mov	r1, r3
 8001526:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800152a:	fbb3 f3f1 	udiv	r3, r3, r1
 800152e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f93b 	bl	80017ae <HAL_SYSTICK_Config>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e00e      	b.n	8001560 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2b0f      	cmp	r3, #15
 8001546:	d80a      	bhi.n	800155e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001548:	2200      	movs	r2, #0
 800154a:	6879      	ldr	r1, [r7, #4]
 800154c:	f04f 30ff 	mov.w	r0, #4294967295
 8001550:	f000 f903 	bl	800175a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001554:	4a06      	ldr	r2, [pc, #24]	; (8001570 <HAL_InitTick+0x5c>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	e000      	b.n	8001560 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
}
 8001560:	4618      	mov	r0, r3
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000068 	.word	0x20000068
 800156c:	20000070 	.word	0x20000070
 8001570:	2000006c 	.word	0x2000006c

08001574 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001578:	4b05      	ldr	r3, [pc, #20]	; (8001590 <HAL_IncTick+0x1c>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	461a      	mov	r2, r3
 800157e:	4b05      	ldr	r3, [pc, #20]	; (8001594 <HAL_IncTick+0x20>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4413      	add	r3, r2
 8001584:	4a03      	ldr	r2, [pc, #12]	; (8001594 <HAL_IncTick+0x20>)
 8001586:	6013      	str	r3, [r2, #0]
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	20000070 	.word	0x20000070
 8001594:	20000184 	.word	0x20000184

08001598 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return uwTick;
 800159c:	4b02      	ldr	r3, [pc, #8]	; (80015a8 <HAL_GetTick+0x10>)
 800159e:	681b      	ldr	r3, [r3, #0]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	20000184 	.word	0x20000184

080015ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <__NVIC_SetPriorityGrouping+0x44>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015c8:	4013      	ands	r3, r2
 80015ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015de:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <__NVIC_SetPriorityGrouping+0x44>)
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	60d3      	str	r3, [r2, #12]
}
 80015e4:	bf00      	nop
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f8:	4b04      	ldr	r3, [pc, #16]	; (800160c <__NVIC_GetPriorityGrouping+0x18>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	0a1b      	lsrs	r3, r3, #8
 80015fe:	f003 0307 	and.w	r3, r3, #7
}
 8001602:	4618      	mov	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	2b00      	cmp	r3, #0
 8001620:	db0b      	blt.n	800163a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	f003 021f 	and.w	r2, r3, #31
 8001628:	4906      	ldr	r1, [pc, #24]	; (8001644 <__NVIC_EnableIRQ+0x34>)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	095b      	lsrs	r3, r3, #5
 8001630:	2001      	movs	r0, #1
 8001632:	fa00 f202 	lsl.w	r2, r0, r2
 8001636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	e000e100 	.word	0xe000e100

08001648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	6039      	str	r1, [r7, #0]
 8001652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001658:	2b00      	cmp	r3, #0
 800165a:	db0a      	blt.n	8001672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	b2da      	uxtb	r2, r3
 8001660:	490c      	ldr	r1, [pc, #48]	; (8001694 <__NVIC_SetPriority+0x4c>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	0112      	lsls	r2, r2, #4
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	440b      	add	r3, r1
 800166c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001670:	e00a      	b.n	8001688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4908      	ldr	r1, [pc, #32]	; (8001698 <__NVIC_SetPriority+0x50>)
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	3b04      	subs	r3, #4
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	440b      	add	r3, r1
 8001686:	761a      	strb	r2, [r3, #24]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	bc80      	pop	{r7}
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000e100 	.word	0xe000e100
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	; 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	f1c3 0307 	rsb	r3, r3, #7
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	bf28      	it	cs
 80016ba:	2304      	movcs	r3, #4
 80016bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3304      	adds	r3, #4
 80016c2:	2b06      	cmp	r3, #6
 80016c4:	d902      	bls.n	80016cc <NVIC_EncodePriority+0x30>
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3b03      	subs	r3, #3
 80016ca:	e000      	b.n	80016ce <NVIC_EncodePriority+0x32>
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	f04f 32ff 	mov.w	r2, #4294967295
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43da      	mvns	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	401a      	ands	r2, r3
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e4:	f04f 31ff 	mov.w	r1, #4294967295
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	fa01 f303 	lsl.w	r3, r1, r3
 80016ee:	43d9      	mvns	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f4:	4313      	orrs	r3, r2
         );
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3724      	adds	r7, #36	; 0x24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3b01      	subs	r3, #1
 800170c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001710:	d301      	bcc.n	8001716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001712:	2301      	movs	r3, #1
 8001714:	e00f      	b.n	8001736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <SysTick_Config+0x40>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3b01      	subs	r3, #1
 800171c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800171e:	210f      	movs	r1, #15
 8001720:	f04f 30ff 	mov.w	r0, #4294967295
 8001724:	f7ff ff90 	bl	8001648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001728:	4b05      	ldr	r3, [pc, #20]	; (8001740 <SysTick_Config+0x40>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800172e:	4b04      	ldr	r3, [pc, #16]	; (8001740 <SysTick_Config+0x40>)
 8001730:	2207      	movs	r2, #7
 8001732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	e000e010 	.word	0xe000e010

08001744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ff2d 	bl	80015ac <__NVIC_SetPriorityGrouping>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800175a:	b580      	push	{r7, lr}
 800175c:	b086      	sub	sp, #24
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	607a      	str	r2, [r7, #4]
 8001766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800176c:	f7ff ff42 	bl	80015f4 <__NVIC_GetPriorityGrouping>
 8001770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	68b9      	ldr	r1, [r7, #8]
 8001776:	6978      	ldr	r0, [r7, #20]
 8001778:	f7ff ff90 	bl	800169c <NVIC_EncodePriority>
 800177c:	4602      	mov	r2, r0
 800177e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001782:	4611      	mov	r1, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff ff5f 	bl	8001648 <__NVIC_SetPriority>
}
 800178a:	bf00      	nop
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	4603      	mov	r3, r0
 800179a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800179c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff35 	bl	8001610 <__NVIC_EnableIRQ>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ffa2 	bl	8001700 <SysTick_Config>
 80017bc:	4603      	mov	r3, r0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b08b      	sub	sp, #44	; 0x2c
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	e161      	b.n	8001aa0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017dc:	2201      	movs	r2, #1
 80017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	4013      	ands	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	f040 8150 	bne.w	8001a9a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4a97      	ldr	r2, [pc, #604]	; (8001a5c <HAL_GPIO_Init+0x294>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d05e      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001804:	4a95      	ldr	r2, [pc, #596]	; (8001a5c <HAL_GPIO_Init+0x294>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d875      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800180a:	4a95      	ldr	r2, [pc, #596]	; (8001a60 <HAL_GPIO_Init+0x298>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d058      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001810:	4a93      	ldr	r2, [pc, #588]	; (8001a60 <HAL_GPIO_Init+0x298>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d86f      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001816:	4a93      	ldr	r2, [pc, #588]	; (8001a64 <HAL_GPIO_Init+0x29c>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d052      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 800181c:	4a91      	ldr	r2, [pc, #580]	; (8001a64 <HAL_GPIO_Init+0x29c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d869      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001822:	4a91      	ldr	r2, [pc, #580]	; (8001a68 <HAL_GPIO_Init+0x2a0>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d04c      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001828:	4a8f      	ldr	r2, [pc, #572]	; (8001a68 <HAL_GPIO_Init+0x2a0>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d863      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800182e:	4a8f      	ldr	r2, [pc, #572]	; (8001a6c <HAL_GPIO_Init+0x2a4>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d046      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001834:	4a8d      	ldr	r2, [pc, #564]	; (8001a6c <HAL_GPIO_Init+0x2a4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d85d      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800183a:	2b12      	cmp	r3, #18
 800183c:	d82a      	bhi.n	8001894 <HAL_GPIO_Init+0xcc>
 800183e:	2b12      	cmp	r3, #18
 8001840:	d859      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001842:	a201      	add	r2, pc, #4	; (adr r2, 8001848 <HAL_GPIO_Init+0x80>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	080018c3 	.word	0x080018c3
 800184c:	0800189d 	.word	0x0800189d
 8001850:	080018af 	.word	0x080018af
 8001854:	080018f1 	.word	0x080018f1
 8001858:	080018f7 	.word	0x080018f7
 800185c:	080018f7 	.word	0x080018f7
 8001860:	080018f7 	.word	0x080018f7
 8001864:	080018f7 	.word	0x080018f7
 8001868:	080018f7 	.word	0x080018f7
 800186c:	080018f7 	.word	0x080018f7
 8001870:	080018f7 	.word	0x080018f7
 8001874:	080018f7 	.word	0x080018f7
 8001878:	080018f7 	.word	0x080018f7
 800187c:	080018f7 	.word	0x080018f7
 8001880:	080018f7 	.word	0x080018f7
 8001884:	080018f7 	.word	0x080018f7
 8001888:	080018f7 	.word	0x080018f7
 800188c:	080018a5 	.word	0x080018a5
 8001890:	080018b9 	.word	0x080018b9
 8001894:	4a76      	ldr	r2, [pc, #472]	; (8001a70 <HAL_GPIO_Init+0x2a8>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d013      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800189a:	e02c      	b.n	80018f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	623b      	str	r3, [r7, #32]
          break;
 80018a2:	e029      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	3304      	adds	r3, #4
 80018aa:	623b      	str	r3, [r7, #32]
          break;
 80018ac:	e024      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	3308      	adds	r3, #8
 80018b4:	623b      	str	r3, [r7, #32]
          break;
 80018b6:	e01f      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	330c      	adds	r3, #12
 80018be:	623b      	str	r3, [r7, #32]
          break;
 80018c0:	e01a      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d102      	bne.n	80018d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018ca:	2304      	movs	r3, #4
 80018cc:	623b      	str	r3, [r7, #32]
          break;
 80018ce:	e013      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d105      	bne.n	80018e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018d8:	2308      	movs	r3, #8
 80018da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69fa      	ldr	r2, [r7, #28]
 80018e0:	611a      	str	r2, [r3, #16]
          break;
 80018e2:	e009      	b.n	80018f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018e4:	2308      	movs	r3, #8
 80018e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	615a      	str	r2, [r3, #20]
          break;
 80018ee:	e003      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018f0:	2300      	movs	r3, #0
 80018f2:	623b      	str	r3, [r7, #32]
          break;
 80018f4:	e000      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          break;
 80018f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	2bff      	cmp	r3, #255	; 0xff
 80018fc:	d801      	bhi.n	8001902 <HAL_GPIO_Init+0x13a>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	e001      	b.n	8001906 <HAL_GPIO_Init+0x13e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3304      	adds	r3, #4
 8001906:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	2bff      	cmp	r3, #255	; 0xff
 800190c:	d802      	bhi.n	8001914 <HAL_GPIO_Init+0x14c>
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	e002      	b.n	800191a <HAL_GPIO_Init+0x152>
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	3b08      	subs	r3, #8
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	210f      	movs	r1, #15
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	fa01 f303 	lsl.w	r3, r1, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	401a      	ands	r2, r3
 800192c:	6a39      	ldr	r1, [r7, #32]
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	431a      	orrs	r2, r3
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80a9 	beq.w	8001a9a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001948:	4b4a      	ldr	r3, [pc, #296]	; (8001a74 <HAL_GPIO_Init+0x2ac>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	4a49      	ldr	r2, [pc, #292]	; (8001a74 <HAL_GPIO_Init+0x2ac>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6193      	str	r3, [r2, #24]
 8001954:	4b47      	ldr	r3, [pc, #284]	; (8001a74 <HAL_GPIO_Init+0x2ac>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001960:	4a45      	ldr	r2, [pc, #276]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001964:	089b      	lsrs	r3, r3, #2
 8001966:	3302      	adds	r3, #2
 8001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800196e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a3d      	ldr	r2, [pc, #244]	; (8001a7c <HAL_GPIO_Init+0x2b4>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d00d      	beq.n	80019a8 <HAL_GPIO_Init+0x1e0>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a3c      	ldr	r2, [pc, #240]	; (8001a80 <HAL_GPIO_Init+0x2b8>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d007      	beq.n	80019a4 <HAL_GPIO_Init+0x1dc>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a3b      	ldr	r2, [pc, #236]	; (8001a84 <HAL_GPIO_Init+0x2bc>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d101      	bne.n	80019a0 <HAL_GPIO_Init+0x1d8>
 800199c:	2302      	movs	r3, #2
 800199e:	e004      	b.n	80019aa <HAL_GPIO_Init+0x1e2>
 80019a0:	2303      	movs	r3, #3
 80019a2:	e002      	b.n	80019aa <HAL_GPIO_Init+0x1e2>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <HAL_GPIO_Init+0x1e2>
 80019a8:	2300      	movs	r3, #0
 80019aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ac:	f002 0203 	and.w	r2, r2, #3
 80019b0:	0092      	lsls	r2, r2, #2
 80019b2:	4093      	lsls	r3, r2
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ba:	492f      	ldr	r1, [pc, #188]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019be:	089b      	lsrs	r3, r3, #2
 80019c0:	3302      	adds	r3, #2
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019d4:	4b2c      	ldr	r3, [pc, #176]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	492b      	ldr	r1, [pc, #172]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	608b      	str	r3, [r1, #8]
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019e2:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	4927      	ldr	r1, [pc, #156]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019fc:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	4921      	ldr	r1, [pc, #132]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	60cb      	str	r3, [r1, #12]
 8001a08:	e006      	b.n	8001a18 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	43db      	mvns	r3, r3
 8001a12:	491d      	ldr	r1, [pc, #116]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d006      	beq.n	8001a32 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a24:	4b18      	ldr	r3, [pc, #96]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	4917      	ldr	r1, [pc, #92]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
 8001a30:	e006      	b.n	8001a40 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	4913      	ldr	r1, [pc, #76]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d01f      	beq.n	8001a8c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	490d      	ldr	r1, [pc, #52]	; (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e01f      	b.n	8001a9a <HAL_GPIO_Init+0x2d2>
 8001a5a:	bf00      	nop
 8001a5c:	10320000 	.word	0x10320000
 8001a60:	10310000 	.word	0x10310000
 8001a64:	10220000 	.word	0x10220000
 8001a68:	10210000 	.word	0x10210000
 8001a6c:	10120000 	.word	0x10120000
 8001a70:	10110000 	.word	0x10110000
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010000 	.word	0x40010000
 8001a7c:	40010800 	.word	0x40010800
 8001a80:	40010c00 	.word	0x40010c00
 8001a84:	40011000 	.word	0x40011000
 8001a88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_GPIO_Init+0x2f4>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	43db      	mvns	r3, r3
 8001a94:	4909      	ldr	r1, [pc, #36]	; (8001abc <HAL_GPIO_Init+0x2f4>)
 8001a96:	4013      	ands	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f47f ae96 	bne.w	80017dc <HAL_GPIO_Init+0x14>
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	372c      	adds	r7, #44	; 0x2c
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	40010400 	.word	0x40010400

08001ac0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d002      	beq.n	8001ade <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	73fb      	strb	r3, [r7, #15]
 8001adc:	e001      	b.n	8001ae2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3714      	adds	r7, #20
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr

08001aee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
 8001af6:	460b      	mov	r3, r1
 8001af8:	807b      	strh	r3, [r7, #2]
 8001afa:	4613      	mov	r3, r2
 8001afc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001afe:	787b      	ldrb	r3, [r7, #1]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b04:	887a      	ldrh	r2, [r7, #2]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b0a:	e003      	b.n	8001b14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	041a      	lsls	r2, r3, #16
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	611a      	str	r2, [r3, #16]
}
 8001b14:	bf00      	nop
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr

08001b1e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b085      	sub	sp, #20
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	460b      	mov	r3, r1
 8001b28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b30:	887a      	ldrh	r2, [r7, #2]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	4013      	ands	r3, r2
 8001b36:	041a      	lsls	r2, r3, #16
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	43d9      	mvns	r1, r3
 8001b3c:	887b      	ldrh	r3, [r7, #2]
 8001b3e:	400b      	ands	r3, r1
 8001b40:	431a      	orrs	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	611a      	str	r2, [r3, #16]
}
 8001b46:	bf00      	nop
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e272      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 8087 	beq.w	8001c7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b70:	4b92      	ldr	r3, [pc, #584]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 030c 	and.w	r3, r3, #12
 8001b78:	2b04      	cmp	r3, #4
 8001b7a:	d00c      	beq.n	8001b96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b7c:	4b8f      	ldr	r3, [pc, #572]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 030c 	and.w	r3, r3, #12
 8001b84:	2b08      	cmp	r3, #8
 8001b86:	d112      	bne.n	8001bae <HAL_RCC_OscConfig+0x5e>
 8001b88:	4b8c      	ldr	r3, [pc, #560]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b94:	d10b      	bne.n	8001bae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b96:	4b89      	ldr	r3, [pc, #548]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d06c      	beq.n	8001c7c <HAL_RCC_OscConfig+0x12c>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d168      	bne.n	8001c7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e24c      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bb6:	d106      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x76>
 8001bb8:	4b80      	ldr	r3, [pc, #512]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a7f      	ldr	r2, [pc, #508]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	e02e      	b.n	8001c24 <HAL_RCC_OscConfig+0xd4>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10c      	bne.n	8001be8 <HAL_RCC_OscConfig+0x98>
 8001bce:	4b7b      	ldr	r3, [pc, #492]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a7a      	ldr	r2, [pc, #488]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	4b78      	ldr	r3, [pc, #480]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a77      	ldr	r2, [pc, #476]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001be0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	e01d      	b.n	8001c24 <HAL_RCC_OscConfig+0xd4>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bf0:	d10c      	bne.n	8001c0c <HAL_RCC_OscConfig+0xbc>
 8001bf2:	4b72      	ldr	r3, [pc, #456]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a71      	ldr	r2, [pc, #452]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	4b6f      	ldr	r3, [pc, #444]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a6e      	ldr	r2, [pc, #440]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	e00b      	b.n	8001c24 <HAL_RCC_OscConfig+0xd4>
 8001c0c:	4b6b      	ldr	r3, [pc, #428]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a6a      	ldr	r2, [pc, #424]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	4b68      	ldr	r3, [pc, #416]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a67      	ldr	r2, [pc, #412]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d013      	beq.n	8001c54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fcb4 	bl	8001598 <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c34:	f7ff fcb0 	bl	8001598 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	; 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e200      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c46:	4b5d      	ldr	r3, [pc, #372]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0f0      	beq.n	8001c34 <HAL_RCC_OscConfig+0xe4>
 8001c52:	e014      	b.n	8001c7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7ff fca0 	bl	8001598 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c5c:	f7ff fc9c 	bl	8001598 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b64      	cmp	r3, #100	; 0x64
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e1ec      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c6e:	4b53      	ldr	r3, [pc, #332]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x10c>
 8001c7a:	e000      	b.n	8001c7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d063      	beq.n	8001d52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c8a:	4b4c      	ldr	r3, [pc, #304]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00b      	beq.n	8001cae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c96:	4b49      	ldr	r3, [pc, #292]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d11c      	bne.n	8001cdc <HAL_RCC_OscConfig+0x18c>
 8001ca2:	4b46      	ldr	r3, [pc, #280]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d116      	bne.n	8001cdc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cae:	4b43      	ldr	r3, [pc, #268]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d005      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x176>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d001      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e1c0      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc6:	4b3d      	ldr	r3, [pc, #244]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4939      	ldr	r1, [pc, #228]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cda:	e03a      	b.n	8001d52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d020      	beq.n	8001d26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce4:	4b36      	ldr	r3, [pc, #216]	; (8001dc0 <HAL_RCC_OscConfig+0x270>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cea:	f7ff fc55 	bl	8001598 <HAL_GetTick>
 8001cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf0:	e008      	b.n	8001d04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf2:	f7ff fc51 	bl	8001598 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e1a1      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d04:	4b2d      	ldr	r3, [pc, #180]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0f0      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d10:	4b2a      	ldr	r3, [pc, #168]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	4927      	ldr	r1, [pc, #156]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	600b      	str	r3, [r1, #0]
 8001d24:	e015      	b.n	8001d52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d26:	4b26      	ldr	r3, [pc, #152]	; (8001dc0 <HAL_RCC_OscConfig+0x270>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2c:	f7ff fc34 	bl	8001598 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d34:	f7ff fc30 	bl	8001598 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e180      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d46:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1f0      	bne.n	8001d34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d03a      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	699b      	ldr	r3, [r3, #24]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d019      	beq.n	8001d9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <HAL_RCC_OscConfig+0x274>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d6c:	f7ff fc14 	bl	8001598 <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d74:	f7ff fc10 	bl	8001598 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e160      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d86:	4b0d      	ldr	r3, [pc, #52]	; (8001dbc <HAL_RCC_OscConfig+0x26c>)
 8001d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d92:	2001      	movs	r0, #1
 8001d94:	f000 fa9c 	bl	80022d0 <RCC_Delay>
 8001d98:	e01c      	b.n	8001dd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <HAL_RCC_OscConfig+0x274>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da0:	f7ff fbfa 	bl	8001598 <HAL_GetTick>
 8001da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da6:	e00f      	b.n	8001dc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da8:	f7ff fbf6 	bl	8001598 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d908      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e146      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	42420000 	.word	0x42420000
 8001dc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc8:	4b92      	ldr	r3, [pc, #584]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1e9      	bne.n	8001da8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	f000 80a6 	beq.w	8001f2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001de2:	2300      	movs	r3, #0
 8001de4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001de6:	4b8b      	ldr	r3, [pc, #556]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d10d      	bne.n	8001e0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df2:	4b88      	ldr	r3, [pc, #544]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	4a87      	ldr	r2, [pc, #540]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dfc:	61d3      	str	r3, [r2, #28]
 8001dfe:	4b85      	ldr	r3, [pc, #532]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0e:	4b82      	ldr	r3, [pc, #520]	; (8002018 <HAL_RCC_OscConfig+0x4c8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d118      	bne.n	8001e4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e1a:	4b7f      	ldr	r3, [pc, #508]	; (8002018 <HAL_RCC_OscConfig+0x4c8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a7e      	ldr	r2, [pc, #504]	; (8002018 <HAL_RCC_OscConfig+0x4c8>)
 8001e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e26:	f7ff fbb7 	bl	8001598 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2c:	e008      	b.n	8001e40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e2e:	f7ff fbb3 	bl	8001598 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	2b64      	cmp	r3, #100	; 0x64
 8001e3a:	d901      	bls.n	8001e40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e103      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e40:	4b75      	ldr	r3, [pc, #468]	; (8002018 <HAL_RCC_OscConfig+0x4c8>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d0f0      	beq.n	8001e2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d106      	bne.n	8001e62 <HAL_RCC_OscConfig+0x312>
 8001e54:	4b6f      	ldr	r3, [pc, #444]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	4a6e      	ldr	r2, [pc, #440]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6213      	str	r3, [r2, #32]
 8001e60:	e02d      	b.n	8001ebe <HAL_RCC_OscConfig+0x36e>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d10c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x334>
 8001e6a:	4b6a      	ldr	r3, [pc, #424]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	4a69      	ldr	r2, [pc, #420]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	f023 0301 	bic.w	r3, r3, #1
 8001e74:	6213      	str	r3, [r2, #32]
 8001e76:	4b67      	ldr	r3, [pc, #412]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	4a66      	ldr	r2, [pc, #408]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e7c:	f023 0304 	bic.w	r3, r3, #4
 8001e80:	6213      	str	r3, [r2, #32]
 8001e82:	e01c      	b.n	8001ebe <HAL_RCC_OscConfig+0x36e>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	2b05      	cmp	r3, #5
 8001e8a:	d10c      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x356>
 8001e8c:	4b61      	ldr	r3, [pc, #388]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	4a60      	ldr	r2, [pc, #384]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	6213      	str	r3, [r2, #32]
 8001e98:	4b5e      	ldr	r3, [pc, #376]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	4a5d      	ldr	r2, [pc, #372]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	6213      	str	r3, [r2, #32]
 8001ea4:	e00b      	b.n	8001ebe <HAL_RCC_OscConfig+0x36e>
 8001ea6:	4b5b      	ldr	r3, [pc, #364]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	4a5a      	ldr	r2, [pc, #360]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	f023 0301 	bic.w	r3, r3, #1
 8001eb0:	6213      	str	r3, [r2, #32]
 8001eb2:	4b58      	ldr	r3, [pc, #352]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
 8001eb6:	4a57      	ldr	r2, [pc, #348]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001eb8:	f023 0304 	bic.w	r3, r3, #4
 8001ebc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d015      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff fb67 	bl	8001598 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7ff fb63 	bl	8001598 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e0b1      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee4:	4b4b      	ldr	r3, [pc, #300]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0ee      	beq.n	8001ece <HAL_RCC_OscConfig+0x37e>
 8001ef0:	e014      	b.n	8001f1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef2:	f7ff fb51 	bl	8001598 <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef8:	e00a      	b.n	8001f10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efa:	f7ff fb4d 	bl	8001598 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e09b      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f10:	4b40      	ldr	r3, [pc, #256]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1ee      	bne.n	8001efa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f1c:	7dfb      	ldrb	r3, [r7, #23]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d105      	bne.n	8001f2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f22:	4b3c      	ldr	r3, [pc, #240]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	4a3b      	ldr	r2, [pc, #236]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 8087 	beq.w	8002046 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f38:	4b36      	ldr	r3, [pc, #216]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 030c 	and.w	r3, r3, #12
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d061      	beq.n	8002008 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	69db      	ldr	r3, [r3, #28]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d146      	bne.n	8001fda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4c:	4b33      	ldr	r3, [pc, #204]	; (800201c <HAL_RCC_OscConfig+0x4cc>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f52:	f7ff fb21 	bl	8001598 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5a:	f7ff fb1d 	bl	8001598 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e06d      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f6c:	4b29      	ldr	r3, [pc, #164]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1f0      	bne.n	8001f5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f80:	d108      	bne.n	8001f94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f82:	4b24      	ldr	r3, [pc, #144]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	4921      	ldr	r1, [pc, #132]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f94:	4b1f      	ldr	r3, [pc, #124]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a19      	ldr	r1, [r3, #32]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa4:	430b      	orrs	r3, r1
 8001fa6:	491b      	ldr	r1, [pc, #108]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fac:	4b1b      	ldr	r3, [pc, #108]	; (800201c <HAL_RCC_OscConfig+0x4cc>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7ff faf1 	bl	8001598 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fba:	f7ff faed 	bl	8001598 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e03d      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x46a>
 8001fd8:	e035      	b.n	8002046 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <HAL_RCC_OscConfig+0x4cc>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7ff fada 	bl	8001598 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe8:	f7ff fad6 	bl	8001598 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e026      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ffa:	4b06      	ldr	r3, [pc, #24]	; (8002014 <HAL_RCC_OscConfig+0x4c4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1f0      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x498>
 8002006:	e01e      	b.n	8002046 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69db      	ldr	r3, [r3, #28]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d107      	bne.n	8002020 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e019      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
 8002014:	40021000 	.word	0x40021000
 8002018:	40007000 	.word	0x40007000
 800201c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_RCC_OscConfig+0x500>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a1b      	ldr	r3, [r3, #32]
 8002030:	429a      	cmp	r2, r3
 8002032:	d106      	bne.n	8002042 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d001      	beq.n	8002046 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002046:	2300      	movs	r3, #0
}
 8002048:	4618      	mov	r0, r3
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40021000 	.word	0x40021000

08002054 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e0d0      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002068:	4b6a      	ldr	r3, [pc, #424]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d910      	bls.n	8002098 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002076:	4b67      	ldr	r3, [pc, #412]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f023 0207 	bic.w	r2, r3, #7
 800207e:	4965      	ldr	r1, [pc, #404]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	4313      	orrs	r3, r2
 8002084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002086:	4b63      	ldr	r3, [pc, #396]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	429a      	cmp	r2, r3
 8002092:	d001      	beq.n	8002098 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e0b8      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d020      	beq.n	80020e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b0:	4b59      	ldr	r3, [pc, #356]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a58      	ldr	r2, [pc, #352]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c8:	4b53      	ldr	r3, [pc, #332]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a52      	ldr	r2, [pc, #328]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d4:	4b50      	ldr	r3, [pc, #320]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	494d      	ldr	r1, [pc, #308]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d040      	beq.n	8002174 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020fa:	4b47      	ldr	r3, [pc, #284]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d115      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e07f      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b02      	cmp	r3, #2
 8002110:	d107      	bne.n	8002122 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002112:	4b41      	ldr	r3, [pc, #260]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d109      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e073      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002122:	4b3d      	ldr	r3, [pc, #244]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e06b      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002132:	4b39      	ldr	r3, [pc, #228]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f023 0203 	bic.w	r2, r3, #3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	4936      	ldr	r1, [pc, #216]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 8002140:	4313      	orrs	r3, r2
 8002142:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002144:	f7ff fa28 	bl	8001598 <HAL_GetTick>
 8002148:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	e00a      	b.n	8002162 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800214c:	f7ff fa24 	bl	8001598 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	f241 3288 	movw	r2, #5000	; 0x1388
 800215a:	4293      	cmp	r3, r2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e053      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002162:	4b2d      	ldr	r3, [pc, #180]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f003 020c 	and.w	r2, r3, #12
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	429a      	cmp	r2, r3
 8002172:	d1eb      	bne.n	800214c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002174:	4b27      	ldr	r3, [pc, #156]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d210      	bcs.n	80021a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4b24      	ldr	r3, [pc, #144]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f023 0207 	bic.w	r2, r3, #7
 800218a:	4922      	ldr	r1, [pc, #136]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	4313      	orrs	r3, r2
 8002190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002192:	4b20      	ldr	r3, [pc, #128]	; (8002214 <HAL_RCC_ClockConfig+0x1c0>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d001      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e032      	b.n	800220a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d008      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b0:	4b19      	ldr	r3, [pc, #100]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	4916      	ldr	r1, [pc, #88]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d009      	beq.n	80021e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	490e      	ldr	r1, [pc, #56]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021e2:	f000 f821 	bl	8002228 <HAL_RCC_GetSysClockFreq>
 80021e6:	4602      	mov	r2, r0
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_RCC_ClockConfig+0x1c4>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	091b      	lsrs	r3, r3, #4
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	490a      	ldr	r1, [pc, #40]	; (800221c <HAL_RCC_ClockConfig+0x1c8>)
 80021f4:	5ccb      	ldrb	r3, [r1, r3]
 80021f6:	fa22 f303 	lsr.w	r3, r2, r3
 80021fa:	4a09      	ldr	r2, [pc, #36]	; (8002220 <HAL_RCC_ClockConfig+0x1cc>)
 80021fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_RCC_ClockConfig+0x1d0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff f986 	bl	8001514 <HAL_InitTick>

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40022000 	.word	0x40022000
 8002218:	40021000 	.word	0x40021000
 800221c:	08002b50 	.word	0x08002b50
 8002220:	20000068 	.word	0x20000068
 8002224:	2000006c 	.word	0x2000006c

08002228 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002228:	b480      	push	{r7}
 800222a:	b087      	sub	sp, #28
 800222c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	2300      	movs	r3, #0
 800223c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002242:	4b1e      	ldr	r3, [pc, #120]	; (80022bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b04      	cmp	r3, #4
 8002250:	d002      	beq.n	8002258 <HAL_RCC_GetSysClockFreq+0x30>
 8002252:	2b08      	cmp	r3, #8
 8002254:	d003      	beq.n	800225e <HAL_RCC_GetSysClockFreq+0x36>
 8002256:	e027      	b.n	80022a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002258:	4b19      	ldr	r3, [pc, #100]	; (80022c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800225a:	613b      	str	r3, [r7, #16]
      break;
 800225c:	e027      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	0c9b      	lsrs	r3, r3, #18
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	4a17      	ldr	r2, [pc, #92]	; (80022c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002268:	5cd3      	ldrb	r3, [r2, r3]
 800226a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d010      	beq.n	8002298 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002276:	4b11      	ldr	r3, [pc, #68]	; (80022bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	0c5b      	lsrs	r3, r3, #17
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	4a11      	ldr	r2, [pc, #68]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002282:	5cd3      	ldrb	r3, [r2, r3]
 8002284:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a0d      	ldr	r2, [pc, #52]	; (80022c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800228a:	fb03 f202 	mul.w	r2, r3, r2
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	fbb2 f3f3 	udiv	r3, r2, r3
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	e004      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a0c      	ldr	r2, [pc, #48]	; (80022cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800229c:	fb02 f303 	mul.w	r3, r2, r3
 80022a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	613b      	str	r3, [r7, #16]
      break;
 80022a6:	e002      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80022aa:	613b      	str	r3, [r7, #16]
      break;
 80022ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022ae:	693b      	ldr	r3, [r7, #16]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	371c      	adds	r7, #28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40021000 	.word	0x40021000
 80022c0:	007a1200 	.word	0x007a1200
 80022c4:	08002b60 	.word	0x08002b60
 80022c8:	08002b70 	.word	0x08002b70
 80022cc:	003d0900 	.word	0x003d0900

080022d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022d8:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <RCC_Delay+0x34>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <RCC_Delay+0x38>)
 80022de:	fba2 2303 	umull	r2, r3, r2, r3
 80022e2:	0a5b      	lsrs	r3, r3, #9
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	fb02 f303 	mul.w	r3, r2, r3
 80022ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022ec:	bf00      	nop
  }
  while (Delay --);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	1e5a      	subs	r2, r3, #1
 80022f2:	60fa      	str	r2, [r7, #12]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1f9      	bne.n	80022ec <RCC_Delay+0x1c>
}
 80022f8:	bf00      	nop
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	20000068 	.word	0x20000068
 8002308:	10624dd3 	.word	0x10624dd3

0800230c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e041      	b.n	80023a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d106      	bne.n	8002338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff f856 	bl	80013e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2202      	movs	r2, #2
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3304      	adds	r3, #4
 8002348:	4619      	mov	r1, r3
 800234a:	4610      	mov	r0, r2
 800234c:	f000 fa6e 	bl	800282c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d001      	beq.n	80023c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e035      	b.n	8002430 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2202      	movs	r2, #2
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a16      	ldr	r2, [pc, #88]	; (800243c <HAL_TIM_Base_Start_IT+0x90>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d009      	beq.n	80023fa <HAL_TIM_Base_Start_IT+0x4e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ee:	d004      	beq.n	80023fa <HAL_TIM_Base_Start_IT+0x4e>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a12      	ldr	r2, [pc, #72]	; (8002440 <HAL_TIM_Base_Start_IT+0x94>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d111      	bne.n	800241e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2b06      	cmp	r3, #6
 800240a:	d010      	beq.n	800242e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f042 0201 	orr.w	r2, r2, #1
 800241a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800241c:	e007      	b.n	800242e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0201 	orr.w	r2, r2, #1
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40012c00 	.word	0x40012c00
 8002440:	40000400 	.word	0x40000400

08002444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b02      	cmp	r3, #2
 8002458:	d122      	bne.n	80024a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b02      	cmp	r3, #2
 8002466:	d11b      	bne.n	80024a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0202 	mvn.w	r2, #2
 8002470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f9b4 	bl	80027f4 <HAL_TIM_IC_CaptureCallback>
 800248c:	e005      	b.n	800249a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f9a7 	bl	80027e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 f9b6 	bl	8002806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d122      	bne.n	80024f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d11b      	bne.n	80024f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f06f 0204 	mvn.w	r2, #4
 80024c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2202      	movs	r2, #2
 80024ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f98a 	bl	80027f4 <HAL_TIM_IC_CaptureCallback>
 80024e0:	e005      	b.n	80024ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f97d 	bl	80027e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 f98c 	bl	8002806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f003 0308 	and.w	r3, r3, #8
 80024fe:	2b08      	cmp	r3, #8
 8002500:	d122      	bne.n	8002548 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0308 	and.w	r3, r3, #8
 800250c:	2b08      	cmp	r3, #8
 800250e:	d11b      	bne.n	8002548 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0208 	mvn.w	r2, #8
 8002518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2204      	movs	r2, #4
 800251e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f960 	bl	80027f4 <HAL_TIM_IC_CaptureCallback>
 8002534:	e005      	b.n	8002542 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f953 	bl	80027e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f962 	bl	8002806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	2b10      	cmp	r3, #16
 8002554:	d122      	bne.n	800259c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f003 0310 	and.w	r3, r3, #16
 8002560:	2b10      	cmp	r3, #16
 8002562:	d11b      	bne.n	800259c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f06f 0210 	mvn.w	r2, #16
 800256c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2208      	movs	r2, #8
 8002572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f936 	bl	80027f4 <HAL_TIM_IC_CaptureCallback>
 8002588:	e005      	b.n	8002596 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f929 	bl	80027e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 f938 	bl	8002806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d10e      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d107      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0201 	mvn.w	r2, #1
 80025c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7fe fe86 	bl	80012d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025d2:	2b80      	cmp	r3, #128	; 0x80
 80025d4:	d10e      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e0:	2b80      	cmp	r3, #128	; 0x80
 80025e2:	d107      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 fa6b 	bl	8002aca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fe:	2b40      	cmp	r3, #64	; 0x40
 8002600:	d10e      	bne.n	8002620 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260c:	2b40      	cmp	r3, #64	; 0x40
 800260e:	d107      	bne.n	8002620 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f8fc 	bl	8002818 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	f003 0320 	and.w	r3, r3, #32
 800262a:	2b20      	cmp	r3, #32
 800262c:	d10e      	bne.n	800264c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0320 	and.w	r3, r3, #32
 8002638:	2b20      	cmp	r3, #32
 800263a:	d107      	bne.n	800264c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0220 	mvn.w	r2, #32
 8002644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fa36 	bl	8002ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800265e:	2300      	movs	r3, #0
 8002660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002668:	2b01      	cmp	r3, #1
 800266a:	d101      	bne.n	8002670 <HAL_TIM_ConfigClockSource+0x1c>
 800266c:	2302      	movs	r3, #2
 800266e:	e0b4      	b.n	80027da <HAL_TIM_ConfigClockSource+0x186>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800268e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68ba      	ldr	r2, [r7, #8]
 800269e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026a8:	d03e      	beq.n	8002728 <HAL_TIM_ConfigClockSource+0xd4>
 80026aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ae:	f200 8087 	bhi.w	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026b6:	f000 8086 	beq.w	80027c6 <HAL_TIM_ConfigClockSource+0x172>
 80026ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026be:	d87f      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026c0:	2b70      	cmp	r3, #112	; 0x70
 80026c2:	d01a      	beq.n	80026fa <HAL_TIM_ConfigClockSource+0xa6>
 80026c4:	2b70      	cmp	r3, #112	; 0x70
 80026c6:	d87b      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026c8:	2b60      	cmp	r3, #96	; 0x60
 80026ca:	d050      	beq.n	800276e <HAL_TIM_ConfigClockSource+0x11a>
 80026cc:	2b60      	cmp	r3, #96	; 0x60
 80026ce:	d877      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026d0:	2b50      	cmp	r3, #80	; 0x50
 80026d2:	d03c      	beq.n	800274e <HAL_TIM_ConfigClockSource+0xfa>
 80026d4:	2b50      	cmp	r3, #80	; 0x50
 80026d6:	d873      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026d8:	2b40      	cmp	r3, #64	; 0x40
 80026da:	d058      	beq.n	800278e <HAL_TIM_ConfigClockSource+0x13a>
 80026dc:	2b40      	cmp	r3, #64	; 0x40
 80026de:	d86f      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026e0:	2b30      	cmp	r3, #48	; 0x30
 80026e2:	d064      	beq.n	80027ae <HAL_TIM_ConfigClockSource+0x15a>
 80026e4:	2b30      	cmp	r3, #48	; 0x30
 80026e6:	d86b      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026e8:	2b20      	cmp	r3, #32
 80026ea:	d060      	beq.n	80027ae <HAL_TIM_ConfigClockSource+0x15a>
 80026ec:	2b20      	cmp	r3, #32
 80026ee:	d867      	bhi.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d05c      	beq.n	80027ae <HAL_TIM_ConfigClockSource+0x15a>
 80026f4:	2b10      	cmp	r3, #16
 80026f6:	d05a      	beq.n	80027ae <HAL_TIM_ConfigClockSource+0x15a>
 80026f8:	e062      	b.n	80027c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800270a:	f000 f95e 	bl	80029ca <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800271c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	609a      	str	r2, [r3, #8]
      break;
 8002726:	e04f      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002738:	f000 f947 	bl	80029ca <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800274a:	609a      	str	r2, [r3, #8]
      break;
 800274c:	e03c      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800275a:	461a      	mov	r2, r3
 800275c:	f000 f8be 	bl	80028dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2150      	movs	r1, #80	; 0x50
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f915 	bl	8002996 <TIM_ITRx_SetConfig>
      break;
 800276c:	e02c      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800277a:	461a      	mov	r2, r3
 800277c:	f000 f8dc 	bl	8002938 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2160      	movs	r1, #96	; 0x60
 8002786:	4618      	mov	r0, r3
 8002788:	f000 f905 	bl	8002996 <TIM_ITRx_SetConfig>
      break;
 800278c:	e01c      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800279a:	461a      	mov	r2, r3
 800279c:	f000 f89e 	bl	80028dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2140      	movs	r1, #64	; 0x40
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 f8f5 	bl	8002996 <TIM_ITRx_SetConfig>
      break;
 80027ac:	e00c      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f000 f8ec 	bl	8002996 <TIM_ITRx_SetConfig>
      break;
 80027be:	e003      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	73fb      	strb	r3, [r7, #15]
      break;
 80027c4:	e000      	b.n	80027c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr

08002806 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002806:	b480      	push	{r7}
 8002808:	b083      	sub	sp, #12
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr
	...

0800282c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a25      	ldr	r2, [pc, #148]	; (80028d4 <TIM_Base_SetConfig+0xa8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d007      	beq.n	8002854 <TIM_Base_SetConfig+0x28>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800284a:	d003      	beq.n	8002854 <TIM_Base_SetConfig+0x28>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a22      	ldr	r2, [pc, #136]	; (80028d8 <TIM_Base_SetConfig+0xac>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d108      	bne.n	8002866 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800285a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	4313      	orrs	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a1a      	ldr	r2, [pc, #104]	; (80028d4 <TIM_Base_SetConfig+0xa8>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d007      	beq.n	800287e <TIM_Base_SetConfig+0x52>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002874:	d003      	beq.n	800287e <TIM_Base_SetConfig+0x52>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a17      	ldr	r2, [pc, #92]	; (80028d8 <TIM_Base_SetConfig+0xac>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d108      	bne.n	8002890 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	4313      	orrs	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a07      	ldr	r2, [pc, #28]	; (80028d4 <TIM_Base_SetConfig+0xa8>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d103      	bne.n	80028c4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	615a      	str	r2, [r3, #20]
}
 80028ca:	bf00      	nop
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40000400 	.word	0x40000400

080028dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	f023 0201 	bic.w	r2, r3, #1
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f023 030a 	bic.w	r3, r3, #10
 8002918:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4313      	orrs	r3, r2
 8002920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	621a      	str	r2, [r3, #32]
}
 800292e:	bf00      	nop
 8002930:	371c      	adds	r7, #28
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002938:	b480      	push	{r7}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	f023 0210 	bic.w	r2, r3, #16
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	031b      	lsls	r3, r3, #12
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002974:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4313      	orrs	r3, r2
 800297e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	621a      	str	r2, [r3, #32]
}
 800298c:	bf00      	nop
 800298e:	371c      	adds	r7, #28
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr

08002996 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002996:	b480      	push	{r7}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	f043 0307 	orr.w	r3, r3, #7
 80029b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	609a      	str	r2, [r3, #8]
}
 80029c0:	bf00      	nop
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bc80      	pop	{r7}
 80029c8:	4770      	bx	lr

080029ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b087      	sub	sp, #28
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	021a      	lsls	r2, r3, #8
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	431a      	orrs	r2, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	609a      	str	r2, [r3, #8]
}
 80029fe:	bf00      	nop
 8002a00:	371c      	adds	r7, #28
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d101      	bne.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	e041      	b.n	8002aa4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2202      	movs	r2, #2
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a14      	ldr	r2, [pc, #80]	; (8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d009      	beq.n	8002a78 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6c:	d004      	beq.n	8002a78 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a10      	ldr	r2, [pc, #64]	; (8002ab4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d10c      	bne.n	8002a92 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68ba      	ldr	r2, [r7, #8]
 8002a90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40012c00 	.word	0x40012c00
 8002ab4:	40000400 	.word	0x40000400

08002ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr

08002aca <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b083      	sub	sp, #12
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <memset>:
 8002adc:	4603      	mov	r3, r0
 8002ade:	4402      	add	r2, r0
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d100      	bne.n	8002ae6 <memset+0xa>
 8002ae4:	4770      	bx	lr
 8002ae6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aea:	e7f9      	b.n	8002ae0 <memset+0x4>

08002aec <__libc_init_array>:
 8002aec:	b570      	push	{r4, r5, r6, lr}
 8002aee:	2600      	movs	r6, #0
 8002af0:	4d0c      	ldr	r5, [pc, #48]	; (8002b24 <__libc_init_array+0x38>)
 8002af2:	4c0d      	ldr	r4, [pc, #52]	; (8002b28 <__libc_init_array+0x3c>)
 8002af4:	1b64      	subs	r4, r4, r5
 8002af6:	10a4      	asrs	r4, r4, #2
 8002af8:	42a6      	cmp	r6, r4
 8002afa:	d109      	bne.n	8002b10 <__libc_init_array+0x24>
 8002afc:	f000 f81a 	bl	8002b34 <_init>
 8002b00:	2600      	movs	r6, #0
 8002b02:	4d0a      	ldr	r5, [pc, #40]	; (8002b2c <__libc_init_array+0x40>)
 8002b04:	4c0a      	ldr	r4, [pc, #40]	; (8002b30 <__libc_init_array+0x44>)
 8002b06:	1b64      	subs	r4, r4, r5
 8002b08:	10a4      	asrs	r4, r4, #2
 8002b0a:	42a6      	cmp	r6, r4
 8002b0c:	d105      	bne.n	8002b1a <__libc_init_array+0x2e>
 8002b0e:	bd70      	pop	{r4, r5, r6, pc}
 8002b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b14:	4798      	blx	r3
 8002b16:	3601      	adds	r6, #1
 8002b18:	e7ee      	b.n	8002af8 <__libc_init_array+0xc>
 8002b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b1e:	4798      	blx	r3
 8002b20:	3601      	adds	r6, #1
 8002b22:	e7f2      	b.n	8002b0a <__libc_init_array+0x1e>
 8002b24:	08002b74 	.word	0x08002b74
 8002b28:	08002b74 	.word	0x08002b74
 8002b2c:	08002b74 	.word	0x08002b74
 8002b30:	08002b78 	.word	0x08002b78

08002b34 <_init>:
 8002b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b36:	bf00      	nop
 8002b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b3a:	bc08      	pop	{r3}
 8002b3c:	469e      	mov	lr, r3
 8002b3e:	4770      	bx	lr

08002b40 <_fini>:
 8002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b42:	bf00      	nop
 8002b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b46:	bc08      	pop	{r3}
 8002b48:	469e      	mov	lr, r3
 8002b4a:	4770      	bx	lr
