base_block_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_processing_system7_0_0/sim/base_block_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design_rst_processing_system7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/sim/base_block_design_rst_processing_system7_0_50M_0.vhd,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_axi_gpio_0_0/sim/base_block_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_axi_gpio_1_0/sim/base_block_design_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_axi_gpio_2_0/sim/base_block_design_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_xbar_0/sim/base_block_design_xbar_0.v,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/base_block_design/ip/base_block_design_auto_pc_0/sim/base_block_design_auto_pc_0.v,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
base_block_design.v,verilog,xil_defaultlib,../../../bd/base_block_design/sim/base_block_design.v,incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/ec67/hdl"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/5bb9/hdl/verilog"incdir="../../../../snickerdoodle_black_GPIO.srcs/sources_1/bd/base_block_design/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
