{
   "creator": "Yosys 0.53 (git sha1 53c22ab7c, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/ALU/runs/RUN_2025-06-08_18-02-53/tmp/3b9a99ebdd5b45e081038bb96c7f5eaf.lib ",
   "modules": {
      "\\top": {
         "num_wires":         11,
         "num_wire_bits":     21,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 16,
         "num_ports":         4,
         "num_port_bits":     10,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         15,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_DFF_PP0_": 2,
            "$_NAND_": 1,
            "$_ORNOT_": 2,
            "$_OR_": 4,
            "$_XNOR_": 1,
            "$_XOR_": 1
         }
      }
   },
      "design": {
         "num_wires":         11,
         "num_wire_bits":     21,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 16,
         "num_ports":         4,
         "num_port_bits":     10,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         15,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_DFF_PP0_": 2,
            "$_NAND_": 1,
            "$_ORNOT_": 2,
            "$_OR_": 4,
            "$_XNOR_": 1,
            "$_XOR_": 1
         }
      }
}

