Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 15:20:50 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_fsm_timing_summary_routed.rpt -pb my_fsm_timing_summary_routed.pb -rpx my_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : my_fsm
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.347ns (56.372%)  route 3.364ns (43.628%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           0.669     1.125    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.152     1.277 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.695     3.972    AN_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         3.739     7.711 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.711    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.342ns (57.393%)  route 3.223ns (42.607%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           0.669     1.125    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.152     1.277 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.554     3.831    AN_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.734     7.565 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.565    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.428ns (59.858%)  route 2.970ns (40.142%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           0.669     1.125    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.152     1.277 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.300     3.578    AN_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.820     7.398 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.398    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 4.454ns (62.977%)  route 2.618ns (37.023%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           0.669     1.125    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.152     1.277 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.949     3.226    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.846     7.072 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.072    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 4.050ns (68.336%)  route 1.877ns (31.664%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_reg/Q
                         net (fo=3, routed)           1.877     2.333    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.927 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.927    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 1.599ns (28.879%)  route 3.938ns (71.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.609    RST_IBUF
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.733 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     5.537    cnt[0]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.533ns  (logic 1.599ns (28.901%)  route 3.934ns (71.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.609    RST_IBUF
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.733 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.800     5.533    cnt[0]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.533ns  (logic 1.599ns (28.901%)  route 3.934ns (71.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.609    RST_IBUF
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.733 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.800     5.533    cnt[0]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.533ns  (logic 1.599ns (28.901%)  route 3.934ns (71.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.609    RST_IBUF
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.733 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.800     5.533    cnt[0]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.533ns  (logic 1.599ns (28.901%)  route 3.934ns (71.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.609    RST_IBUF
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     4.733 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.800     5.533    cnt[0]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    curr_state_reg[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.042     0.350 r  FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    curr_state_reg[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    cnt_reg[10]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    cnt_reg[8]_i_1_n_5
    SLICE_X40Y37         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    cnt_reg[14]
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    cnt_reg[12]_i_1_n_5
    SLICE_X40Y38         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    cnt_reg[2]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    cnt_reg[0]_i_2_n_5
    SLICE_X40Y35         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.134     0.275    cnt_reg[6]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    cnt_reg[4]_i_1_n_5
    SLICE_X40Y36         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    cnt_reg[18]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    cnt_reg[16]_i_1_n_5
    SLICE_X40Y39         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    cnt_reg[10]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    cnt_reg[8]_i_1_n_4
    SLICE_X40Y37         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    cnt_reg[14]
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    cnt_reg[12]_i_1_n_4
    SLICE_X40Y38         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    cnt_reg[2]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.419    cnt_reg[0]_i_2_n_4
    SLICE_X40Y35         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





