---
outline: 2
---

# Write Back <Badge type="info" text="STAGE_WB.vhd"/>

![Write Back Stage Logic Gate Diagram](/images/referencia/componentes/stage_wb_rtl.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/STAGE_WB.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Write Back Stage RTL Diagram](/images/referencia/componentes/stage_wb_netlist.svg)

## Test Cases

`test_STAGE_WB.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_STAGE_WB.py).

::: danger TO DO

Work in progress.

:::
