Title,Authors,Platform,Cited_url,Cited_count,Year
Hardware Trojan Horses in Cryptographic IP Cores,"S Bhasin, JL Danger, S Guilley, XT Ngo, L Sauvage","Fault Diagnosis and Tolerance in Cryptography (FDTC), 2013 Workshop on, 15-29",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9600560060957457075,92,2013
BCDL: a high speed balanced DPL for FPGA with global precharge and no early evaluation,"M Nassar, S Bhasin, JL Danger, G Duc, S Guilley","Proceedings of the Conference on Design, Automation and Test in Europe, 849-854",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8810039117426283743,78,2010
WDDL is protected against setup time violation attacks,"N Selmane, S Bhasin, S Guilley, T Graba, JL Danger","Fault Diagnosis and Tolerance in Cryptography (FDTC), 2009 Workshop on, 73-83",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3813425932192394398,55,2009
A survey on hardware trojan detection techniques,"S Bhasin, F Regazzoni","Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, 2021-2024",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=492970215008407348,53,2015
NICV: Normalized Inter-Class Variance for Detection of Side-Channel Leakage.,"S Bhasin, JL Danger, S Guilley, Z Najm","IACR Cryptology ePrint Archive 2013, 717",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5987842944050711786,49,2013
Overview of dual rail with precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors,"JL Danger, S Guilley, S Bhasin, M Nassar","Signals, Circuits and Systems (SCS), 2009 3rd International Conference on, 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17504670755725682950,42,2009
Linear complementary dual code improvement to strengthen encoded circuit against hardware Trojan horses,"XT Ngo, S Bhasin, JL Danger, S Guilley, Z Najm","Hardware Oriented Security and Trust (HOST), 2015 IEEE International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15314532563371260982,40,2015
Countering early evaluation: an approach towards robust dual-rail precharge logic,"S Bhasin, S Guilley, F Flament, N Selmane, JL Danger","Proceedings of the 5th Workshop on Embedded Systems Security, 6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5769879137478819733,35,2010
The curse of class imbalance and conflicting metrics with machine learning for side-channel evaluations,"S Picek, A Heuser, A Jovic, S Bhasin, F Regazzoni",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10120593477936271234,29,2018
Side-channel leakage and trace compression using normalized inter-class variance,"S Bhasin, JL Danger, S Guilley, Z Najm",Proceedings of the Third Workshop on Hardware and Architectural Support for …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=115191906449162850,29,2014
Analysis and improvements of the DPA contest v4 implementation,"S Bhasin, N Bruneau, JL Danger, S Guilley, Z Najm","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14621384732679166998,28,2014
Theory of masking with codewords in hardware: low-weight d th-order correlation-immune Boolean functions.,"S Bhasin, C Carlet, S Guilley","IACR Cryptology ePrint Archive 2013, 303",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3413411628250987681,28,2013
Hardware trojan detection by delay and electromagnetic measurements,"XT Ngo, I Exurville, S Bhasin, JL Danger, S Guilley, Z Najm, JB Rigaud, ...","Proceedings of the 2015 Design, Automation & Test in Europe Conference …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12774163041696134930,27,2015
A look into SIMON from a side-channel perspective,"S Bhasin, T Graba, JL Danger, Z Najm","Hardware-Oriented Security and Trust (HOST), 2014 IEEE International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2799459938943742060,27,2014
Unrolling cryptographic circuits: a simple countermeasure against side-channel attacks,"S Bhasin, S Guilley, L Sauvage, JL Danger","Cryptographers’ Track at the RSA Conference, 195-207",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7291396269008689898,26,2010
Combined SCA and DFA countermeasures integrable in a FPGA design flow,"S Bhasin, JL Danger, F Flament, T Graba, S Guilley, Y Mathieu, M Nassar, ...","Reconfigurable Computing and FPGAs, 2009. ReConFig'09. International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15078085232682205354,26,2009
Time-frequency analysis for second-order attacks,"P Belgarric, S Bhasin, N Bruneau, JL Danger, N Debande, S Guilley, ...",International Conference on Smart Card Research and Advanced Applications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15154683063042357684,24,2013
Security evaluation of different AES implementations against practical setup time violation attacks in FPGAs,"S Bhasin, N Selmane, S Guilley, JL Danger","Hardware-Oriented Security and Trust, 2009. HOST'09. IEEE International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5948594179464072233,21,2009
Make Some Noise. Unleashing the Power of Convolutional Neural Networks for Profiled Side-channel Analysis,"J Kim, S Picek, A Heuser, S Bhasin, A Hanjalic","IACR Transactions on Cryptographic Hardware and Embedded Systems, 148-179",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16840693221154703593,20,2019
Exploiting FPGA block memories for protected cryptographic implementations,"S Bhasin, JL Danger, S Guilley, W He","ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (3), 16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6723486554855003649,20,2015
"Fault attacks, injection techniques and tools for simulation","R Piscitelli, S Bhasin, F Regazzoni","Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2015 10th …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14690908040294391073,20,2015
On the performance of convolutional neural networks for side-channel analysis,"S Picek, IP Samiotis, J Kim, A Heuser, S Bhasin, A Legay","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15783435603356168193,19,2018
On the Performance of Convolutional Neural Networks for Side-Channel Analysis,"A Legay, S Picek, IP Samiotis, K Jaehun, A Heuser, S Bhasin","Security, Privacy, and Applied Cryptography Engineering, pp 157",,19,2018
Pll to the rescue: a novel em fault countermeasure,"N Miura, Z Najm, W He, S Bhasin, XT Ngo, M Nagata, JL Danger","Design Automation Conference (DAC), 2016 53nd ACM/EDAC/IEEE, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11234521068973368122,19,2016
A low-entropy first-degree secure provable masking scheme for resource-constrained devices,"S Bhasin, JL Danger, S Guilley, Z Najm","Proceedings of the Workshop on Embedded Systems Security, 7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16092092480896396681,19,2013
Security evaluation of application-specific integrated circuits and field programmable gate arrays against setup time violation attacks,"N Selmane, S Bhasin, S Guilley, JL Danger","IET information security 5 (4), 181-190",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12408846970037732575,18,2011
Cryptographically Secure Shield for Security IPs Protection,"XT Ngo, JL Danger, S Guilley, T Graba, Y Mathieu, Z Najm, S Bhasin","IEEE Transactions on Computers 66 (2), 354-360",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3104408620746457951,16,2017
Drecon: Dpa resistant encryption by construction,"S Hajra, C Rebeiro, S Bhasin, G Bajaj, S Sharma, S Guilley, ...","International Conference on Cryptology in Africa, 420-439",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11148352144617199523,16,2014
Toward Threat of Implementation Attacks on Substation Security: Case Study on Fault Detection and Isolation,"A Chattopadhyay, A Ukil, D Jap, S Bhasin","IEEE Transactions on Industrial Informatics 14 (6), 2442-2451",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15571496210966434869,15,2018
From theory to practice of private circuit: A cautionary note,"DB Roy, S Bhasin, S Guilley, JL Danger, D Mukhopadhyay","Computer Design (ICCD), 2015 33rd IEEE International Conference on, 296-303",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12099634846510522813,15,2015
From cryptography to hardware: analyzing and protecting embedded Xilinx BRAM for cryptographic applications,"S Bhasin, S Guilley, A Heuser, JL Danger","Journal of Cryptographic Engineering 3 (4), 213-225",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=396910794075729942,15,2013
Csi neural network: Using side-channels to recover your artificial neural network information,"L Batina, S Bhasin, D Jap, S Picek",arXiv preprint arXiv:1810.09076,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9906628882046766418,14,2018
Practical fault attack on deep neural networks,"J Breier, X Hou, D Jap, L Ma, S Bhasin, Y Liu",Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13904182439738511212,14,2018
One plus one is more than two: a practical combination of power and fault analysis attacks on PRESENT and PRESENT-like block ciphers,"S Patranabis, J Breier, D Mukhopadhyay, S Bhasin","Fault Diagnosis and Tolerance in Cryptography (FDTC), 2017 Workshop on, 25-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15278957185313927045,14,2017
Ring Oscillator under Laser: Potential of PLL-based Countermeasure against Laser Fault Injection,"W He, J Breier, S Bhasin, N Miura, M Nagata","Fault Diagnosis and Tolerance in Cryptography (FDTC), 2016 Workshop on, 102-113",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4631666300847886027,14,2016
Persistent Fault Analysis on Block Ciphers,"F Zhang, X Lou, X Zhao, S Bhasin, W He, R Ding, S Qureshi, K Ren","IACR Transactions on Cryptographic Hardware and Embedded Systems, 150-172",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6591866069655346049,13,2018
Integrated Sensor: A Backdoor for Hardware Trojan Insertions?,"XT Ng, Z Naj, S Bhasin, DB Roy, JL Danger, S Guilley","Digital System Design (DSD), 2015 Euromicro Conference on, 415-422",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11954524565466651629,13,2015
A practical fault attack on ARX-like ciphers with a case study on ChaCha20,"SVD Kumar, S Patranabis, J Breier, D Mukhopadhyay, S Bhasin, ...","Fault Diagnosis and Tolerance in Cryptography (FDTC), 2017 Workshop on, 33-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13945800967891182555,12,2017
Cheap and Cheerful: A Low-Cost Digital Sensor for Detecting Laser Fault Injection Attacks,"W He, J Breier, S Bhasin","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13926980814735438600,11,2016
Encoding the state of integrated circuits: a proactive and reactive protection against hardware Trojans horses,"XT Ngo, S Guilley, S Bhasin, JL Danger, Z Najm","Proceedings of the 9th Workshop on Embedded Systems Security, 7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10728517805618955331,11,2014
The other side of the coin: Analyzing software encoding schemes against fault injection attacks,"J Breier, D Jap, S Bhasin","Hardware Oriented Security and Trust (HOST), 2016 IEEE International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10117813413238331855,10,2016
Reconfigurable LUT: A Double Edged Sword for Security-Critical Applications,"DB Roy, S Bhasin, S Guilley, JL Danger, D Mukhopadhyay, XT Ngo, ...","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3852128846215689305,10,2015
Towards different flavors of combined side channel attacks,"Y Souissi, S Bhasin, S Guilley, M Nassar, JL Danger","Cryptographers’ Track at the RSA Conference, 245-259",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17674685631349618631,10,2012
Bypassing Parity Protected Cryptography using Laser Fault Injection in Cyber-Physical System,"W He, J Breier, S Bhasin, A Chattopadhyay",Proceedings of the 2nd ACM International Workshop on Cyber-Physical System …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7714364263631831289,9,2016
Efficient dual-rail implementations in FPGA using block RAMs,"S Bhasin, S Guilley, Y Souissi, T Graba, JL Danger","Reconfigurable Computing and FPGAs (ReConFig), 2011 International Conference …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18191519182443800149,9,2011
Side-channel leakage on silicon substrate of CMOS cryptographic chip,"D Fujimoto, D Tanaka, N Miura, M Nagata, Y Hayashi, N Homma, ...","Hardware-Oriented Security and Trust (HOST), 2014 IEEE International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18228567916057541305,8,2014
Protecting block ciphers against differential fault attacks without re-keying,"A Baksi, S Bhasin, J Breier, M Khairallah, T Peyrin",2018 IEEE International Symposium on Hardware Oriented Security and Trust …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11776943173999427999,7,2018
SCADPA: Side-channel assisted differential-plaintext attack on bit permutation based ciphers,"J Breier, D Jap, S Bhasin","Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6980946318191187298,7,2018
Side-channel attack on sttram based cache for cryptographic application,"MNI Khan, S Bhasin, A Yuan, A Chattopadhyay, S Ghosh","2017 IEEE 35th International Conference on Computer Design (ICCD), 33-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4835625003127660035,7,2017
Method taking into account process dispersion to detect hardware Trojan Horse by side-channel analysis,"XT Ngo, Z Najm, S Bhasin, S Guilley, JL Danger","Journal of Cryptographic Engineering 6 (3), 239-247",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12154140875701773967,7,2016
Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security,"E Amouri, S Bhasin, Y Mathieu, T Graba, JL Danger, H Mehrez","Field Programmable Logic and Applications (FPL), 2014 24th International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17597116456357254726,7,2014
Evaluation of white-box and grey-box Noekeon implementations in FPGA,"Z Cherif, F Flament, JL Danger, S Bhasin, S Guilley, H Chabanne","2010 International Conference on Reconfigurable Computing and FPGAs, 310-315",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9383621044033711466,7,2010
Don't fall into a trap: Physical side-channel analysis of ChaCha20-Poly1305,"B Jungk, S Bhasin","2017 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3895430374772571796,6,2017
An electromagnetic fault injection sensor using Hogge phase-detector,"J Breier, S Bhasin, W He","Quality Electronic Design (ISQED), 2017 18th International Symposium on, 307-312",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4663749380866620977,6,2017
A systematic security analysis of real-time cyber-physical systems,"A Easwaran, A Chattopadhyay, S Bhasin","Design Automation Conference (ASP-DAC), 2017 22nd Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5079130077730628255,6,2017
Support vector regression: exploiting machine learning techniques for leakage modeling,"D Jap, M Stöttinger, S Bhasin",Proceedings of the Fourth Workshop on Hardware and Architectural Support for …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7053838276838839308,6,2015
Method taking into account process dispersions to detect hardware trojan horse by side-channel,"XT Ngo, Z Najm, S Bhasin, S Guilley, JL Danger",PROOFS: Security Proofs for Embedded Systems 2014,,6,2014
Method Taking into Account Process Dispersions to Detect Hardware Trojan Horse by Side-Channel,"XT Ngo, Z Najm, S Bhasin, S Guilley, JL Danger",PROOFS: Security Proofs for Embedded Systems 2014,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3698698193712104128,6,2014
Physical Security Evaluation at an Early Design-Phase: A Side-Channel Aware Simulation Methodology,"S Bhasin, JL Danger, T Graba, Y Mathieu, D Fujimoto, M Nagata",Proceedings of International Workshop on Engineering Simulations for Cyber …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2021953201979683392,6,2014
{CSI}{NN}: Reverse Engineering of Neural Network Architectures Through Electromagnetic Side Channel,"L Batina, S Bhasin, D Jap, S Picek","28th {USENIX} Security Symposium ({USENIX} Security 19), 515-532",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11715919871445008701,5,2019
DFARPA: Differential fault attack resistant physical design automation,"M Khairallah, R Sadhukhan, R Samanta, J Breier, S Bhasin, ...","Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13292742212993475704,5,2018
Template Attack on Blinded Scalar Multiplication with Asynchronous perf-ioctl Calls.,"S Bhattacharya, C Maurice, S Bhasin, D Mukhopadhyay","IACR Cryptology ePrint Archive 2017, 968",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18423159003725072290,5,2017
Comprehensive Laser Sensitivity Profiling and Data Register Bit-Flips for Cryptographic Fault Attacks in 65 Nm FPGA,"W He, J Breier, S Bhasin, D Jap, HG Ong, CL Gan","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11672259113822356572,5,2016
Malicious Wave: a Survey on Actively Tampering Using Electromagnetic Glitch,"S Bhasin, P Maistri, F Regazzoni",International Symposium on Electromagnetic Compatibility (EMC 2014),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10877867728294334669,5,2014
Number “Not Used” Once - Practical Fault Attack on ,"P Ravi, DB Roy, S Bhasin, A Chattopadhyay, D Mukhopadhyay",International Workshop on Constructive Side-Channel Analysis and Secure …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7001266310460386881,4,2019
An FPGA-compatible PLL-based sensor against fault injection attack,"W He, J Breier, S Bhasin, N Miura, M Nagata","Design Automation Conference (ASP-DAC), 2017 22nd Asia and South Pacific, 39-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2419066282432565881,4,2017
A novel methodology for testing hardware security and trust exploiting On-Chip Power noise Measurement,"D Fujimoto, M Nagata, S Bhasin, JL Danger","Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2311303992758323404,4,2015
Common framework to evaluate modern embedded systems against side-channel attacks,"Y Souissi, S Guilley, S Bhasin, JL Danger","Technologies for Homeland Security (HST), 2011 IEEE International Conference …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1915269321666231195,4,2011
On Comparing Side-channel Properties of AES and ChaCha20 on Microcontrollers,"Z Najm, D Jap, B Jungk, S Picek, S Bhasin","2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 552-555",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1887416726338387236,3,2018
CC meets FIPS: A Hybrid Test Methodology for First Order Side Channel Analysis,"DB Roy, S Bhasin, S Guilley, A Heuser, S Patranabis, D Mukhopadhyay",IEEE Transactions on Computers,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12377763125991474247,3,2018
Attacks in Reality: the Limits of Concurrent Error Detection Codes Against Laser Fault Injection,"J Breier, W He, D Jap, S Bhasin, A Chattopadhyay","Journal of Hardware and Systems Security 1 (4), 298-310",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5558550416150977280,3,2017
A study on analyzing side-channel resistant encoding schemes with respect to fault attacks,"J Breier, D Jap, S Bhasin","Journal of Cryptographic Engineering 7 (4), 311-320",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6315478690620523245,3,2017
A 2.5ns-latency 0.39pJ/b 289μm,"N Miura, K Matsuda, M Nagata, S Bhasin, V Yli-Mayry, N Homma, ...","VLSI Circuits, 2017 Symposium on, C266-C267",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17769758626553306740,3,2017
Supervised and unsupervised machine learning for side-channel based Trojan detection,"D Jap, W He, S Bhasin","Application-specific Systems, Architectures and Processors (ASAP), 2016 IEEE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8957759817353064173,3,2016
Power Noise Measurements of Cryptographic VLSI Circuits Regarding Side-Channel Information Leakage,"D Fujimoto, N Miura, M Nagata, Y HAYASHI, N Homma, H Yohei, ...","IEICE Transactions on Electronics 97 (4), 272-279",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=834073244462951472,3,2014
Embedded systems security: An evaluation methodology against side channel attacks,"Y Souissi, JL Danger, S Guilley, S Bhasin, M Nassar","Design and Architectures for Signal and Image Processing (DASIP), 2011 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6534863892878543681,3,2011
Vade mecum on side-channels attacks and countermeasures for the designer and the evaluator,"S Guilley, O Meynard, M Nassar, G Duc, P Hoogvorst, H Maghrebi, ...","Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2011 6th …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=674323848890560905,3,2011
Automated Methods in Cryptographic Fault Analysis,"J Breier, X Hou, S Bhasin",Springer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11421257130951361627,3,0
One Fault is All it Needs: Breaking Higher-Order Masking with Persistent Fault Analysis,"J Pan, F Zhang, K Ren, S Bhasin","2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13607672422927626248,2,2019
Combining PUF with RLUTs: A Two-party Pay-per-device IP Licensing Scheme on FPGAs,"DB Roy, S Bhasin, I Nikolić, D Mukhopadhyay","ACM Transactions on Embedded Computing Systems (TECS) 18 (2), 12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10961057060327438771,2,2019
Differential Fault Attack Resistant Hardware Design Automation,"M Khairallah, J Breier, S Bhasin, A Chattopadhyay","Automated Methods in Cryptographic Fault Analysis, 209-219",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9002845345460023182,2,2019
Breaking Redundancy-Based Countermeasures with Random Faults and Power Side Channel,"S Saha, D Jap, J Breier, S Bhasin, D Mukhopadhyay, P Dasgupta","2018 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), 15-22",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9596471594387892269,2,2018
Automatic Characterization of Exploitable Faults: A Machine Learning Approach,"S Saha, D Jap, S Patranabis, D Mukhopadhyay, S Bhasin, P Dasgupta",IEEE Transactions on Information Forensics and Security,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6836094929925749336,2,2018
PPAP and iPPAP: PLL-Based Protection Against Physical Attacks,"P Ravi, S Bhasin, J Breier, A Chattopadhyay","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 620-625",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6658013438514515363,2,2018
ON-CHIP MONITOR CIRCUIT AND SEMICONDUCTOR CHIP,"M Nagata, J Danger, D Fujimoto, S Bhasin","US Patent App. 15/543,501",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=282949058569327088,2,2018
Low-cost design of stealthy hardware trojan for bit-level fault attacks on block ciphers,"F Zhang, X Zhao, W He, S Bhasin, S Guo","Science China Information Sciences 60 (4), 048102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18278795737264514518,2,2017
Testing of Side-Channel Leakage of Cryptographic Intellectual Properties: Metrics and Evaluations,"DB Roy, S Bhasin, S Patranabis, D Mukhopadhyay","Hardware IP Security and Trust, 99-131",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16714714825533883886,2,2017
"Fault Injection Attacks: Attack Methodologies, Injection Techniques and Protection Mechanisms","S Bhasin, D Mukhopadhyay","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4316456779331490920,2,2016
What Lies Ahead: Extending TVLA Testing Methodology Towards Success Rate.,"DB Roy, S Bhasin, S Patranabis, D Mukhopadhyay, S Guilley","IACR Cryptology ePrint Archive 2016, 1152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3796966195209809361,2,2016
Challenges in designing trustworthy cryptographic co-processors,"R Graves, G Di Natale, L Batina, S Bhasin, B Ege, A Fournaris, N Mentens, ...","Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, 2009-2012",,2,2015
Design of Secure and Side-Channel Resistant Cryptographic Processors,"R Chaves, G Di Natale, L Batina, S Bhasin, B Ege, A Fournaris, ...",IEEE International Symposium on Circuits and Systems ISCAS,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2763975752339392198,12035210743686084480",2,2015
Combined countermeasures against perturbation & observation attacks,"S Bhasin, T Chouta, G Duc, JL Danger, A El Aabid, F Flament, ...","PASTIS (PAca Security Trends In embedded Security), 16-17",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15562148668262350323,2,2010
Precise Spatio-Temporal Electromagnetic Fault Injections on Data Transfers,"A Menu, S Bhasin, JM Dutertre, JB Rigaud, JL Danger","2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17227261312830897768,1,2019
On Side Channel Vulnerabilities of Bit Permutations in Cryptographic Algorithms,"J Breier, D Jap, X Hou, S Bhasin",IEEE Transactions on Information Forensics and Security,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2203022266150980994,1,2019
Exploiting Determinism in Lattice-based Signatures: Practical Fault Attacks on pqm4 Implementations of NIST Candidates,"P Ravi, MP Jhanwar, J Howe, A Chattopadhyay, S Bhasin",Proceedings of the 2019 ACM Asia Conference on Computer and Communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5234296770988504505,1,2019
SCADFA: Combined SCA+ DFA Attacks on Block Ciphers with Practical Validations,"S Patranabis, N Datta, D Jap, J Breier, S Bhasin, D Mukhopadhyay",IEEE Transactions on Computers,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9783942401223336359,1,2019
Feature Selection Methods for Non-Profiled Side-Channel Attacks on ECC,"P Ravi, B Jungk, D Jap, Z Najm, S Bhasin","2018 IEEE 23rd International Conference on Digital Signal Processing (DSP), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13731724706469228020,1,2018
There Goes Your PIN: Exploiting Smartphone Sensor Fusion Under Single and Cross User Setting,"D Berend, S Bhasin, B Jungk",Proceedings of the 13th International Conference on Availability …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7435131030724991141,1,2018
Guessing Your PIN Right: Unlocking Smartphones with Publicly Available Sensor Data,"D Berend, B Jungk, S Bhasin","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 363-368",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9492862788571974028,1,2018
Improved low-entropy masking scheme for LED with mitigation against correlation-enhanced collision attacks,"F Zhang, L Geng, J Shen, S Bhasin, X Zhao, S Guo","2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), 49-54",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6562585642433938377,1,2017
Extensive Laser Fault Injection Profiling of 65 nm FPGA,"J Breier, W He, S Bhasin, D Jap, S Chef, HG Ong, CL Gan","Journal of Hardware and Systems Security 1 (3), 237-251",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14836797274323512476,1,2017
Opening pandora's box: Implication of RLUT on secure FPGA applications and IP security,"DB Roy, S Bhasin, I Nikolić, D Mukhopadhyay","Verification and Security Workshop (IVSW), 2017 IEEE 2nd International, 134-139",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11121240512146853594,1,2017
Correlation power analysis using bit-level biased activity plaintexts against AES cores with countermeasures,"D Fujimoto, N Miura, M Nagata, Y Hayashi, N Homma, T Aoki, Y Hori, ...","Electromagnetic Compatibility, Tokyo (EMC'14/Tokyo), 2014 International …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1848285242758933753,1,2014
Sophisticated security verification on routing repaired balanced cell-based dual-rail logic against side channel analysis,"W He, S Bhasin, A Otero, T Graba, E de la Torre, JL Danger","IET Information Security 9 (1), 1-13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13192250369381661035,1,2014
SITM: See-In-The-Middle Side-Channel Assisted Middle Round Differential Cryptanalysis on SPN Block Ciphers,"S Bhasin, J Breier, X Hou, D Jap, R Poussier, SM Sim","IACR Transactions on Cryptographic Hardware and Embedded Systems, 95-122",,0,2020
A Framework to Counter Statistical Ineffective Fault Analysis of Block Ciphers using Domain Transformation and Error Correction,"S Saha, D Jap, DB Roy, A Chakraborti, S Bhasin, D Mukhopadhyay",IEEE Transactions on Information Forensics and Security,,0,2019
Poster: When Adversary Becomes the Guardian--Towards Side-channel Security With Adversarial Attacks,"S Picek, D Jap, S Bhasin",Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications …,,0,2019
Poster: Recovering the Input of Neural Networks via Single Shot Side-channel Attacks,"L Batina, S Bhasin, D Jap, S Picek",Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications …,,0,2019
On Misuse of Nonce-Misuse Resistance: Adapting Differential Fault Attacks on (few) CAESAR Winners,"M Khairallah, S Bhasin, A Chattopadhyay",2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces …,,0,2019
Lightweight Secure-Boot Architecture for RISC-V System-on-Chip,"J Haj-Yahya, MM Wong, V Pudi, S Bhasin, A Chattopadhyay","20th International Symposium on Quality Electronic Design (ISQED), 216-223",,0,2019
Security is an Architectural Design Constraint,"P Ravi, Z Najm, S Bhasin, M Khairallah, SS Gupta, A Chattopadhyay",Microprocessors and Microsystems,,0,2019
Automated Evaluation of Software Encoding Schemes,"J Breier, D Jap, S Bhasin","Automated Methods in Cryptographic Fault Analysis, 223-245",,0,2019
Automated Evaluation of Concurrent Error Detection Code Protected Hardware Implementations,"D Jap, J Breier, S Bhasin, A Chattopadhyay","Automated Methods in Cryptographic Fault Analysis, 247-262",,0,2019
Automated Profiling Method for Laser Fault Injection in FPGAs,"J Breier, W He, S Bhasin, D Jap, S Chef, HG Ong, CL Gan","Automated Methods in Cryptographic Fault Analysis, 301-325",,0,2019
Exploitable Fault Space Characterization: A Complementary Approach,"S Saha, D Jap, S Patranabis, D Mukhopadhyay, S Bhasin, P Dasgupta","Automated Methods in Cryptographic Fault Analysis, 59-88",,0,2019
Descrambling of Embedded SRAM Using a Laser Probe,"S Chef, CT Chua, JY Tay, YW Siah, S Bhasin, J Breier, CL Gan",2018 IEEE International Symposium on the Physical and Failure Analysis of …,,0,2018
Online Detection and Reactive Countermeasure for leakage from BPU using TVLA,"S Bhattacharya, S Bhasin, D Mukhopadhyay",VLSI Design and 2018 17th International Conference on Embedded Systems …,,0,2018
Side-Channel Assisted Fault Analysis,"S Patranabis, J Breier, D Mukhopadhyay, S Bhasin","Fault Tolerant Architectures for Cryptography and Hardware Security, 59-77",,0,2018
Reactive Design Strategies Against Fault Injection Attacks,"J Breier, W He, S Bhasin","Fault Tolerant Architectures for Cryptography and Hardware Security, 213-229",,0,2018
The Conflicted Usage of RLUTs for Security-Critical Applications on FPGA,"DB Roy, S Bhasin, JL Danger, S Guilley, W He, D Mukhopadhyay, Z Najm, ...","Journal of Hardware and Systems Security, 1-17",,0,2018
An Industrial Outlook on Challenges of Hardware Security in Digital Economy—Extended Abstract—,"S Bhasin, V Lomné, K Tobich","International Conference on Security, Privacy, and Applied Cryptography …",,0,2017
Transistor level SCA-resistant scheme based on fluctuating power logic,"L Geng, F Zhang, J Shen, W He, S Bhasin, X Zhao, S Guo","Science China Information Sciences 60 (10), 109401",,0,2017
Practical Evaluation of FSE 2016 Customized Encoding Countermeasure,"S Bhasin, D Jap, T Peyrin","IACR Transactions on Symmetric Cryptology 2017 (3), 108-129",,0,2017
Attack sensing against EM leakage and injection,"N Miura, S Bhasin","SoC Design Conference (ISOCC), 2016 International, 201-202",,0,2016
Mistakes Are Proof That You Are Trying: On Verifying Software Encoding Schemes' Resistance to Fault Injection Attacks.,"J Breier, D Jap, S Bhasin","IACR Cryptology ePrint Archive 2016, 932",,0,2016
Does it sound as it claims: a detailed side-channel security analysis of QuadSeal countermeasure,"D Jayasinghe, S Bhasin, S Parameswaran, A Ignjatovic","Proceedings of the ACM International Conference on Computing Frontiers, 449-454",,0,2016
Countering early propagation and routing imbalance of DPL designs in a tree-based FPGA,"E Amouri, S Bhasin, Y Mathieu, T Graba, JL Danger","IC Design & Technology (ICICDT), 2015 International Conference on, 1-4",,0,2015
Reconfigurable LUT: Boon or Bane for Secure Applications.,"DB Roy, S Bhasin, S Guilley, JL Danger, D Mukhopadhyay","IACR Cryptology ePrint Archive 2015, 120",,0,2015
From Cryptography to Hardware: Analyzing Embedded Xilinx BRAM for Cryptographic Applications,"S Bhasin, S Guilley, JL Danger",2012 45th Annual IEEE/ACM International Symposium on Microarchitecture …,,0,2012
Doctorat ParisTech,S BHASIN,TELECOM ParisTech,,0,2012
Doctorat ParisTech,S BHASIN,TELECOM ParisTech,,0,2012
Logic-Level Countermeasures to Secure FPGA based Designs,S Bhasin,Télécom ParisTech,,0,2011
Contre-mesures au niveau logique pour sécuriser les architectures de crypto-processeurs dans les FPGA,S Bhasin,"Paris, Télécom ParisTech",,0,2011
"Security, Privacy, and Applied Cryptography Engineering","S Bhasin, A Mendelson, M Nandi",,,0,0
2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST),"S Bhasin, T Graba, JL Danger, Z Najm",,,0,0
How to design BCDL Logic with the best Trade-off between Complexity and Robustness,"S Bhasin, JL Danger, T Graba, S Guilley",CryptArchi,,0,0
FPGAs (ReConFig) Additional Reviewers,"F Hategekimana, A Haron, A Arış, A Wild, AÉDM Martins, ...",,,0,0
Efficient FPGA Implementation of Dual-Rail Countermeasures using Stochastic Models,"S Bhasin, S Guilley, Y Souissi, JL DANGER",,,0,0
