/// Auto-generated bit field definitions for EMAC_EXT
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::espressif::esp32::esp32::emac_ext {

using namespace alloy::hal::bitfields;

// ============================================================================
// EMAC_EXT Bit Field Definitions
// ============================================================================

/// EX_CLKOUT_CONF - RMII clock divider setting
namespace ex_clkout_conf {
    /// Position: 0, Width: 4
    /// Access: read-write
    using DIV_NUM = BitField<0, 4>;
    constexpr uint32_t DIV_NUM_Pos = 0;
    constexpr uint32_t DIV_NUM_Msk = DIV_NUM::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using H_DIV_NUM = BitField<4, 4>;
    constexpr uint32_t H_DIV_NUM_Pos = 4;
    constexpr uint32_t H_DIV_NUM_Msk = H_DIV_NUM::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using DLY_NUM = BitField<8, 2>;
    constexpr uint32_t DLY_NUM_Pos = 8;
    constexpr uint32_t DLY_NUM_Msk = DLY_NUM::mask;

}  // namespace ex_clkout_conf

/// EX_OSCCLK_CONF - RMII clock half and whole divider settings
namespace ex_oscclk_conf {
    /// Position: 0, Width: 6
    /// Access: read-write
    using DIV_NUM_10M = BitField<0, 6>;
    constexpr uint32_t DIV_NUM_10M_Pos = 0;
    constexpr uint32_t DIV_NUM_10M_Msk = DIV_NUM_10M::mask;

    /// Position: 6, Width: 6
    /// Access: read-write
    using H_DIV_NUM_10M = BitField<6, 6>;
    constexpr uint32_t H_DIV_NUM_10M_Pos = 6;
    constexpr uint32_t H_DIV_NUM_10M_Msk = H_DIV_NUM_10M::mask;

    /// Position: 12, Width: 6
    /// Access: read-write
    using DIV_NUM_100M = BitField<12, 6>;
    constexpr uint32_t DIV_NUM_100M_Pos = 12;
    constexpr uint32_t DIV_NUM_100M_Msk = DIV_NUM_100M::mask;

    /// Position: 18, Width: 6
    /// Access: read-write
    using H_DIV_NUM_100M = BitField<18, 6>;
    constexpr uint32_t H_DIV_NUM_100M_Pos = 18;
    constexpr uint32_t H_DIV_NUM_100M_Msk = H_DIV_NUM_100M::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using CLK_SEL = BitField<24, 1>;
    constexpr uint32_t CLK_SEL_Pos = 24;
    constexpr uint32_t CLK_SEL_Msk = CLK_SEL::mask;

}  // namespace ex_oscclk_conf

/// EX_CLK_CTRL - Clock enable and external/internal clock selection
namespace ex_clk_ctrl {
    /// Position: 0, Width: 1
    /// Access: read-write
    using EXT_EN = BitField<0, 1>;
    constexpr uint32_t EXT_EN_Pos = 0;
    constexpr uint32_t EXT_EN_Msk = EXT_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using INT_EN = BitField<1, 1>;
    constexpr uint32_t INT_EN_Pos = 1;
    constexpr uint32_t INT_EN_Msk = INT_EN::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using RX_125_CLK_EN = BitField<2, 1>;
    constexpr uint32_t RX_125_CLK_EN_Pos = 2;
    constexpr uint32_t RX_125_CLK_EN_Msk = RX_125_CLK_EN::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using MII_CLK_TX_EN = BitField<3, 1>;
    constexpr uint32_t MII_CLK_TX_EN_Pos = 3;
    constexpr uint32_t MII_CLK_TX_EN_Msk = MII_CLK_TX_EN::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using MII_CLK_RX_EN = BitField<4, 1>;
    constexpr uint32_t MII_CLK_RX_EN_Pos = 4;
    constexpr uint32_t MII_CLK_RX_EN_Msk = MII_CLK_RX_EN::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using CLK_EN = BitField<5, 1>;
    constexpr uint32_t CLK_EN_Pos = 5;
    constexpr uint32_t CLK_EN_Msk = CLK_EN::mask;

}  // namespace ex_clk_ctrl

/// EX_PHYINF_CONF - Selection of MII/RMII phy
namespace ex_phyinf_conf {
    /// Position: 0, Width: 1
    /// Access: read-write
    using INT_REVMII_RX_CLK_SEL = BitField<0, 1>;
    constexpr uint32_t INT_REVMII_RX_CLK_SEL_Pos = 0;
    constexpr uint32_t INT_REVMII_RX_CLK_SEL_Msk = INT_REVMII_RX_CLK_SEL::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using EXT_REVMII_RX_CLK_SEL = BitField<1, 1>;
    constexpr uint32_t EXT_REVMII_RX_CLK_SEL_Pos = 1;
    constexpr uint32_t EXT_REVMII_RX_CLK_SEL_Msk = EXT_REVMII_RX_CLK_SEL::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using SBD_FLOWCTRL = BitField<2, 1>;
    constexpr uint32_t SBD_FLOWCTRL_Pos = 2;
    constexpr uint32_t SBD_FLOWCTRL_Msk = SBD_FLOWCTRL::mask;

    /// Position: 3, Width: 5
    /// Access: read-write
    using CORE_PHY_ADDR = BitField<3, 5>;
    constexpr uint32_t CORE_PHY_ADDR_Pos = 3;
    constexpr uint32_t CORE_PHY_ADDR_Msk = CORE_PHY_ADDR::mask;

    /// Position: 8, Width: 5
    /// Access: read-write
    using REVMII_PHY_ADDR = BitField<8, 5>;
    constexpr uint32_t REVMII_PHY_ADDR_Pos = 8;
    constexpr uint32_t REVMII_PHY_ADDR_Msk = REVMII_PHY_ADDR::mask;

    /// Position: 13, Width: 3
    /// Access: read-write
    using PHY_INTF_SEL = BitField<13, 3>;
    constexpr uint32_t PHY_INTF_SEL_Pos = 13;
    constexpr uint32_t PHY_INTF_SEL_Msk = PHY_INTF_SEL::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using SS_MODE = BitField<16, 1>;
    constexpr uint32_t SS_MODE_Pos = 16;
    constexpr uint32_t SS_MODE_Msk = SS_MODE::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using SBD_CLK_GATING_EN = BitField<17, 1>;
    constexpr uint32_t SBD_CLK_GATING_EN_Pos = 17;
    constexpr uint32_t SBD_CLK_GATING_EN_Msk = SBD_CLK_GATING_EN::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using PMT_CTRL_EN = BitField<18, 1>;
    constexpr uint32_t PMT_CTRL_EN_Pos = 18;
    constexpr uint32_t PMT_CTRL_EN_Msk = PMT_CTRL_EN::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using SCR_SMI_DLY_RX_SYNC = BitField<19, 1>;
    constexpr uint32_t SCR_SMI_DLY_RX_SYNC_Pos = 19;
    constexpr uint32_t SCR_SMI_DLY_RX_SYNC_Msk = SCR_SMI_DLY_RX_SYNC::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using TX_ERR_OUT_EN = BitField<20, 1>;
    constexpr uint32_t TX_ERR_OUT_EN_Pos = 20;
    constexpr uint32_t TX_ERR_OUT_EN_Msk = TX_ERR_OUT_EN::mask;

}  // namespace ex_phyinf_conf

/// PD_SEL - Ethernet RAM power-down enable
namespace pd_sel {
    /// Position: 0, Width: 2
    /// Access: read-write
    using RAM_PD_EN = BitField<0, 2>;
    constexpr uint32_t RAM_PD_EN_Pos = 0;
    constexpr uint32_t RAM_PD_EN_Msk = RAM_PD_EN::mask;

}  // namespace pd_sel

}  // namespace alloy::hal::espressif::esp32::esp32::emac_ext
