INFO: [VRFC 10-163] Analyzing VHDL file "C:/study/vlsi/try1/project_1/project_1.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE'
