#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun  6 15:20:49 2018
# Process ID: 7196
# Current directory: C:/Users/Tarik/Desktop/CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1632 C:\Users\Tarik\Desktop\CNN\CNN.xpr
# Log file: C:/Users/Tarik/Desktop/CNN/vivado.log
# Journal file: C:/Users/Tarik/Desktop/CNN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tarik/Desktop/CNN/CNN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 854.508 ; gain = 129.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CNN_behav -key {Behavioral:sim_1:Functional:TB_CNN} -tclbatch {TB_CNN.tcl} -view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg} -view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg
open_wave_config C:/Users/Tarik/Desktop/CNN/TB_CNN_behav1.wcfg
source TB_CNN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CNN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 922.242 ; gain = 33.902
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.199 ; gain = 152.008
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1255.699 ; gain = 112.895
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg
set_property xsim.view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_behav1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg} [get_filesets sim_1]
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.484 ; gain = 0.227
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.484 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/xsim.dir/TB_CNN_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/xsim.dir/TB_CNN_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun  6 16:02:52 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  6 16:02:52 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.484 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1273.484 ; gain = 0.227
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.484 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.484 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:55]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:59]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.484 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1273.484 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.926 ; gain = 9.441
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.770 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:55]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:59]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.770 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.770 ; gain = 0.488
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1309.645 ; gain = 24.875
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.691 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:55]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:59]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.691 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.691 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.887 ; gain = 20.195
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1334.293 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.293 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:55]
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 20 for port result [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:59]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.293 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1334.293 ; gain = 0.004
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1359.277 ; gain = 24.984
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1361.797 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.797 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1361.797 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1361.797 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1400.949 ; gain = 39.152
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.246 ; gain = 79.676
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.188 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.188 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1484.188 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1511.465 ; gain = 27.277
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg}
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg}
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1604.707 ; gain = 80.066
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.867 ; gain = 87.789
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1783.145 ; gain = 89.699
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_MAXPOOL1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Tarik/Desktop/CNN/TB_CNN_MAXPOOL1.wcfg
set_property xsim.view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_behav1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_MAXPOOL1.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.719 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1784.719 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 22 for port a [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.719 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.719 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384775000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391345000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400435000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.473 ; gain = 24.754
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1811.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.898 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1811.898 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1811.898 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384775000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391345000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400435000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1839.344 ; gain = 27.445
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.836 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.836 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.836 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1839.836 ; gain = 0.180
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1866.945 ; gain = 27.109
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1867.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.258 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.258 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1867.258 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.191 ; gain = 27.934
create_wave_config
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.004 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.004 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1900.004 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1900.004 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.180 ; gain = 27.176
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1927.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.660 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.660 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1927.660 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1953.145 ; gain = 25.484
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2023.578 ; gain = 68.719
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2032.090 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.090 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2032.090 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2057.383 ; gain = 25.293
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2156.477 ; gain = 98.984
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2173.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.492 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2173.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2173.492 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2173.492 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2197.063 ; gain = 23.570
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg
set_property xsim.view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_behav1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_MAXPOOL1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg} [get_filesets sim_1]
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2202.176 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.176 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.176 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2202.176 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.191 ; gain = 27.016
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2329.070 ; gain = 95.805
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2332.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2332.090 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2332.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.090 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2332.090 ; gain = 0.063
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2357.125 ; gain = 25.035
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2357.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2357.613 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2357.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2357.613 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2357.613 ; gain = 0.043
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.086 ; gain = 27.473
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2483.543 ; gain = 98.348
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 401255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 402065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 402875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 403715000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 39, B  ra`d address: 39
blk_mem_gen_v8_4_1 collision detected at time: 404585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 405395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 406205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 407015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 407825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 408635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 409445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 410255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 411095000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 411105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 411205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B  ra`d address: 3
blk_mem_gen_v8_4_1 collision detected at time: 412055000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 412865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 413675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 414485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 415295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 416105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 417005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 417815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 418625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 419435000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 420245000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 421055000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 421915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B  ra`d address: 13
blk_mem_gen_v8_4_1 collision detected at time: 422765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 423575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 424385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 425195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 426005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 426815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 427715000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 428525000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 429335000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 430145000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 430955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 431765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 432615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 22, B  ra`d address: 22
blk_mem_gen_v8_4_1 collision detected at time: 432625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B  ra`d address: 23
blk_mem_gen_v8_4_1 collision detected at time: 433475000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 434285000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 435095000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 435905000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 436715000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 437525000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 438425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 439235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 440045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 440855000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 441665000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 442475000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 443325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B  ra`d address: 32
blk_mem_gen_v8_4_1 collision detected at time: 444185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 444995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 445805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 446615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 447425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 448235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 449135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 449945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 450755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 451565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 452375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 453185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 453995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 454805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 455615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 456605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 457415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 458225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 459035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 459845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 460655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 461525000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B  ra`d address: c
blk_mem_gen_v8_4_1 collision detected at time: 462365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 463175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 463985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 464795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 465605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 466415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 467315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 468125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 468935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 469745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 470555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 471365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 472225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B  ra`d address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 472235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B  ra`d address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 473075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 473885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 474695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 475505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 476315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 477125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 478025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 478835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 479645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 480455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 481265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 482075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 482935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2b, B  ra`d address: 2b
blk_mem_gen_v8_4_1 collision detected at time: 483785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 484595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 485405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 486215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 487025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 487835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 488735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 489545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 490355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 491165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 491975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 492785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 493645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3b, B  ra`d address: 3b
blk_mem_gen_v8_4_1 collision detected at time: 494495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 495305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 496115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 496925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 497735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 498545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 499355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 500165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 501135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B  ra`d address: 5
blk_mem_gen_v8_4_1 collision detected at time: 501965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 502775000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 503585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 504395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 505205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 506015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 506915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 507725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 508535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 509345000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 510155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 510965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 511835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 14, B  ra`d address: 14
blk_mem_gen_v8_4_1 collision detected at time: 511845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B  ra`d address: 15
blk_mem_gen_v8_4_1 collision detected at time: 512675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 513485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 514295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 515105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 515915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 516725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 517625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 518435000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 519245000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 520055000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 520865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 521675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 522545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 24, B  ra`d address: 24
blk_mem_gen_v8_4_1 collision detected at time: 523385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 524195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 525005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 525815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 526625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 527435000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 528335000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 529145000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 529955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 530765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 531575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 532385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 533255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 34, B  ra`d address: 34
blk_mem_gen_v8_4_1 collision detected at time: 534095000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 534905000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 535715000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 536525000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 537335000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 538145000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 539045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 539855000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 540665000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 541475000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 542285000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 543095000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 543905000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 544715000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 545525000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 545615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 545625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 545635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 546515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 547325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 548135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 548945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 549755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 550565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 551445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: d, B  ra`d address: d
blk_mem_gen_v8_4_1 collision detected at time: 551455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: e, B  ra`d address: e
blk_mem_gen_v8_4_1 collision detected at time: 552275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 553085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 553895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 554705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 555515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 556325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 556335000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 556345000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 557225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 558035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 558845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 559655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 560465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 561275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 562155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1d, B  ra`d address: 1d
blk_mem_gen_v8_4_1 collision detected at time: 562985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 563795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 564605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 565415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 566225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 567035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 567055000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 567935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 568745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 569555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 570365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 571175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 571985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 572865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B  ra`d address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 573695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 574505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 575315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 576125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 576935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 577745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 578645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 579455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 580265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 581075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 581885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 582695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 583575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3d, B  ra`d address: 3d
blk_mem_gen_v8_4_1 collision detected at time: 584405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 585215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 586025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 586835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 587645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 588455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 589265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 590075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 591055000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 6, B  ra`d address: 6
blk_mem_gen_v8_4_1 collision detected at time: 591065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 591875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 592685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 593495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 594305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 595115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 595935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 8, B  ra`d address: 8
blk_mem_gen_v8_4_1 collision detected at time: 595955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 9, B  ra`d address: 9
blk_mem_gen_v8_4_1 collision detected at time: 596825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 597635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 598445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 599255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 600065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 600875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 601765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 16, B  ra`d address: 16
blk_mem_gen_v8_4_1 collision detected at time: 602585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 603395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 604205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 605015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 605825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 606645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B  ra`d address: 18
blk_mem_gen_v8_4_1 collision detected at time: 606655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 18, B  ra`d address: 18
blk_mem_gen_v8_4_1 collision detected at time: 606665000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 19, B  ra`d address: 19
blk_mem_gen_v8_4_1 collision detected at time: 607535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 608345000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 609155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 609965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 610775000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 611585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 612475000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 26, B  ra`d address: 26
blk_mem_gen_v8_4_1 collision detected at time: 613295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 614105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 614915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 615725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 616535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 617355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B  ra`d address: 28
blk_mem_gen_v8_4_1 collision detected at time: 617365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 28, B  ra`d address: 28
blk_mem_gen_v8_4_1 collision detected at time: 618245000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 619055000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 619865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 620675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 621485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 622295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 623185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 36, B  ra`d address: 36
blk_mem_gen_v8_4_1 collision detected at time: 624005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 624815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 625625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 626435000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 627245000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 628065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 628075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 628955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 629765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 630575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 631385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 632195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 633005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 633815000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 634625000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 635445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 635455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 635565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 636425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 637235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 638045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 638855000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 639665000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 640475000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 641375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 642185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 642995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 643805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 644615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 645425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 646265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 646275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 647135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 647945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 648755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 649565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 650375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 651185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 652085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 652895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 653705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 654515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 655325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 656135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 656975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 657845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 658655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 659465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 660275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 661085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 661895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 662795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 663605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 664415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 665225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 666035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 666845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 667685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 668555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 669365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 670175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 670985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 671795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 672605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 673505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 674315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 675125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 675935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 676745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 677555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 678365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 679175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 679985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 680975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 681785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 682595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 683405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 684215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 685025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 685875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 685885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B  ra`d address: b
blk_mem_gen_v8_4_1 collision detected at time: 686735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 687545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 688355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 689165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 689975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 690785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 691685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 692495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 693305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 694115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 694925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 695735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 696585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 697445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 698255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 699065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 699875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 700685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 701495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 702395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 703205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 704015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 704825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 705635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 706445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 707295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 708155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 708965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 709775000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 710585000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 711395000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 712205000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 713105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 713915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 714725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 715535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 716345000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 717155000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 718005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3a, B  ra`d address: 3a
blk_mem_gen_v8_4_1 collision detected at time: 718865000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 719675000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 720485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 721295000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 722105000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 722915000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 723725000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 724535000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 725385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 725485000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3, B  ra`d address: 3
blk_mem_gen_v8_4_1 collision detected at time: 725495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 4, B  ra`d address: 4
blk_mem_gen_v8_4_1 collision detected at time: 726335000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 727145000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 727955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 728765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 729575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 730385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 731285000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 732095000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 732905000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 733715000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 734525000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 735335000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 736195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 13, B  ra`d address: 13
blk_mem_gen_v8_4_1 collision detected at time: 737045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 737855000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 738665000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 739475000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 740285000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 741095000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 741995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 742805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 743615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 744425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 745235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 746045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 746905000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 23, B  ra`d address: 23
blk_mem_gen_v8_4_1 collision detected at time: 747755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 748565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 749375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 750185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 750995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 751805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 752705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 753515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 754325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 755135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 755945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 756755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 757615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 33, B  ra`d address: 33
blk_mem_gen_v8_4_1 collision detected at time: 758465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 759275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 760085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 760895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 761705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 762515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 763415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 764225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 765035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 765845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 766655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 767465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 768275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 769085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 769895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 770885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 771695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 772505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 773315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 774125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 774935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 775805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: c, B  ra`d address: c
blk_mem_gen_v8_4_1 collision detected at time: 776645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 777455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 778265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 779075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 779885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 780695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 781595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 782405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 783215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 784025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 784835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 785645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 786515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1c, B  ra`d address: 1c
blk_mem_gen_v8_4_1 collision detected at time: 787355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 788165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 788975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 789785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 790595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 791405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 792305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 793115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 793925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 794735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 795545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 796355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 797225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B  ra`d address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 798065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 798875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 799685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2509.309 ; gain = 25.766
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2509.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2509.453 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.453 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2509.453 ; gain = 0.004
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2524.066 ; gain = 14.613
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2525.016 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.016 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.016 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2525.016 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2552.543 ; gain = 27.527
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2552.656 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.656 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2552.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2552.656 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2552.656 ; gain = 0.004
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2580.551 ; gain = 27.895
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2583.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.254 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2583.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.254 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2583.254 ; gain = 0.047
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2610.234 ; gain = 26.980
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.961 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.961 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2614.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2614.961 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.961 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2638.238 ; gain = 23.277
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2638.598 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2638.598 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2638.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2638.598 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2638.598 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2663.816 ; gain = 25.219
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2666.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.297 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.297 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.297 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2690.246 ; gain = 23.949
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.402 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.402 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.402 ; gain = 0.039
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2715.754 ; gain = 25.352
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.754 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.754 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.754 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 400445000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2742.590 ; gain = 26.836
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.094 ; gain = 105.141
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3022.453 ; gain = 172.801
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 360035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 361655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 362465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 363275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 364895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 365705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 366695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 367505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 368315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 369935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 370745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 371595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: a, B  ra`d address: a
blk_mem_gen_v8_4_1 collision detected at time: 372455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 373265000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 374885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 375695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 376505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 377405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 378215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 379835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 380645000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 381455000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 382305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1a, B  ra`d address: 1a
blk_mem_gen_v8_4_1 collision detected at time: 383165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 383975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 384785000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 385595000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 386405000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 387215000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 388115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 388925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 389735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 390545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 391355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 392165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 393005000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 29, B  ra`d address: 29
blk_mem_gen_v8_4_1 collision detected at time: 393015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2a, B  ra`d address: 2a
blk_mem_gen_v8_4_1 collision detected at time: 393875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 394685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 395495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 396305000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397115000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 397925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 398825000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 399635000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.172 ; gain = 172.082
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
ERROR: [VRFC 10-1412] syntax error near enb [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:271]
ERROR: [VRFC 10-2787] module CNN ignored due to previous errors [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:3]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3197.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3197.035 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3197.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3197.035 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3197.035 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3219.305 ; gain = 22.270
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3221.273 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3221.273 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3221.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3221.273 ; gain = 0.000
Vivado Simulator 2018.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3221.273 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3221.273 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3221.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3221.273 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3221.273 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3253.277 ; gain = 32.004
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg}
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_MAXPOOL1.wcfg}
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg}
create_wave_config
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3258.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.125 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.125 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3258.125 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3288.613 ; gain = 30.488
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3288.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3288.688 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3288.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3288.688 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3288.688 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.141 ; gain = 31.453
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_FC.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Tarik/Desktop/CNN/TB_CNN_FC.wcfg
set_property xsim.view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_behav1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_MAXPOOL1.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_CONV2.wcfg C:/Users/Tarik/Desktop/CNN/TB_CNN_FC.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3323.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.758 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.758 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3323.758 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3354.047 ; gain = 30.289
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3525.375 ; gain = 167.172
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3525.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3525.750 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3525.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3525.750 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3525.750 ; gain = 0.066
run 400000 ns
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3553.141 ; gain = 27.391
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3554.070 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.070 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.070 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3554.070 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3582.926 ; gain = 28.855
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_FC.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3583.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3583.160 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3583.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3583.160 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3583.160 ; gain = 0.063
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3666.293 ; gain = 83.133
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3666.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.703 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3666.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3666.703 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3666.703 ; gain = 0.211
run 400000 ns
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3699.156 ; gain = 32.453
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3699.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3699.301 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3699.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3699.301 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3699.301 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3731.816 ; gain = 32.516
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_FC.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3743.582 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3743.582 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3743.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3743.582 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3743.582 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3771.492 ; gain = 27.910
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3772.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3772.770 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3772.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3772.770 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3772.770 ; gain = 1.145
run 400000 ns
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3802.672 ; gain = 29.902
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3807.973 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3807.973 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3807.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3807.973 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3807.973 ; gain = 0.238
save_wave_config {C:/Users/Tarik/Desktop/CNN/TB_CNN_FC.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3885.488 ; gain = 77.516
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3885.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3885.574 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3885.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3885.574 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3885.574 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3916.699 ; gain = 31.125
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3917.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3917.137 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3917.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3917.137 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3917.137 ; gain = 0.066
run 400000 ns
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3950.738 ; gain = 33.602
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:115]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:119]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:119]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:107]
ERROR: [VRFC 10-2787] module CNN ignored due to previous errors [C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3950.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3950.945 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3950.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3950.945 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3950.945 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3958.953 ; gain = 8.008
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3960.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.305 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.305 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3960.305 ; gain = 0.016
run 400000 ns
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4002.184 ; gain = 41.879
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4006.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4006.160 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4006.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4006.160 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4006.160 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4035.926 ; gain = 29.766
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4036.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4036.109 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4036.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4036.109 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 4036.109 ; gain = 0.035
run 400000 ns
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4069.531 ; gain = 33.422
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4069.531 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4069.531 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4069.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4069.531 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 4069.531 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4098.477 ; gain = 28.945
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4107.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4107.703 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4107.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4107.703 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 4107.703 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4133.488 ; gain = 25.785
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4133.527 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4133.527 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4133.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4133.527 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 4133.527 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4163.574 ; gain = 30.047
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4163.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4163.672 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4163.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4163.672 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 4163.672 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4192.430 ; gain = 28.758
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4197.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4197.820 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4197.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4197.820 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 4197.820 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4224.504 ; gain = 26.684
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4224.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4224.551 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4224.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4224.551 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 4224.551 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4252.719 ; gain = 28.168
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4252.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4252.773 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4252.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4252.773 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 4252.773 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4281.258 ; gain = 28.484
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4281.707 ; gain = 0.129
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4281.707 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4281.707 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4281.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4281.707 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 4281.707 ; gain = 0.129
run 400000 ns
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 4315.641 ; gain = 33.934
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4315.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4315.688 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4315.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4315.688 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 4315.688 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4342.664 ; gain = 26.977
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4343.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4343.676 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4343.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4343.676 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4343.676 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4343.676 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 4343.676 ; gain = 0.000
run 400000 ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4356.230 ; gain = 12.555
relaunch_sim
