

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Tue Jan 18 02:37:22 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3114|     4074| 31.140 us | 40.740 us |  3115|  4075|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc14_fu_736  |dataflow_parent_loop_proc14  |      511|      751| 5.110 us | 7.510 us |  511|  751|   none  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_1                     |        4|        4|          2|          1|          1|     4|    yes   |
        |- VITIS_LOOP_165_3_VITIS_LOOP_167_4    |      146|      146|          4|          1|          1|   144|    yes   |
        |- VITIS_LOOP_178_6_VITIS_LOOP_180_7    |       83|       83|          4|          1|          1|    81|    yes   |
        |- LOOP_K_OUTER_LOOP_C_OUTER            |     2668|     3628| 667 ~ 907 |          -|          -|     4|    no    |
        | + VITIS_LOOP_197_9_VITIS_LOOP_199_10  |       51|       51|          4|          1|          1|    49|    yes   |
        | + VITIS_LOOP_233_12                   |       98|       98|          2|          2|          1|    49|    yes   |
        |- VITIS_LOOP_245_14_VITIS_LOOP_247_15  |      199|      199|          5|          1|          1|   196|    yes   |
        +---------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|     1617|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|    58|     5827|     6056|    -|
|Memory               |       24|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     1054|    -|
|Register             |        -|     -|     3270|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       40|    62|     9097|     8855|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc14_fu_736  |dataflow_parent_loop_proc14  |       16|  26|  5827|  5768|    0|
    |mul_30ns_30ns_60_1_1_U241               |mul_30ns_30ns_60_1_1         |        0|   4|     0|    30|    0|
    |mul_30ns_32ns_62_1_1_U237               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U239               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U242               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_32ns_32ns_64_1_1_U240               |mul_32ns_32ns_64_1_1         |        0|   4|     0|    20|    0|
    |mul_32s_32s_32_1_1_U234                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U235                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U236                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U238                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_9s_9s_9_1_1_U243                    |mul_9s_9s_9_1_1              |        0|   0|     0|    49|    0|
    |mul_9s_9s_9_1_1_U244                    |mul_9s_9s_9_1_1              |        0|   0|     0|    49|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |       16|  58|  5827|  6056|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    +----------------------------------------+-----------------------------------+---------------------+
    |                Instance                |               Module              |      Expression     |
    +----------------------------------------+-----------------------------------+---------------------+
    |ama_addmuladd_9ns_9s_9s_9ns_9_4_1_U247  |ama_addmuladd_9ns_9s_9s_9ns_9_4_1  | i0 + (i1 + i2) * i3 |
    |mac_muladd_10s_10s_10ns_10_4_1_U246     |mac_muladd_10s_10s_10ns_10_4_1     |     i0 * i1 + i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U245         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 * i1 + i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U248         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 * i1 + i2    |
    +----------------------------------------+-----------------------------------+---------------------+

    * Memory: 
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l2_0_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_1_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_2_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_3_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |output_l1_0_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_1_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_2_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_3_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_pass_0_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_pass_1_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_pass_2_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_pass_3_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |weight_l2_0_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_1_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_2_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_3_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_0_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_1_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_2_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_3_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                  |       24|  0|   0|    0| 14336|  352|    20|       262144|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |add152_fu_1329_p2                                        |     +    |   0|  0|  16|           9|           9|
    |add_ln156_fu_810_p2                                      |     +    |   0|  0|  37|          30|           1|
    |add_ln165_1_fu_911_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln165_fu_892_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln167_fu_933_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln178_1_fu_1039_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln178_fu_1020_p2                                     |     +    |   0|  0|  69|          62|           1|
    |add_ln180_fu_1061_p2                                     |     +    |   0|  0|  37|           1|          30|
    |add_ln190_1_fu_1149_p2                                   |     +    |   0|  0|  37|           1|          30|
    |add_ln190_fu_1138_p2                                     |     +    |   0|  0|  67|          60|           1|
    |add_ln197_1_fu_1236_p2                                   |     +    |   0|  0|  71|          64|           1|
    |add_ln197_2_fu_1255_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln199_fu_1277_p2                                     |     +    |   0|  0|  39|           1|          32|
    |add_ln233_fu_1311_p2                                     |     +    |   0|  0|  39|          32|           1|
    |add_ln237_1_fu_1349_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln237_2_fu_1356_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln237_3_fu_1363_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln237_fu_1342_p2                                     |     +    |   0|  0|  39|          32|          32|
    |add_ln245_1_fu_1409_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln245_fu_1380_p2                                     |     +    |   0|  0|  69|          62|           1|
    |add_ln247_fu_1403_p2                                     |     +    |   0|  0|  37|           1|          30|
    |co_2_fu_1370_p2                                          |     +    |   0|  0|  37|          30|           1|
    |ap_block_pp0_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state18_pp2_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state35_pp5_stage0_iter4                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1                         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln156_fu_805_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln165_fu_887_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln167_fu_898_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln178_fu_1015_p2                                    |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln180_fu_1026_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln190_fu_1133_p2                                    |   icmp   |   0|  0|  29|          60|          60|
    |icmp_ln192_fu_1144_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln197_fu_1231_p2                                    |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln199_fu_1242_p2                                    |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln233_fu_1306_p2                                    |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln245_fu_1375_p2                                    |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln247_fu_1386_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |ap_block_state1                                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc14_fu_736_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc14_fu_736_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |select_ln165_1_fu_917_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln165_fu_903_p3                                   |  select  |   0|  0|  30|           1|           1|
    |select_ln178_1_fu_1045_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln178_fu_1031_p3                                  |  select  |   0|  0|  30|           1|           1|
    |select_ln190_1_fu_1163_p3                                |  select  |   0|  0|   9|           1|           9|
    |select_ln190_2_fu_1179_p3                                |  select  |   0|  0|  30|           1|          30|
    |select_ln190_fu_1195_p3                                  |  select  |   0|  0|  30|           1|           1|
    |select_ln197_1_fu_1261_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln197_fu_1247_p3                                  |  select  |   0|  0|  32|           1|           1|
    |select_ln245_1_fu_1415_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln245_fu_1391_p3                                  |  select  |   0|  0|  30|           1|           1|
    |ap_enable_pp0                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp3                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp5                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|1617|        1107|        1146|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter4        |    9|          2|    1|          2|
    |ap_phi_mux_crs_phi_fu_574_p4   |    9|          2|   32|         64|
    |ap_phi_mux_hi_phi_fu_674_p4    |    9|          2|   32|         64|
    |ap_phi_mux_ko_phi_fu_551_p4    |    9|          2|   30|         60|
    |ap_phi_mux_wh_1_phi_fu_729_p4  |    9|          2|   32|         64|
    |ap_phi_mux_wh_phi_fu_607_p4    |    9|          2|   32|         64|
    |bias_in_V_blk_n                |    9|          2|    1|          2|
    |bias_l1_0_address0             |   15|          3|    9|         27|
    |bias_l1_1_address0             |   15|          3|    9|         27|
    |bias_l1_2_address0             |   15|          3|    9|         27|
    |bias_l1_3_address0             |   15|          3|    9|         27|
    |co_1_reg_647                   |    9|          2|   30|         60|
    |co_reg_614                     |    9|          2|   30|         60|
    |conv_out_V_blk_n               |    9|          2|    1|          2|
    |crs_reg_570                    |    9|          2|   32|         64|
    |data_in_V_blk_n                |    9|          2|    1|          2|
    |data_l2_0_address0             |   15|          3|   10|         30|
    |data_l2_0_ce0                  |   15|          3|    1|          3|
    |data_l2_1_address0             |   15|          3|   10|         30|
    |data_l2_1_ce0                  |   15|          3|    1|          3|
    |data_l2_2_address0             |   15|          3|   10|         30|
    |data_l2_2_ce0                  |   15|          3|    1|          3|
    |data_l2_3_address0             |   15|          3|   10|         30|
    |data_l2_3_ce0                  |   15|          3|    1|          3|
    |hi_reg_670                     |    9|          2|   32|         64|
    |indvar_flatten13_reg_659       |    9|          2|   64|        128|
    |indvar_flatten24_reg_625       |    9|          2|   60|        120|
    |indvar_flatten32_reg_703       |    9|          2|   62|        124|
    |indvar_flatten6_reg_592        |    9|          2|   62|        124|
    |indvar_flatten_reg_559         |    9|          2|   62|        124|
    |ko_1_reg_581                   |    9|          2|   30|         60|
    |ko_2_reg_636                   |    9|          2|   30|         60|
    |ko_3_reg_714                   |    9|          2|   30|         60|
    |ko_reg_547                     |    9|          2|   30|         60|
    |output_l1_0_address0           |   27|          5|    9|         45|
    |output_l1_0_d0                 |   15|          3|   32|         96|
    |output_l1_1_address0           |   27|          5|    9|         45|
    |output_l1_1_d0                 |   15|          3|   32|         96|
    |output_l1_2_address0           |   27|          5|    9|         45|
    |output_l1_2_d0                 |   15|          3|   32|         96|
    |output_l1_3_address0           |   27|          5|    9|         45|
    |output_l1_3_d0                 |   15|          3|   32|         96|
    |output_l1_pass_0_address0      |   15|          3|   10|         30|
    |output_l1_pass_0_ce0           |   15|          3|    1|          3|
    |output_l1_pass_0_we0           |    9|          2|    1|          2|
    |output_l1_pass_1_address0      |   15|          3|   10|         30|
    |output_l1_pass_1_ce0           |   15|          3|    1|          3|
    |output_l1_pass_1_we0           |    9|          2|    1|          2|
    |output_l1_pass_2_address0      |   15|          3|   10|         30|
    |output_l1_pass_2_ce0           |   15|          3|    1|          3|
    |output_l1_pass_2_we0           |    9|          2|    1|          2|
    |output_l1_pass_3_address0      |   15|          3|   10|         30|
    |output_l1_pass_3_ce0           |   15|          3|    1|          3|
    |output_l1_pass_3_we0           |    9|          2|    1|          2|
    |weight_in_V_blk_n              |    9|          2|    1|          2|
    |weight_l2_0_address0           |   15|          3|    9|         27|
    |weight_l2_0_ce0                |   15|          3|    1|          3|
    |weight_l2_1_address0           |   15|          3|    9|         27|
    |weight_l2_1_ce0                |   15|          3|    1|          3|
    |weight_l2_2_address0           |   15|          3|    9|         27|
    |weight_l2_2_ce0                |   15|          3|    1|          3|
    |weight_l2_3_address0           |   15|          3|    9|         27|
    |weight_l2_3_ce0                |   15|          3|    1|          3|
    |wh_1_reg_725                   |    9|          2|   32|         64|
    |wh_2_reg_692                   |    9|          2|   32|         64|
    |wh_reg_603                     |    9|          2|   32|         64|
    |wi_reg_681                     |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1054|        218| 1186|       2794|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                            |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |C_reg_1495                                                   |   32|   0|   32|          0|
    |RS_reg_1547                                                  |   32|   0|   32|          0|
    |WH_in_reg_1525                                               |   32|   0|   32|          0|
    |WH_reg_1505                                                  |   32|   0|   32|          0|
    |add_ln156_reg_1558                                           |   30|   0|   30|          0|
    |add_ln190_reg_1672                                           |   60|   0|   60|          0|
    |add_ln233_reg_1805                                           |   32|   0|   32|          0|
    |ap_CS_fsm                                                    |   22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4                                      |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc14_fu_736_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc14_fu_736_ap_ready  |    1|   0|    1|          0|
    |bias_in_V_read_1_reg_1489                                    |  256|   0|  256|          0|
    |bias_in_V_read_2_reg_1500                                    |  256|   0|  256|          0|
    |bias_in_V_read_3_reg_1520                                    |  256|   0|  256|          0|
    |bias_in_V_read_4_reg_1542                                    |  256|   0|  256|          0|
    |bound4_reg_1624                                              |   62|   0|   62|          0|
    |bound_reg_1578                                               |   62|   0|   62|          0|
    |cast1_reg_1573                                               |   30|   0|   62|         32|
    |co_1_reg_647                                                 |   30|   0|   30|          0|
    |co_reg_614                                                   |   30|   0|   30|          0|
    |crs_reg_570                                                  |   32|   0|   32|          0|
    |div76_cast_reg_1617                                          |   30|   0|   30|          0|
    |empty_76_reg_1612                                            |   10|   0|   10|          0|
    |empty_78_reg_1772                                            |    9|   0|    9|          0|
    |empty_78_reg_1772_pp3_iter1_reg                              |    9|   0|    9|          0|
    |empty_79_reg_1782                                            |    9|   0|    9|          0|
    |empty_80_reg_1787                                            |    9|   0|    9|          0|
    |empty_81_reg_1792                                            |   32|   0|   32|          0|
    |empty_82_reg_1797                                            |   10|   0|   10|          0|
    |grp_dataflow_parent_loop_proc14_fu_736_ap_start_reg          |    1|   0|    1|          0|
    |hi_reg_670                                                   |   32|   0|   32|          0|
    |icmp_ln156_reg_1554                                          |    1|   0|    1|          0|
    |icmp_ln165_reg_1583                                          |    1|   0|    1|          0|
    |icmp_ln178_reg_1629                                          |    1|   0|    1|          0|
    |icmp_ln192_reg_1677                                          |    1|   0|    1|          0|
    |icmp_ln197_reg_1758                                          |    1|   0|    1|          0|
    |icmp_ln245_reg_1855                                          |    1|   0|    1|          0|
    |icmp_ln247_reg_1864                                          |    1|   0|    1|          0|
    |icmp_ln247_reg_1864_pp5_iter1_reg                            |    1|   0|    1|          0|
    |indvar_flatten13_reg_659                                     |   64|   0|   64|          0|
    |indvar_flatten24_reg_625                                     |   60|   0|   60|          0|
    |indvar_flatten32_reg_703                                     |   62|   0|   62|          0|
    |indvar_flatten6_reg_592                                      |   62|   0|   62|          0|
    |indvar_flatten_reg_559                                       |   62|   0|   62|          0|
    |ko_1_reg_581                                                 |   30|   0|   30|          0|
    |ko_2_reg_636                                                 |   30|   0|   30|          0|
    |ko_3_reg_714                                                 |   30|   0|   30|          0|
    |ko_reg_547                                                   |   30|   0|   30|          0|
    |mul_ln153_reg_1531                                           |   32|   0|   32|          0|
    |mul_ln190_1_reg_1663                                         |   60|   0|   60|          0|
    |mul_ln190_2_reg_1723                                         |    9|   0|    9|          0|
    |mul_ln190_3_reg_1728                                         |    9|   0|    9|          0|
    |mul_ln190_reg_1658                                           |   64|   0|   64|          0|
    |mul_ln245_reg_1713                                           |   62|   0|   62|          0|
    |output_l1_0_addr_1_reg_1815                                  |    9|   0|    9|          0|
    |output_l1_1_addr_1_reg_1825                                  |    9|   0|    9|          0|
    |output_l1_2_addr_1_reg_1835                                  |    9|   0|    9|          0|
    |output_l1_3_addr_1_reg_1845                                  |    9|   0|    9|          0|
    |select_ln165_1_reg_1592                                      |   32|   0|   32|          0|
    |select_ln178_1_reg_1638                                      |   32|   0|   32|          0|
    |select_ln190_1_reg_1682                                      |    9|   0|    9|          0|
    |select_ln190_2_reg_1708                                      |   30|   0|   30|          0|
    |select_ln190_reg_1718                                        |   30|   0|   30|          0|
    |select_ln197_1_reg_1767                                      |   32|   0|   32|          0|
    |select_ln245_1_reg_1879                                      |   32|   0|   32|          0|
    |sext_ln190_1_reg_1738                                        |   32|   0|   32|          0|
    |sext_ln190_2_reg_1743                                        |   32|   0|   32|          0|
    |sext_ln190_3_reg_1748                                        |   32|   0|   32|          0|
    |sext_ln190_reg_1733                                          |   32|   0|   32|          0|
    |tmp_reg_1563                                                 |   32|   0|   32|          0|
    |trunc_ln143_reg_1513                                         |    9|   0|    9|          0|
    |trunc_ln153_reg_1537                                         |    9|   0|    9|          0|
    |trunc_ln165_1_reg_1597                                       |    9|   0|    9|          0|
    |trunc_ln165_1_reg_1597_pp1_iter1_reg                         |    9|   0|    9|          0|
    |trunc_ln165_reg_1568                                         |    9|   0|    9|          0|
    |trunc_ln178_reg_1643                                         |   10|   0|   10|          0|
    |trunc_ln178_reg_1643_pp2_iter1_reg                           |   10|   0|   10|          0|
    |trunc_ln192_reg_1753                                         |   10|   0|   10|          0|
    |trunc_ln3_reg_1480                                           |   30|   0|   30|          0|
    |wh_1_reg_725                                                 |   32|   0|   32|          0|
    |wh_2_reg_692                                                 |   32|   0|   32|          0|
    |wh_reg_603                                                   |   32|   0|   32|          0|
    |wi_reg_681                                                   |   32|   0|   32|          0|
    |icmp_ln165_reg_1583                                          |   64|  32|    1|          0|
    |icmp_ln178_reg_1629                                          |   64|  32|    1|          0|
    |icmp_ln197_reg_1758                                          |   64|  32|    1|          0|
    |icmp_ln245_reg_1855                                          |   64|  32|    1|          0|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                        | 3270| 128| 3050|         32|
    +-------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|bias_in_V_dout       |  in |  256|   ap_fifo  |   bias_in_V  |    pointer   |
|bias_in_V_empty_n    |  in |    1|   ap_fifo  |   bias_in_V  |    pointer   |
|bias_in_V_read       | out |    1|   ap_fifo  |   bias_in_V  |    pointer   |
|weight_in_V_dout     |  in |  256|   ap_fifo  |  weight_in_V |    pointer   |
|weight_in_V_empty_n  |  in |    1|   ap_fifo  |  weight_in_V |    pointer   |
|weight_in_V_read     | out |    1|   ap_fifo  |  weight_in_V |    pointer   |
|data_in_V_dout       |  in |  256|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_empty_n    |  in |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_read       | out |    1|   ap_fifo  |   data_in_V  |    pointer   |
|conv_out_V_din       | out |  256|   ap_fifo  |  conv_out_V  |    pointer   |
|conv_out_V_full_n    |  in |    1|   ap_fifo  |  conv_out_V  |    pointer   |
|conv_out_V_write     | out |    1|   ap_fifo  |  conv_out_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

