# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name localW \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW \
    op interface \
    ports { localW_address0 { O 12 vector } localW_ce0 { O 1 bit } localW_we0 { O 1 bit } localW_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name localW_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_1 \
    op interface \
    ports { localW_1_address0 { O 12 vector } localW_1_ce0 { O 1 bit } localW_1_we0 { O 1 bit } localW_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name localW_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_2 \
    op interface \
    ports { localW_2_address0 { O 12 vector } localW_2_ce0 { O 1 bit } localW_2_we0 { O 1 bit } localW_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name localW_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_3 \
    op interface \
    ports { localW_3_address0 { O 12 vector } localW_3_ce0 { O 1 bit } localW_3_we0 { O 1 bit } localW_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name localW_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_4 \
    op interface \
    ports { localW_4_address0 { O 12 vector } localW_4_ce0 { O 1 bit } localW_4_we0 { O 1 bit } localW_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name localW_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_5 \
    op interface \
    ports { localW_5_address0 { O 12 vector } localW_5_ce0 { O 1 bit } localW_5_we0 { O 1 bit } localW_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name localW_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_6 \
    op interface \
    ports { localW_6_address0 { O 12 vector } localW_6_ce0 { O 1 bit } localW_6_we0 { O 1 bit } localW_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name localW_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_7 \
    op interface \
    ports { localW_7_address0 { O 12 vector } localW_7_ce0 { O 1 bit } localW_7_we0 { O 1 bit } localW_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name localW_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename localW_8 \
    op interface \
    ports { localW_8_address0 { O 12 vector } localW_8_ce0 { O 1 bit } localW_8_we0 { O 1 bit } localW_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'localW_8'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name mem1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mem1 \
    op interface \
    ports { m_axi_mem1_AWVALID { O 1 bit } m_axi_mem1_AWREADY { I 1 bit } m_axi_mem1_AWADDR { O 64 vector } m_axi_mem1_AWID { O 1 vector } m_axi_mem1_AWLEN { O 32 vector } m_axi_mem1_AWSIZE { O 3 vector } m_axi_mem1_AWBURST { O 2 vector } m_axi_mem1_AWLOCK { O 2 vector } m_axi_mem1_AWCACHE { O 4 vector } m_axi_mem1_AWPROT { O 3 vector } m_axi_mem1_AWQOS { O 4 vector } m_axi_mem1_AWREGION { O 4 vector } m_axi_mem1_AWUSER { O 1 vector } m_axi_mem1_WVALID { O 1 bit } m_axi_mem1_WREADY { I 1 bit } m_axi_mem1_WDATA { O 32 vector } m_axi_mem1_WSTRB { O 4 vector } m_axi_mem1_WLAST { O 1 bit } m_axi_mem1_WID { O 1 vector } m_axi_mem1_WUSER { O 1 vector } m_axi_mem1_ARVALID { O 1 bit } m_axi_mem1_ARREADY { I 1 bit } m_axi_mem1_ARADDR { O 64 vector } m_axi_mem1_ARID { O 1 vector } m_axi_mem1_ARLEN { O 32 vector } m_axi_mem1_ARSIZE { O 3 vector } m_axi_mem1_ARBURST { O 2 vector } m_axi_mem1_ARLOCK { O 2 vector } m_axi_mem1_ARCACHE { O 4 vector } m_axi_mem1_ARPROT { O 3 vector } m_axi_mem1_ARQOS { O 4 vector } m_axi_mem1_ARREGION { O 4 vector } m_axi_mem1_ARUSER { O 1 vector } m_axi_mem1_RVALID { I 1 bit } m_axi_mem1_RREADY { O 1 bit } m_axi_mem1_RDATA { I 32 vector } m_axi_mem1_RLAST { I 1 bit } m_axi_mem1_RID { I 1 vector } m_axi_mem1_RFIFONUM { I 9 vector } m_axi_mem1_RUSER { I 1 vector } m_axi_mem1_RRESP { I 2 vector } m_axi_mem1_BVALID { I 1 bit } m_axi_mem1_BREADY { O 1 bit } m_axi_mem1_BRESP { I 2 vector } m_axi_mem1_BID { I 1 vector } m_axi_mem1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name mul_ln131_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_ln131_1 \
    op interface \
    ports { mul_ln131_1 { I 68 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name zext_ln150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln150 \
    op interface \
    ports { zext_ln150 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name mul_ln131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_ln131 \
    op interface \
    ports { mul_ln131 { I 36 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name zext_ln104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln104 \
    op interface \
    ports { zext_ln104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name weight \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weight \
    op interface \
    ports { weight { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name p_cast44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_cast44 \
    op interface \
    ports { p_cast44 { I 38 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName conv_via_tiling_flow_control_loop_pipe_sequential_init_U
set CompName conv_via_tiling_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix conv_via_tiling_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


