{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602604404085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602604404086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 17:53:23 2020 " "Processing started: Tue Oct 13 17:53:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602604404086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602604404086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add4 -c add4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off add4 -c add4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602604404087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1602604404216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab3/add4/src/add4Full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab3/add4/src/add4Full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4full-flot_don " "Found design unit 1: add4full-flot_don" {  } { { "../src/add4Full.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab3/add4/src/add4Full.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602604404572 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4full " "Found entity 1: add4full" {  } { { "../src/add4Full.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab3/add4/src/add4Full.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602604404572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602604404572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add4full " "Elaborating entity \"add4full\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602604404612 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "nb_a_high_s\[1\] add4Full.vhd(40) " "Using initial value X (don't care) for net \"nb_a_high_s\[1\]\" at add4Full.vhd(40)" {  } { { "../src/add4Full.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab3/add4/src/add4Full.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602604404614 "|add4full"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "nb_b_high_s\[1\] add4Full.vhd(41) " "Using initial value X (don't care) for net \"nb_b_high_s\[1\]\" at add4Full.vhd(41)" {  } { { "../src/add4Full.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab3/add4/src/add4Full.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602604404614 "|add4full"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602604404854 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602604404854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602604404854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602604404854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602604404897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 17:53:24 2020 " "Processing ended: Tue Oct 13 17:53:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602604404897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602604404897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602604404897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602604404897 ""}
