// Seed: 2268253448
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_9  = 32'd83
) (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    input wor id_4,
    output tri id_5,
    output supply0 id_6
);
  wire  id_8;
  logic _id_9;
  ;
  wire _id_10;
  logic [7:0][1 : id_9] id_11;
  assign id_3 = 1;
  assign id_11[id_10] = -1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
