# Router_1x3_Design
Architectural design of data router in Verilog
![image](https://github.com/user-attachments/assets/d4c7a245-e8d3-4693-af34-62728ea781fd)
