Design Entry;HDL Check||(null)||Checking HDL syntax of 'LED_DIMMER_s.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_EVAL_TEST' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin LED_DIMMER_s_0:LED_DIM||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/LED_DIMMER_s_0:LED_DIM
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin PF_CCC_C0_0:PLL_LOCK_0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/PF_CCC_C0_0:PLL_LOCK_0
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin UART_IO_0:DATA_IN[31:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/UART_IO_0:DATA_IN
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin UART_IO_0:ADDRESS_OUT[15:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/UART_IO_0:ADDRESS_OUT
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'IO_registers.vhd'||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_64x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_64x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_32x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_32x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_32x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_32x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_64x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_64x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'deinterlace_instance_12_fixpt.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'deinterlace_instance_12_fixpt.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:LuSEE_PF_EVAL
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||LuSEE_PF_EVAL_layout_log.log;liberoaction://open_report/file/LuSEE_PF_EVAL_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:LuSEE_PF_EVAL
HelpInfo,/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/bin/assistant
