{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 20:24:18 2012 " "Info: Processing started: Tue Feb 14 20:24:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Info (12023): Found entity 1: TOP" {  } { { "TOP.v" "" { Text "E:/quartus_workspace/TOP/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/quartus_workspace/TOP/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GIE TOP.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at TOP.v(33): created implicit net for \"GIE\"" {  } { { "TOP.v" "" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I_en TOP.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at TOP.v(33): created implicit net for \"I_en\"" {  } { { "TOP.v" "" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_en TOP.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at TOP.v(33): created implicit net for \"O_en\"" {  } { { "TOP.v" "" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Info (12127): Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc_md.v 1 1 " "Warning (12125): Using design file pc_md.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_MD " "Info (12023): Found entity 1: PC_MD" {  } { { "pc_md.v" "" { Text "E:/quartus_workspace/TOP/pc_md.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MD PC_MD:mux1 " "Info (12128): Elaborating entity \"PC_MD\" for hierarchy \"PC_MD:mux1\"" {  } { { "TOP.v" "mux1" { Text "E:/quartus_workspace/TOP/TOP.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pc_md.v(32) " "Warning (10230): Verilog HDL assignment warning at pc_md.v(32): truncated value with size 32 to match size of target (13)" {  } { { "pc_md.v" "" { Text "E:/quartus_workspace/TOP/pc_md.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mar.v 1 1 " "Warning (12125): Using design file mar.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info (12023): Found entity 1: MAR" {  } { { "mar.v" "" { Text "E:/quartus_workspace/TOP/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:mar1 " "Info (12128): Elaborating entity \"MAR\" for hierarchy \"MAR:mar1\"" {  } { { "TOP.v" "mar1" { Text "E:/quartus_workspace/TOP/TOP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ac_ir.v 1 1 " "Warning (12125): Using design file ac_ir.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC_IR " "Info (12023): Found entity 1: AC_IR" {  } { { "ac_ir.v" "" { Text "E:/quartus_workspace/TOP/ac_ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_IR AC_IR:mux " "Info (12128): Elaborating entity \"AC_IR\" for hierarchy \"AC_IR:mux\"" {  } { { "TOP.v" "mux" { Text "E:/quartus_workspace/TOP/TOP.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Info (12128): Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "TOP.v" "mem" { Text "E:/quartus_workspace/TOP/TOP.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Warning (12125): Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "TOP.v" "alu1" { Text "E:/quartus_workspace/TOP/TOP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CF alu.v(8) " "Warning (10036): Verilog HDL or VHDL warning at alu.v(8): object \"CF\" assigned a value but never read" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable alu.v(12) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(12): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(14) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(14): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(10) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(10) " "Info (10041): Inferred latch for \"out\[0\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(10) " "Info (10041): Inferred latch for \"out\[1\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(10) " "Info (10041): Inferred latch for \"out\[2\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(10) " "Info (10041): Inferred latch for \"out\[3\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(10) " "Info (10041): Inferred latch for \"out\[4\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(10) " "Info (10041): Inferred latch for \"out\[5\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(10) " "Info (10041): Inferred latch for \"out\[6\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(10) " "Info (10041): Inferred latch for \"out\[7\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.v(10) " "Info (10041): Inferred latch for \"out\[8\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.v(10) " "Info (10041): Inferred latch for \"out\[9\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.v(10) " "Info (10041): Inferred latch for \"out\[10\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.v(10) " "Info (10041): Inferred latch for \"out\[11\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.v(10) " "Info (10041): Inferred latch for \"out\[12\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.v(10) " "Info (10041): Inferred latch for \"out\[13\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.v(10) " "Info (10041): Inferred latch for \"out\[14\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.v(10) " "Info (10041): Inferred latch for \"out\[15\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] alu.v(10) " "Info (10041): Inferred latch for \"out\[16\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] alu.v(10) " "Info (10041): Inferred latch for \"out\[17\]\" at alu.v(10)" {  } { { "alu.v" "" { Text "E:/quartus_workspace/TOP/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controlblock.v 1 1 " "Warning (12125): Using design file controlblock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "controlblock.v" "" { Text "E:/quartus_workspace/TOP/controlblock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBlock ControlBlock:cb " "Info (12128): Elaborating entity \"ControlBlock\" for hierarchy \"ControlBlock:cb\"" {  } { { "TOP.v" "cb" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outr_write controlblock.v(8) " "Warning (10034): Output port \"outr_write\" at controlblock.v(8) has no driver" {  } { { "controlblock.v" "" { Text "E:/quartus_workspace/TOP/controlblock.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stack.v 1 1 " "Warning (12125): Using design file stack.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info (12023): Found entity 1: Stack" {  } { { "stack.v" "" { Text "E:/quartus_workspace/TOP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:stack1 " "Info (12128): Elaborating entity \"Stack\" for hierarchy \"Stack:stack1\"" {  } { { "TOP.v" "stack1" { Text "E:/quartus_workspace/TOP/TOP.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 stack.v(21) " "Warning (10230): Verilog HDL assignment warning at stack.v(21): truncated value with size 32 to match size of target (2)" {  } { { "stack.v" "" { Text "E:/quartus_workspace/TOP/stack.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 stack.v(27) " "Warning (10230): Verilog HDL assignment warning at stack.v(27): truncated value with size 32 to match size of target (2)" {  } { { "stack.v" "" { Text "E:/quartus_workspace/TOP/stack.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "23 cb " "Error (12003): Port at position 23 does not exist in macrofunction \"cb\"" {  } { { "TOP.v" "cb" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "24 cb " "Error (12003): Port at position 24 does not exist in macrofunction \"cb\"" {  } { { "TOP.v" "cb" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "25 cb " "Error (12003): Port at position 25 does not exist in macrofunction \"cb\"" {  } { { "TOP.v" "cb" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "26 cb " "Error (12003): Port at position 26 does not exist in macrofunction \"cb\"" {  } { { "TOP.v" "cb" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "27 cb " "Error (12003): Port at position 27 does not exist in macrofunction \"cb\"" {  } { { "TOP.v" "cb" { Text "E:/quartus_workspace/TOP/TOP.v" 33 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 19 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Error: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 14 20:24:20 2012 " "Error: Processing ended: Tue Feb 14 20:24:20 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
