
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv d07_pemmanou_usb/src/toplevel_chip.v d07_pemmanou_usb/src/chip.sv d07_pemmanou_usb/src/USBHost.v; synth -flatten -top toplevel_chip; setundef -undriven -zero; setundef -zero; async2sync; synth -top toplevel_chip; rename toplevel_chip d07_pemmanou_usb; write_verilog -attr2comment d07_pemmanou_usb/flattened.v; check; stat;' --

1. Executing Verilog-2005 frontend: d07_pemmanou_usb/src/toplevel_chip.v
Parsing SystemVerilog input from `d07_pemmanou_usb/src/toplevel_chip.v' to AST representation.
Generating RTLIL representation for module `\toplevel_chip'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: d07_pemmanou_usb/src/chip.sv
Parsing SystemVerilog input from `d07_pemmanou_usb/src/chip.sv' to AST representation.
Generating RTLIL representation for module `\my_chip'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: d07_pemmanou_usb/src/USBHost.v
Parsing SystemVerilog input from `d07_pemmanou_usb/src/USBHost.v' to AST representation.
Generating RTLIL representation for module `\USBHost'.
Generating RTLIL representation for module `\HOST_INTERFACE'.
Generating RTLIL representation for module `\HALFBYTE_PICKER_64'.
Generating RTLIL representation for module `\HALFBYTE_PICKER_32'.
Generating RTLIL representation for module `\PACKET_SEND'.
Generating RTLIL representation for module `\CRC5'.
Generating RTLIL representation for module `\CRC16'.
Generating RTLIL representation for module `\CRC_DRIVER'.
Generating RTLIL representation for module `\PACKET_SEND_MANAGER'.
Generating RTLIL representation for module `\PACKET_ENCODER'.
Generating RTLIL representation for module `\BIT_STUFFER'.
Generating RTLIL representation for module `\NRZI'.
Generating RTLIL representation for module `\WIRE_DRIVER'.
Generating RTLIL representation for module `\IN_OUT_HANDLER'.
Generating RTLIL representation for module `\READ_WRITE_HANDLER'.
Generating RTLIL representation for module `\WIRE_LISTENER'.
Generating RTLIL representation for module `\SYNC_DETECTOR'.
Generating RTLIL representation for module `\NRZI_DECODER'.
Generating RTLIL representation for module `\BIT_UNSTUFFER'.
Generating RTLIL representation for module `\PACKET_RECEIVER'.
Generating RTLIL representation for module `\PACKET_RECEIVE_MANAGER'.
Generating RTLIL representation for module `\CRC_DRIVER_RECEIVE'.
Generating RTLIL representation for module `\PACKET_RECEIVE'.
Successfully finished Verilog frontend.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \USBHost
Used module:             \READ_WRITE_HANDLER
Used module:             \IN_OUT_HANDLER
Used module:             \PACKET_RECEIVE
Used module:                 \PACKET_RECEIVE_MANAGER
Used module:                 \CRC_DRIVER_RECEIVE
Used module:                     \CRC16
Used module:                     \CRC5
Used module:                 \PACKET_RECEIVER
Used module:                 \BIT_UNSTUFFER
Used module:                 \NRZI_DECODER
Used module:                 \SYNC_DETECTOR
Used module:                 \WIRE_LISTENER
Used module:             \PACKET_SEND
Used module:                 \WIRE_DRIVER
Used module:                 \NRZI
Used module:                 \BIT_STUFFER
Used module:                 \CRC_DRIVER
Used module:                 \PACKET_ENCODER
Used module:                 \PACKET_SEND_MANAGER
Used module:             \HOST_INTERFACE
Used module:                 \HALFBYTE_PICKER_32
Used module:                 \HALFBYTE_PICKER_64

4.1.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \USBHost
Used module:             \READ_WRITE_HANDLER
Used module:             \IN_OUT_HANDLER
Used module:             \PACKET_RECEIVE
Used module:                 \PACKET_RECEIVE_MANAGER
Used module:                 \CRC_DRIVER_RECEIVE
Used module:                     \CRC16
Used module:                     \CRC5
Used module:                 \PACKET_RECEIVER
Used module:                 \BIT_UNSTUFFER
Used module:                 \NRZI_DECODER
Used module:                 \SYNC_DETECTOR
Used module:                 \WIRE_LISTENER
Used module:             \PACKET_SEND
Used module:                 \WIRE_DRIVER
Used module:                 \NRZI
Used module:                 \BIT_STUFFER
Used module:                 \CRC_DRIVER
Used module:                 \PACKET_ENCODER
Used module:                 \PACKET_SEND_MANAGER
Used module:             \HOST_INTERFACE
Used module:                 \HALFBYTE_PICKER_32
Used module:                 \HALFBYTE_PICKER_64
Removed 0 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1796$455 in module PACKET_RECEIVE_MANAGER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1791$453 in module PACKET_RECEIVE_MANAGER.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:1697$446 in module PACKET_RECEIVE_MANAGER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1697$446 in module PACKET_RECEIVE_MANAGER.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:1635$392 in module PACKET_RECEIVE_MANAGER.
Marked 10 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1635$392 in module PACKET_RECEIVE_MANAGER.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1567$390 in module PACKET_RECEIVER.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1528$386 in module BIT_UNSTUFFER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1517$381 in module BIT_UNSTUFFER.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1491$378 in module NRZI_DECODER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1466$370 in module SYNC_DETECTOR.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:1434$366 in module WIRE_LISTENER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1434$366 in module WIRE_LISTENER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1425$360 in module WIRE_LISTENER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1399$358 in module READ_WRITE_HANDLER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1347$337 in module READ_WRITE_HANDLER.
Marked 7 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1320$332 in module READ_WRITE_HANDLER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1267$329 in module IN_OUT_HANDLER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1262$327 in module IN_OUT_HANDLER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1257$324 in module IN_OUT_HANDLER.
Marked 3 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1162$277 in module IN_OUT_HANDLER.
Marked 9 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1124$264 in module IN_OUT_HANDLER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1062$255 in module WIRE_DRIVER.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:1023$253 in module WIRE_DRIVER.
Marked 4 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1023$253 in module WIRE_DRIVER.
Marked 4 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:1012$247 in module WIRE_DRIVER.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:984$242 in module NRZI.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:958$237 in module BIT_STUFFER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:947$232 in module BIT_STUFFER.
Marked 3 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:919$220 in module PACKET_ENCODER.
Marked 3 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:903$212 in module PACKET_ENCODER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:840$205 in module PACKET_SEND_MANAGER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:835$203 in module PACKET_SEND_MANAGER.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:738$199 in module PACKET_SEND_MANAGER.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:738$199 in module PACKET_SEND_MANAGER.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:678$147 in module PACKET_SEND_MANAGER.
Marked 9 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:678$147 in module PACKET_SEND_MANAGER.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:544$99 in module CRC16.
Marked 2 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:506$89 in module CRC5.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:363$85 in module HALFBYTE_PICKER_32.
Removed 1 dead cases from process $proc$d07_pemmanou_usb/src/USBHost.v:334$84 in module HALFBYTE_PICKER_64.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:334$84 in module HALFBYTE_PICKER_64.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:320$82 in module HOST_INTERFACE.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:315$79 in module HOST_INTERFACE.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:302$77 in module HOST_INTERFACE.
Marked 1 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:297$75 in module HOST_INTERFACE.
Marked 3 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:226$24 in module HOST_INTERFACE.
Marked 3 switch rules as full_case in process $proc$d07_pemmanou_usb/src/USBHost.v:58$13 in module USBHost.
Removed a total of 7 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 30 redundant assignments.
Promoted 221 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).

4.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_n in `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1796$455'.
Found async reset \reset_n in `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1791$453'.
Found async reset \reset_n in `\PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
Found async reset \reset_n in `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1528$386'.
Found async reset \reset_n in `\NRZI_DECODER.$proc$d07_pemmanou_usb/src/USBHost.v:1491$378'.
Found async reset \reset_n in `\SYNC_DETECTOR.$proc$d07_pemmanou_usb/src/USBHost.v:1466$370'.
Found async reset \reset_n in `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1425$360'.
Found async reset \reset_n in `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1399$358'.
Found async reset \reset_n in `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1267$329'.
Found async reset \reset_n in `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1262$327'.
Found async reset \reset_n in `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1257$324'.
Found async reset \reset_n in `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1062$255'.
Found async reset \reset_n in `\NRZI.$proc$d07_pemmanou_usb/src/USBHost.v:984$242'.
Found async reset \reset_n in `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:958$237'.
Found async reset \reset_n in `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:840$205'.
Found async reset \reset_n in `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:835$203'.
Found async reset \reset_n in `\CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
Found async reset \reset_n in `\CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
Found async reset \reset_n in `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:320$82'.
Found async reset \reset_n in `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:315$79'.
Found async reset \reset_n in `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
Found async reset \reset_n in `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:297$75'.

4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~72 debug messages>

4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\CRC_DRIVER_RECEIVE.$proc$d07_pemmanou_usb/src/USBHost.v:1830$458'.
Creating decoders for process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1796$455'.
     1/1: $0\count[6:0]
Creating decoders for process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1791$453'.
     1/1: $0\cur_state[2:0]
Creating decoders for process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
     1/9: $1\hard_init[0:0]
     2/9: $1\send_done[0:0]
     3/9: $1\nrzi_init[0:0]
     4/9: $1\nrzi_en[0:0]
     5/9: $1\stuff_en[0:0]
     6/9: $1\crc_init[0:0]
     7/9: $1\crc_select[0:0]
     8/9: $1\packet_phase[1:0]
     9/9: $1\crc_pause[0:0]
Creating decoders for process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1635$392'.
     1/12: $7\count_next[6:0]
     2/12: $6\count_next[6:0]
     3/12: $5\count_next[6:0]
     4/12: $4\count_next[6:0]
     5/12: $3\count_next[6:0]
     6/12: $5\next_state[2:0]
     7/12: $4\next_state[2:0]
     8/12: $3\next_state[2:0]
     9/12: $2\next_state[2:0]
    10/12: $2\count_next[6:0]
    11/12: $1\count_next[6:0]
    12/12: $1\next_state[2:0]
Creating decoders for process `\PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
     1/3: $0\PAYLOAD_accum[63:0]
     2/3: $0\ADDR_ENDP_accum[10:0]
     3/3: $0\PID_accum[7:0]
Creating decoders for process `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1528$386'.
     1/1: $0\count[2:0]
Creating decoders for process `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1517$381'.
     1/3: $1\is_stuffing[0:0]
     2/3: $1\count_next[2:0]
     3/3: $1\bit_out[0:0]
Creating decoders for process `\NRZI_DECODER.$proc$d07_pemmanou_usb/src/USBHost.v:1491$378'.
     1/1: $0\cur_value[0:0]
Creating decoders for process `\SYNC_DETECTOR.$proc$d07_pemmanou_usb/src/USBHost.v:1466$370'.
     1/1: $0\log[7:0]
Creating decoders for process `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1434$366'.
     1/2: $1\invalid[0:0]
     2/2: $1\bit_out[0:0]
Creating decoders for process `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1425$360'.
     1/2: $0\dm_log[2:0]
     2/2: $0\dp_log[2:0]
Creating decoders for process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1399$358'.
     1/1: $0\cur_state[2:0]
Creating decoders for process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
     1/6: $1\addr_or_data[0:0]
     2/6: $1\out_data[63:0]
     3/6: $1\make_in[0:0]
     4/6: $1\make_out[0:0]
     5/6: $1\finished_with_error[0:0]
     6/6: $1\finished[0:0]
Creating decoders for process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1320$332'.
     1/7: $7\next_state[2:0]
     2/7: $6\next_state[2:0]
     3/7: $5\next_state[2:0]
     4/7: $4\next_state[2:0]
     5/7: $3\next_state[2:0]
     6/7: $2\next_state[2:0]
     7/7: $1\next_state[2:0]
Creating decoders for process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1267$329'.
     1/3: $0\timer[8:0]
     2/3: $0\timeout_counter[3:0]
     3/3: $0\error_counter[3:0]
Creating decoders for process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1262$327'.
     1/1: $0\cur_state[3:0]
Creating decoders for process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1257$324'.
     1/1: $0\final_data[63:0]
Creating decoders for process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1253$312'.
Creating decoders for process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
     1/9: $3\PID_to_sender[3:0]
     2/9: $2\PID_to_sender[3:0]
     3/9: $1\data_to_sender[63:0]
     4/9: $1\PID_to_sender[3:0]
     5/9: $1\expect_packet[0:0]
     6/9: $1\send_packet[0:0]
     7/9: $1\timer_nxt[8:0]
     8/9: $1\timeout_counter_nxt[3:0]
     9/9: $1\error_counter_nxt[3:0]
Creating decoders for process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1124$264'.
     1/9: $9\next_state[3:0]
     2/9: $8\next_state[3:0]
     3/9: $7\next_state[3:0]
     4/9: $6\next_state[3:0]
     5/9: $5\next_state[3:0]
     6/9: $4\next_state[3:0]
     7/9: $3\next_state[3:0]
     8/9: $2\next_state[3:0]
     9/9: $1\next_state[3:0]
Creating decoders for process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1062$255'.
     1/1: $0\cur_state[1:0]
Creating decoders for process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1023$253'.
     1/8: $4\drive_dm[0:0]
     2/8: $4\drive_dp[0:0]
     3/8: $3\drive_dm[0:0]
     4/8: $3\drive_dp[0:0]
     5/8: $2\drive_dm[0:0]
     6/8: $2\drive_dp[0:0]
     7/8: $1\drive_dm[0:0]
     8/8: $1\drive_dp[0:0]
Creating decoders for process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1012$247'.
     1/4: $4\next_state[1:0]
     2/4: $3\next_state[1:0]
     3/4: $2\next_state[1:0]
     4/4: $1\next_state[1:0]
Creating decoders for process `\NRZI.$proc$d07_pemmanou_usb/src/USBHost.v:984$242'.
     1/1: $0\cur_value[0:0]
Creating decoders for process `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:958$237'.
     1/1: $0\count[2:0]
Creating decoders for process `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:947$232'.
     1/3: $1\is_stuffing[0:0]
     2/3: $1\count_next[2:0]
     3/3: $1\bit_out[0:0]
Creating decoders for process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:919$220'.
     1/3: $3\bit_out[0:0]
     2/3: $2\bit_out[0:0]
     3/3: $1\bit_out[0:0]
Creating decoders for process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:903$212'.
     1/9: $3\acknak_register[15:0]
     2/9: $3\inout_register[26:0]
     3/9: $3\data_register[95:0]
     4/9: $2\data_register[95:0]
     5/9: $2\inout_register[26:0]
     6/9: $2\acknak_register[15:0]
     7/9: $1\inout_register[26:0]
     8/9: $1\acknak_register[15:0]
     9/9: $1\data_register[95:0]
Creating decoders for process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
Creating decoders for process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:840$205'.
     1/1: $0\count[6:0]
Creating decoders for process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:835$203'.
     1/1: $0\cur_state[2:0]
Creating decoders for process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
     1/14: $1\hard_init[0:0]
     2/14: $1\nrzi_init[0:0]
     3/14: $1\packet_phase[1:0]
     4/14: $1\wire_en[0:0]
     5/14: $1\nrzi_en[0:0]
     6/14: $1\stuff_en[0:0]
     7/14: $1\crc_init[0:0]
     8/14: $1\crc_select[0:0]
     9/14: $1\crc_index[6:0]
    10/14: $1\packet_index[6:0]
    11/14: $1\crc_pause[0:0]
    12/14: $1\is_eop[0:0]
    13/14: $1\encoder_or_crc[0:0]
    14/14: $1\send_done[0:0]
Creating decoders for process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:678$147'.
     1/11: $7\count_next[6:0]
     2/11: $6\count_next[6:0]
     3/11: $5\count_next[6:0]
     4/11: $4\count_next[6:0]
     5/11: $3\count_next[6:0]
     6/11: $4\next_state[2:0]
     7/11: $3\next_state[2:0]
     8/11: $2\next_state[2:0]
     9/11: $2\count_next[6:0]
    10/11: $1\count_next[6:0]
    11/11: $1\next_state[2:0]
Creating decoders for process `\CRC_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:600$120'.
Creating decoders for process `\CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
     1/19: $2\sv2v_autoblock_2.i[31:0]
     2/19: $0\crc16_out[15:0] [15]
     3/19: $0\crc16_out[15:0] [14]
     4/19: $0\crc16_out[15:0] [13]
     5/19: $0\crc16_out[15:0] [12]
     6/19: $0\crc16_out[15:0] [11]
     7/19: $0\crc16_out[15:0] [10]
     8/19: $0\crc16_out[15:0] [9]
     9/19: $0\crc16_out[15:0] [8]
    10/19: $0\crc16_out[15:0] [7]
    11/19: $0\crc16_out[15:0] [6]
    12/19: $0\crc16_out[15:0] [5]
    13/19: $0\crc16_out[15:0] [4]
    14/19: $0\crc16_out[15:0] [3]
    15/19: $0\crc16_out[15:0] [2]
    16/19: $0\crc16_out[15:0] [1]
    17/19: $0\crc16_out[15:0] [0]
    18/19: $1\sv2v_autoblock_2.i[31:0]
    19/19: $1\sv2v_autoblock_1.i[31:0]
Creating decoders for process `\CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
     1/8: $2\sv2v_autoblock_2.i[31:0]
     2/8: $0\crc5_out[4:0] [4]
     3/8: $0\crc5_out[4:0] [3]
     4/8: $0\crc5_out[4:0] [2]
     5/8: $0\crc5_out[4:0] [1]
     6/8: $0\crc5_out[4:0] [0]
     7/8: $1\sv2v_autoblock_2.i[31:0]
     8/8: $1\sv2v_autoblock_1.i[31:0]
Creating decoders for process `\HALFBYTE_PICKER_32.$proc$d07_pemmanou_usb/src/USBHost.v:363$85'.
     1/1: $1\halfbyte[3:0]
Creating decoders for process `\HALFBYTE_PICKER_64.$proc$d07_pemmanou_usb/src/USBHost.v:334$84'.
     1/1: $1\halfbyte[3:0]
Creating decoders for process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:320$82'.
     1/1: $0\count[3:0]
Creating decoders for process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:315$79'.
     1/1: $0\data_in_reg[63:0]
Creating decoders for process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
     1/4: $0\data_out_reg[63:0]
     2/4: $0\mempage_reg[15:0]
     3/4: $0\Addr_reg[7:0]
     4/4: $0\ENDP_reg[7:0]
Creating decoders for process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:297$75'.
     1/1: $0\cur_state[3:0]
Creating decoders for process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
     1/10: $3\next_state[3:0]
     2/10: $2\next_state[3:0]
     3/10: $1\next_state[3:0]
     4/10: $1\count_next[3:0]
     5/10: $1\data_out_reg_next[63:0]
     6/10: $1\mempage_reg_next[15:0]
     7/10: $1\Addr_reg_next[7:0]
     8/10: $1\ENDP_reg_next[7:0]
     9/10: $1\data_out[3:0]
    10/10: $1\data_indx[3:0]
Creating decoders for process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
Creating decoders for process `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
     1/3: $3\status[1:0]
     2/3: $2\status[1:0]
     3/3: $1\status[1:0]

4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\CRC_DRIVER_RECEIVE.\sv2v_autoblock_1.i' from process `\CRC_DRIVER_RECEIVE.$proc$d07_pemmanou_usb/src/USBHost.v:1830$458'.
No latch inferred for signal `\CRC_DRIVER_RECEIVE.\crc5_out_inv' from process `\CRC_DRIVER_RECEIVE.$proc$d07_pemmanou_usb/src/USBHost.v:1830$458'.
No latch inferred for signal `\CRC_DRIVER_RECEIVE.\crc16_out_inv' from process `\CRC_DRIVER_RECEIVE.$proc$d07_pemmanou_usb/src/USBHost.v:1830$458'.
No latch inferred for signal `\CRC_DRIVER_RECEIVE.\sv2v_autoblock_2.j' from process `\CRC_DRIVER_RECEIVE.$proc$d07_pemmanou_usb/src/USBHost.v:1830$458'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\send_done' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\crc_select' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\crc_init' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\stuff_en' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\nrzi_en' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\crc_pause' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\hard_init' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\nrzi_init' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\packet_phase' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\count_next' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1635$392'.
No latch inferred for signal `\PACKET_RECEIVE_MANAGER.\next_state' from process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1635$392'.
No latch inferred for signal `\BIT_UNSTUFFER.\count_next' from process `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1517$381'.
No latch inferred for signal `\BIT_UNSTUFFER.\bit_out' from process `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1517$381'.
No latch inferred for signal `\BIT_UNSTUFFER.\is_stuffing' from process `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1517$381'.
No latch inferred for signal `\WIRE_LISTENER.\bit_out' from process `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1434$366'.
No latch inferred for signal `\WIRE_LISTENER.\invalid' from process `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1434$366'.
No latch inferred for signal `\READ_WRITE_HANDLER.\addr_or_data' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
No latch inferred for signal `\READ_WRITE_HANDLER.\make_in' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
No latch inferred for signal `\READ_WRITE_HANDLER.\make_out' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
No latch inferred for signal `\READ_WRITE_HANDLER.\finished' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
No latch inferred for signal `\READ_WRITE_HANDLER.\finished_with_error' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
No latch inferred for signal `\READ_WRITE_HANDLER.\out_data' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
No latch inferred for signal `\READ_WRITE_HANDLER.\next_state' from process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1320$332'.
No latch inferred for signal `\IN_OUT_HANDLER.\completed_transaction' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1253$312'.
No latch inferred for signal `\IN_OUT_HANDLER.\ended_with_errors' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1253$312'.
No latch inferred for signal `\IN_OUT_HANDLER.\send_packet' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\expect_packet' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\PID_to_sender' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\data_to_sender' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\ENDP_to_sender' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\error_counter_nxt' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\timeout_counter_nxt' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\timer_nxt' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
No latch inferred for signal `\IN_OUT_HANDLER.\next_state' from process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1124$264'.
No latch inferred for signal `\WIRE_DRIVER.\drive_dp' from process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1023$253'.
No latch inferred for signal `\WIRE_DRIVER.\drive_dm' from process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1023$253'.
No latch inferred for signal `\WIRE_DRIVER.\next_state' from process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1012$247'.
No latch inferred for signal `\BIT_STUFFER.\count_next' from process `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:947$232'.
No latch inferred for signal `\BIT_STUFFER.\bit_out' from process `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:947$232'.
No latch inferred for signal `\BIT_STUFFER.\is_stuffing' from process `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:947$232'.
No latch inferred for signal `\PACKET_ENCODER.\bit_out' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:919$220'.
No latch inferred for signal `\PACKET_ENCODER.\data_register' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:903$212'.
No latch inferred for signal `\PACKET_ENCODER.\acknak_register' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:903$212'.
No latch inferred for signal `\PACKET_ENCODER.\inout_register' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:903$212'.
No latch inferred for signal `\PACKET_ENCODER.\sv2v_autoblock_1.i' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\sv2v_autoblock_2.j' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\PID_lsb' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\PID_lsb_inv' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\ENDP_lsb' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\Addr_lsb' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\Payload_lsb' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\SYNC' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\PID_full' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\Addr_Endp_register' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_ENCODER.\sv2v_autoblock_3.k' from process `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\send_done' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\encoder_or_crc' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\crc_select' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\crc_init' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\stuff_en' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\nrzi_en' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\wire_en' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\is_eop' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\packet_pause' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\crc_pause' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\hard_init' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\nrzi_init' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\crc_index' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\packet_index' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\packet_phase' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\count_next' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:678$147'.
No latch inferred for signal `\PACKET_SEND_MANAGER.\next_state' from process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:678$147'.
No latch inferred for signal `\CRC_DRIVER.\sv2v_autoblock_1.i' from process `\CRC_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:600$120'.
No latch inferred for signal `\CRC_DRIVER.\crc5_out_inv' from process `\CRC_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:600$120'.
No latch inferred for signal `\CRC_DRIVER.\crc16_out_inv' from process `\CRC_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:600$120'.
No latch inferred for signal `\CRC_DRIVER.\sv2v_autoblock_2.j' from process `\CRC_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:600$120'.
No latch inferred for signal `\HALFBYTE_PICKER_32.\halfbyte' from process `\HALFBYTE_PICKER_32.$proc$d07_pemmanou_usb/src/USBHost.v:363$85'.
No latch inferred for signal `\HALFBYTE_PICKER_64.\halfbyte' from process `\HALFBYTE_PICKER_64.$proc$d07_pemmanou_usb/src/USBHost.v:334$84'.
No latch inferred for signal `\HOST_INTERFACE.\data_indx' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\data_out' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\ENDP_reg_next' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\Addr_reg_next' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\mempage_reg_next' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\data_out_reg_next' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\count_next' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\next_state' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
No latch inferred for signal `\HOST_INTERFACE.\send_Addr' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
No latch inferred for signal `\HOST_INTERFACE.\is_idle' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
No latch inferred for signal `\HOST_INTERFACE.\data_ENDP' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
No latch inferred for signal `\HOST_INTERFACE.\addr_ENDP' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
No latch inferred for signal `\HOST_INTERFACE.\mempage' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
No latch inferred for signal `\HOST_INTERFACE.\memdata' from process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
No latch inferred for signal `\USBHost.\status' from process `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
No latch inferred for signal `\USBHost.\do_read' from process `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
No latch inferred for signal `\USBHost.\do_write' from process `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
No latch inferred for signal `\USBHost.\data_received' from process `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
No latch inferred for signal `\USBHost.\en_interface' from process `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.

4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\PACKET_RECEIVE_MANAGER.\count' using process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1796$455'.
  created $adff cell `$procdff$1628' with positive edge clock and negative level reset.
Creating register for signal `\PACKET_RECEIVE_MANAGER.\cur_state' using process `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1791$453'.
  created $adff cell `$procdff$1629' with positive edge clock and negative level reset.
Creating register for signal `\PACKET_RECEIVER.\PID_accum' using process `\PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
  created $adff cell `$procdff$1630' with positive edge clock and negative level reset.
Creating register for signal `\PACKET_RECEIVER.\ADDR_ENDP_accum' using process `\PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
  created $adff cell `$procdff$1631' with positive edge clock and negative level reset.
Creating register for signal `\PACKET_RECEIVER.\PAYLOAD_accum' using process `\PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
  created $adff cell `$procdff$1632' with positive edge clock and negative level reset.
Creating register for signal `\BIT_UNSTUFFER.\count' using process `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1528$386'.
  created $adff cell `$procdff$1633' with positive edge clock and negative level reset.
Creating register for signal `\NRZI_DECODER.\cur_value' using process `\NRZI_DECODER.$proc$d07_pemmanou_usb/src/USBHost.v:1491$378'.
  created $adff cell `$procdff$1634' with positive edge clock and negative level reset.
Creating register for signal `\SYNC_DETECTOR.\log' using process `\SYNC_DETECTOR.$proc$d07_pemmanou_usb/src/USBHost.v:1466$370'.
  created $adff cell `$procdff$1635' with positive edge clock and negative level reset.
Creating register for signal `\WIRE_LISTENER.\dp_log' using process `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1425$360'.
  created $adff cell `$procdff$1636' with positive edge clock and negative level reset.
Creating register for signal `\WIRE_LISTENER.\dm_log' using process `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1425$360'.
  created $adff cell `$procdff$1637' with positive edge clock and negative level reset.
Creating register for signal `\READ_WRITE_HANDLER.\cur_state' using process `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1399$358'.
  created $adff cell `$procdff$1638' with positive edge clock and negative level reset.
Creating register for signal `\IN_OUT_HANDLER.\error_counter' using process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1267$329'.
  created $adff cell `$procdff$1639' with positive edge clock and negative level reset.
Creating register for signal `\IN_OUT_HANDLER.\timeout_counter' using process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1267$329'.
  created $adff cell `$procdff$1640' with positive edge clock and negative level reset.
Creating register for signal `\IN_OUT_HANDLER.\timer' using process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1267$329'.
  created $adff cell `$procdff$1641' with positive edge clock and negative level reset.
Creating register for signal `\IN_OUT_HANDLER.\cur_state' using process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1262$327'.
  created $adff cell `$procdff$1642' with positive edge clock and negative level reset.
Creating register for signal `\IN_OUT_HANDLER.\final_data' using process `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1257$324'.
  created $adff cell `$procdff$1643' with positive edge clock and negative level reset.
Creating register for signal `\WIRE_DRIVER.\cur_state' using process `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1062$255'.
  created $adff cell `$procdff$1644' with positive edge clock and negative level reset.
Creating register for signal `\NRZI.\cur_value' using process `\NRZI.$proc$d07_pemmanou_usb/src/USBHost.v:984$242'.
  created $adff cell `$procdff$1645' with positive edge clock and negative level reset.
Creating register for signal `\BIT_STUFFER.\count' using process `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:958$237'.
  created $adff cell `$procdff$1646' with positive edge clock and negative level reset.
Creating register for signal `\PACKET_SEND_MANAGER.\count' using process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:840$205'.
  created $adff cell `$procdff$1647' with positive edge clock and negative level reset.
Creating register for signal `\PACKET_SEND_MANAGER.\cur_state' using process `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:835$203'.
  created $adff cell `$procdff$1648' with positive edge clock and negative level reset.
Creating register for signal `\CRC16.\sv2v_autoblock_1.i' using process `\CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
  created $adff cell `$procdff$1649' with positive edge clock and negative level reset.
Creating register for signal `\CRC16.\sv2v_autoblock_2.i' using process `\CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\CRC16.\crc16_out' using process `\CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
  created $adff cell `$procdff$1653' with positive edge clock and negative level reset.
Creating register for signal `\CRC5.\crc5_out' using process `\CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
  created $adff cell `$procdff$1654' with positive edge clock and negative level reset.
Creating register for signal `\CRC5.\sv2v_autoblock_1.i' using process `\CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
  created $adff cell `$procdff$1655' with positive edge clock and negative level reset.
Creating register for signal `\CRC5.\sv2v_autoblock_2.i' using process `\CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `\HOST_INTERFACE.\count' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:320$82'.
  created $adff cell `$procdff$1659' with positive edge clock and negative level reset.
Creating register for signal `\HOST_INTERFACE.\data_in_reg' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:315$79'.
  created $adff cell `$procdff$1660' with positive edge clock and negative level reset.
Creating register for signal `\HOST_INTERFACE.\ENDP_reg' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
  created $adff cell `$procdff$1661' with positive edge clock and negative level reset.
Creating register for signal `\HOST_INTERFACE.\Addr_reg' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
  created $adff cell `$procdff$1662' with positive edge clock and negative level reset.
Creating register for signal `\HOST_INTERFACE.\mempage_reg' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
  created $adff cell `$procdff$1663' with positive edge clock and negative level reset.
Creating register for signal `\HOST_INTERFACE.\data_out_reg' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
  created $adff cell `$procdff$1664' with positive edge clock and negative level reset.
Creating register for signal `\HOST_INTERFACE.\cur_state' using process `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:297$75'.
  created $adff cell `$procdff$1665' with positive edge clock and negative level reset.

4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `CRC_DRIVER_RECEIVE.$proc$d07_pemmanou_usb/src/USBHost.v:1830$458'.
Removing empty process `PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1796$455'.
Removing empty process `PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1791$453'.
Found and cleaned up 1 empty switch in `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
Removing empty process `PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1697$446'.
Found and cleaned up 10 empty switches in `\PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1635$392'.
Removing empty process `PACKET_RECEIVE_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:1635$392'.
Found and cleaned up 1 empty switch in `\PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
Removing empty process `PACKET_RECEIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1567$390'.
Found and cleaned up 1 empty switch in `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1528$386'.
Removing empty process `BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1528$386'.
Found and cleaned up 1 empty switch in `\BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1517$381'.
Removing empty process `BIT_UNSTUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:1517$381'.
Found and cleaned up 1 empty switch in `\NRZI_DECODER.$proc$d07_pemmanou_usb/src/USBHost.v:1491$378'.
Removing empty process `NRZI_DECODER.$proc$d07_pemmanou_usb/src/USBHost.v:1491$378'.
Removing empty process `SYNC_DETECTOR.$proc$d07_pemmanou_usb/src/USBHost.v:1466$370'.
Found and cleaned up 1 empty switch in `\WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1434$366'.
Removing empty process `WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1434$366'.
Removing empty process `WIRE_LISTENER.$proc$d07_pemmanou_usb/src/USBHost.v:1425$360'.
Removing empty process `READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1399$358'.
Found and cleaned up 1 empty switch in `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
Removing empty process `READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1347$337'.
Found and cleaned up 7 empty switches in `\READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1320$332'.
Removing empty process `READ_WRITE_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1320$332'.
Removing empty process `IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1267$329'.
Removing empty process `IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1262$327'.
Removing empty process `IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1257$324'.
Removing empty process `IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1253$312'.
Found and cleaned up 3 empty switches in `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
Removing empty process `IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1162$277'.
Found and cleaned up 9 empty switches in `\IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1124$264'.
Removing empty process `IN_OUT_HANDLER.$proc$d07_pemmanou_usb/src/USBHost.v:1124$264'.
Removing empty process `WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1062$255'.
Found and cleaned up 4 empty switches in `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1023$253'.
Removing empty process `WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1023$253'.
Found and cleaned up 4 empty switches in `\WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1012$247'.
Removing empty process `WIRE_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:1012$247'.
Found and cleaned up 1 empty switch in `\NRZI.$proc$d07_pemmanou_usb/src/USBHost.v:984$242'.
Removing empty process `NRZI.$proc$d07_pemmanou_usb/src/USBHost.v:984$242'.
Found and cleaned up 1 empty switch in `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:958$237'.
Removing empty process `BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:958$237'.
Found and cleaned up 1 empty switch in `\BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:947$232'.
Removing empty process `BIT_STUFFER.$proc$d07_pemmanou_usb/src/USBHost.v:947$232'.
Found and cleaned up 3 empty switches in `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:919$220'.
Removing empty process `PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:919$220'.
Found and cleaned up 3 empty switches in `\PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:903$212'.
Removing empty process `PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:903$212'.
Removing empty process `PACKET_ENCODER.$proc$d07_pemmanou_usb/src/USBHost.v:879$207'.
Removing empty process `PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:840$205'.
Removing empty process `PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:835$203'.
Found and cleaned up 1 empty switch in `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
Removing empty process `PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:738$199'.
Found and cleaned up 9 empty switches in `\PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:678$147'.
Removing empty process `PACKET_SEND_MANAGER.$proc$d07_pemmanou_usb/src/USBHost.v:678$147'.
Removing empty process `CRC_DRIVER.$proc$d07_pemmanou_usb/src/USBHost.v:600$120'.
Found and cleaned up 1 empty switch in `\CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
Removing empty process `CRC16.$proc$d07_pemmanou_usb/src/USBHost.v:544$99'.
Found and cleaned up 1 empty switch in `\CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
Removing empty process `CRC5.$proc$d07_pemmanou_usb/src/USBHost.v:506$89'.
Found and cleaned up 1 empty switch in `\HALFBYTE_PICKER_32.$proc$d07_pemmanou_usb/src/USBHost.v:363$85'.
Removing empty process `HALFBYTE_PICKER_32.$proc$d07_pemmanou_usb/src/USBHost.v:363$85'.
Found and cleaned up 1 empty switch in `\HALFBYTE_PICKER_64.$proc$d07_pemmanou_usb/src/USBHost.v:334$84'.
Removing empty process `HALFBYTE_PICKER_64.$proc$d07_pemmanou_usb/src/USBHost.v:334$84'.
Removing empty process `HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:320$82'.
Removing empty process `HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:315$79'.
Removing empty process `HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:302$77'.
Removing empty process `HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:297$75'.
Found and cleaned up 3 empty switches in `\HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
Removing empty process `HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:226$24'.
Removing empty process `HOST_INTERFACE.$proc$d07_pemmanou_usb/src/USBHost.v:203$22'.
Found and cleaned up 3 empty switches in `\USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
Removing empty process `USBHost.$proc$d07_pemmanou_usb/src/USBHost.v:58$13'.
Cleaned up 73 empty switches.

4.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module PACKET_RECEIVE.
Optimizing module CRC_DRIVER_RECEIVE.
Optimizing module PACKET_RECEIVE_MANAGER.
<suppressed ~17 debug messages>
Optimizing module PACKET_RECEIVER.
<suppressed ~3 debug messages>
Optimizing module BIT_UNSTUFFER.
<suppressed ~1 debug messages>
Optimizing module NRZI_DECODER.
Optimizing module SYNC_DETECTOR.
<suppressed ~2 debug messages>
Optimizing module WIRE_LISTENER.
<suppressed ~5 debug messages>
Optimizing module READ_WRITE_HANDLER.
<suppressed ~16 debug messages>
Optimizing module IN_OUT_HANDLER.
<suppressed ~7 debug messages>
Optimizing module WIRE_DRIVER.
<suppressed ~13 debug messages>
Optimizing module NRZI.
Optimizing module BIT_STUFFER.
<suppressed ~1 debug messages>
Optimizing module PACKET_ENCODER.
<suppressed ~1 debug messages>
Optimizing module PACKET_SEND_MANAGER.
<suppressed ~23 debug messages>
Optimizing module CRC_DRIVER.
Optimizing module CRC16.
Optimizing module CRC5.
Optimizing module PACKET_SEND.
Optimizing module HALFBYTE_PICKER_32.
<suppressed ~1 debug messages>
Optimizing module HALFBYTE_PICKER_64.
<suppressed ~1 debug messages>
Optimizing module HOST_INTERFACE.
<suppressed ~18 debug messages>
Optimizing module USBHost.
Optimizing module my_chip.
Optimizing module toplevel_chip.

4.3. Executing FLATTEN pass (flatten design).
Deleting now unused module PACKET_RECEIVE.
Deleting now unused module CRC_DRIVER_RECEIVE.
Deleting now unused module PACKET_RECEIVE_MANAGER.
Deleting now unused module PACKET_RECEIVER.
Deleting now unused module BIT_UNSTUFFER.
Deleting now unused module NRZI_DECODER.
Deleting now unused module SYNC_DETECTOR.
Deleting now unused module WIRE_LISTENER.
Deleting now unused module READ_WRITE_HANDLER.
Deleting now unused module IN_OUT_HANDLER.
Deleting now unused module WIRE_DRIVER.
Deleting now unused module NRZI.
Deleting now unused module BIT_STUFFER.
Deleting now unused module PACKET_ENCODER.
Deleting now unused module PACKET_SEND_MANAGER.
Deleting now unused module CRC_DRIVER.
Deleting now unused module CRC16.
Deleting now unused module CRC5.
Deleting now unused module PACKET_SEND.
Deleting now unused module HALFBYTE_PICKER_32.
Deleting now unused module HALFBYTE_PICKER_64.
Deleting now unused module HOST_INTERFACE.
Deleting now unused module USBHost.
Deleting now unused module my_chip.
<suppressed ~27 debug messages>

4.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~110 debug messages>

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 90 unused cells and 755 unused wires.
<suppressed ~123 debug messages>

4.6. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1255$323 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1360$346 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$logic_not$d07_pemmanou_usb/src/USBHost.v:1360$345 ($logic_not)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1360$346_Y
    wire $flatten\mchip.\design.\rw_fsm.$logic_not$d07_pemmanou_usb/src/USBHost.v:1360$345_Y
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.txn_done
    wire \mchip.design.rw_fsm.txn_error
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1352$338 ($reduce_bool)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$806 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$808 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$815 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$817 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$843 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333_Y
    wire $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1352$338_Y
    wire $flatten\mchip.\design.\rw_fsm.$procmux$806_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$procmux$815_Y [0]
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
    wire \mchip.design.rw_fsm.txn_done
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1352$338 ($reduce_bool)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$806 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$808 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$815 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$817 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$843 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333_Y
    wire $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1352$338_Y
    wire $flatten\mchip.\design.\rw_fsm.$procmux$806_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$procmux$815_Y [0]
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
    wire \mchip.design.rw_fsm.txn_done
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1352$338 ($reduce_bool)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$806 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$808 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$815 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$817 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$843 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333_Y
    wire $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1352$338_Y
    wire $flatten\mchip.\design.\rw_fsm.$procmux$806_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$procmux$815_Y [0]
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [2]
    wire \mchip.design.rw_fsm.txn_done
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1384$357 ($reduce_bool)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$806 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$808 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$815 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$817 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$843 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333_Y
    wire $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1384$357_Y
    wire $flatten\mchip.\design.\rw_fsm.$procmux$806_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$procmux$815_Y [0]
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
    wire \mchip.design.rw_fsm.txn_done
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1360$346 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1360$346_Y
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.txn_done
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$989 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1376$354 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$764 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$989_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1376$354_Y
    wire \mchip.design.io_fsm.make_write
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.txn_done
Warning: found logic loop in module toplevel_chip:
    cell $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318 ($logic_not)
    cell $flatten\mchip.\design.\io_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1254$319 ($logic_and)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1005 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1007 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$1010 ($pmux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$992 ($mux)
    cell $flatten\mchip.\design.\io_fsm.$procmux$994 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333 ($logic_and)
    cell $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1369$349 ($reduce_bool)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$761 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$806 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$808 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$815 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$817 ($mux)
    cell $flatten\mchip.\design.\rw_fsm.$procmux$843 ($pmux)
    wire $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$3\next_state[3:0] [0]
    wire $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$318_Y
    wire $flatten\mchip.\design.\io_fsm.$procmux$1005_Y [0]
    wire $flatten\mchip.\design.\io_fsm.$procmux$992_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [0]
    wire $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333_Y
    wire $flatten\mchip.\design.\rw_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1369$349_Y
    wire $flatten\mchip.\design.\rw_fsm.$procmux$806_Y [0]
    wire $flatten\mchip.\design.\rw_fsm.$procmux$815_Y [0]
    wire \mchip.design.io_fsm.make_read
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
    wire \mchip.design.rw_fsm.txn_done
Found and reported 8 problems.

4.7. Executing OPT pass (performing simple optimizations).

4.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~1278 debug messages>
Removed a total of 426 cells.

4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$578.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$585.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$1007.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$593.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$602.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$612.
    dead port 1/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$625.
    dead port 1/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$628.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$630.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$632.
    dead port 1/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$645.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$647.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$649.
    dead port 1/2 on $mux $flatten\mchip.\design.$procmux$1614.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$661.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$663.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$674.
    dead port 2/2 on $mux $flatten\mchip.\design.\receiver.\fsm.$procmux$685.
    dead port 1/2 on $mux $flatten\mchip.\design.$procmux$1617.
    dead port 1/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$858.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$860.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$870.
    dead port 1/2 on $mux $flatten\mchip.\design.$procmux$1623.
    dead port 1/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$787.
    dead port 2/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$789.
    dead port 2/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$796.
    dead port 1/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$806.
    dead port 2/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$808.
    dead port 1/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$925.
    dead port 2/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$817.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$927.
    dead port 1/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$828.
    dead port 2/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$830.
    dead port 2/2 on $mux $flatten\mchip.\design.\rw_fsm.$procmux$840.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$934.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$936.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$942.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\encoder.$procmux$1127.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\encoder.$procmux$1130.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\encoder.$procmux$1136.
    dead port 1/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$953.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$955.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$966.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$968.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$978.
    dead port 1/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$992.
    dead port 2/2 on $mux $flatten\mchip.\design.\io_fsm.$procmux$994.
    dead port 2/2 on $mux $flatten\mchip.\design.\inter.$procmux$1529.
    dead port 2/2 on $mux $flatten\mchip.\design.\inter.$procmux$1531.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1322.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1328.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1335.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1343.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1352.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1364.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1366.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1368.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1379.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1381.
    dead port 2/2 on $mux $flatten\mchip.\design.\inter.$procmux$1544.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1391.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\fsm.$procmux$1401.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1025.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1027.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1035.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1037.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1044.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1051.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1058.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1064.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1066.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1082.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1085.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1088.
    dead port 1/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1094.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1097.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1103.
    dead port 2/2 on $mux $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1106.
Removed 78 multiplexer ports.
<suppressed ~112 debug messages>

4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$529: { $auto$opt_reduce.cc:134:opt_pmux$1669 $auto$opt_reduce.cc:134:opt_pmux$1667 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$873: { $auto$opt_reduce.cc:134:opt_pmux$1671 $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$314_Y }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\inter.$procmux$1604: $auto$opt_reduce.cc:134:opt_pmux$1673
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\packet_decode.$procmux$705: { $auto$opt_reduce.cc:134:opt_pmux$1675 $flatten\mchip.\design.\receiver.\packet_decode.$procmux$706_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\packet_decode.$procmux$715: { $flatten\mchip.\design.\receiver.\packet_decode.$procmux$708_CMP $auto$opt_reduce.cc:134:opt_pmux$1677 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\wire_in.$procmux$740: { $auto$opt_reduce.cc:134:opt_pmux$1681 $auto$opt_reduce.cc:134:opt_pmux$1679 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$888: { $flatten\mchip.\design.\io_fsm.$procmux$1017_CMP $flatten\mchip.\design.\io_fsm.$procmux$1014_CMP $auto$opt_reduce.cc:134:opt_pmux$1683 $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$314_Y }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$511: { $flatten\mchip.\design.\receiver.\fsm.$procmux$501_CMP $auto$opt_reduce.cc:134:opt_pmux$1685 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\rw_fsm.$procmux$747: { \mchip.design.no_transaction $auto$opt_reduce.cc:134:opt_pmux$1687 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\rw_fsm.$procmux$752: { \mchip.design.no_transaction $flatten\mchip.\design.\rw_fsm.$procmux$749_CMP $flatten\mchip.\design.\rw_fsm.$procmux$748_CMP $auto$opt_reduce.cc:134:opt_pmux$1689 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$903: $auto$opt_reduce.cc:134:opt_pmux$1691
    New ctrl vector for $pmux cell $flatten\mchip.\design.\rw_fsm.$procmux$764: { $auto$opt_reduce.cc:134:opt_pmux$1695 $auto$opt_reduce.cc:134:opt_pmux$1693 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$907: { $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$313_Y $auto$opt_reduce.cc:134:opt_pmux$1697 $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$314_Y }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\rw_fsm.$procmux$770: { $auto$opt_reduce.cc:134:opt_pmux$1701 $auto$opt_reduce.cc:134:opt_pmux$1699 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$914: { $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$313_Y $auto$opt_reduce.cc:134:opt_pmux$1703 $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$314_Y }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\rw_fsm.$procmux$776: { $auto$opt_reduce.cc:134:opt_pmux$1707 $auto$opt_reduce.cc:134:opt_pmux$1705 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$538: { $auto$opt_reduce.cc:134:opt_pmux$1711 $auto$opt_reduce.cc:134:opt_pmux$1709 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$556: { $flatten\mchip.\design.\receiver.\fsm.$procmux$500_CMP $flatten\mchip.\design.\receiver.\fsm.$procmux$499_CMP $flatten\mchip.\design.\receiver.\fsm.$procmux$498_CMP $auto$opt_reduce.cc:134:opt_pmux$1713 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$565: { $auto$opt_reduce.cc:134:opt_pmux$1717 $auto$opt_reduce.cc:134:opt_pmux$1715 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1193: { $auto$opt_reduce.cc:134:opt_pmux$1721 $auto$opt_reduce.cc:134:opt_pmux$1719 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1202: { $flatten\mchip.\design.\transmitter.\fsm.$procmux$1201_CMP $auto$opt_reduce.cc:134:opt_pmux$1723 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1211: { $flatten\mchip.\design.\transmitter.\fsm.$procmux$1200_CMP $flatten\mchip.\design.\transmitter.\fsm.$procmux$1198_CMP $flatten\mchip.\design.\transmitter.\fsm.$procmux$1197_CMP $auto$opt_reduce.cc:134:opt_pmux$1725 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1220: { $flatten\mchip.\design.\transmitter.\fsm.$procmux$1201_CMP $auto$opt_reduce.cc:134:opt_pmux$1727 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1229: { $auto$opt_reduce.cc:134:opt_pmux$1731 $auto$opt_reduce.cc:134:opt_pmux$1729 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1238: { $auto$opt_reduce.cc:134:opt_pmux$1735 $auto$opt_reduce.cc:134:opt_pmux$1733 $flatten\mchip.\design.\transmitter.\fsm.$procmux$1194_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1247: { $auto$opt_reduce.cc:134:opt_pmux$1739 $auto$opt_reduce.cc:134:opt_pmux$1737 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1256: { $flatten\mchip.\design.\transmitter.\fsm.$procmux$1196_CMP $auto$opt_reduce.cc:134:opt_pmux$1741 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1265: { $auto$opt_reduce.cc:134:opt_pmux$1745 $auto$opt_reduce.cc:134:opt_pmux$1743 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1274: { $auto$opt_reduce.cc:134:opt_pmux$1749 $auto$opt_reduce.cc:134:opt_pmux$1747 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1283: { $auto$opt_reduce.cc:134:opt_pmux$1753 $auto$opt_reduce.cc:134:opt_pmux$1751 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1292: { $auto$opt_reduce.cc:134:opt_pmux$1755 $flatten\mchip.\design.\transmitter.\fsm.$procmux$1194_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1301: { $auto$opt_reduce.cc:134:opt_pmux$1759 $auto$opt_reduce.cc:134:opt_pmux$1757 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1310: { $auto$opt_reduce.cc:134:opt_pmux$1761 $flatten\mchip.\design.\transmitter.\fsm.$procmux$1194_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$493: { $auto$opt_reduce.cc:134:opt_pmux$1765 $auto$opt_reduce.cc:134:opt_pmux$1763 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$502: { $auto$opt_reduce.cc:134:opt_pmux$1767 $flatten\mchip.\design.\receiver.\fsm.$procmux$495_CMP $flatten\mchip.\design.\receiver.\fsm.$procmux$494_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1068: { $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1015$249_Y $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1017$250_Y $auto$opt_reduce.cc:134:opt_pmux$1769 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1073: { $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1017$250_Y $auto$opt_reduce.cc:134:opt_pmux$1771 $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1069_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$520: $auto$opt_reduce.cc:134:opt_pmux$1773
  Optimizing cells in module \toplevel_chip.
Performed a total of 38 changes.

4.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.7.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 559 unused wires.
<suppressed ~34 debug messages>

4.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.7.9. Rerunning OPT passes. (Maybe there is more to do..)

4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New ctrl vector for $pmux cell $flatten\mchip.\design.\inter.$procmux$1557: { $auto$opt_reduce.cc:134:opt_pmux$1777 $flatten\mchip.\design.\inter.$procmux$1552_CMP $auto$opt_reduce.cc:134:opt_pmux$1775 $flatten\mchip.\design.\inter.$procmux$1548_CMP }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$907: { $auto$opt_reduce.cc:134:opt_pmux$1697 $auto$opt_reduce.cc:134:opt_pmux$1779 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$914: { $auto$opt_reduce.cc:134:opt_pmux$1697 $auto$opt_reduce.cc:134:opt_pmux$1781 }
    New ctrl vector for $pmux cell $flatten\mchip.\design.\rw_fsm.$procmux$752: { \mchip.design.no_transaction $auto$opt_reduce.cc:134:opt_pmux$1783 $auto$opt_reduce.cc:134:opt_pmux$1689 }
  Optimizing cells in module \toplevel_chip.
Performed a total of 4 changes.

4.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.7.13. Executing OPT_DFF pass (perform DFF optimizations).

4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.7.16. Rerunning OPT passes. (Maybe there is more to do..)

4.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

4.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.7.20. Executing OPT_DFF pass (perform DFF optimizations).

4.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.7.23. Finished OPT passes. (There is nothing left to do.)

4.8. Executing FSM pass (extract and optimize FSM).

4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking toplevel_chip.mchip.design.io_fsm.cur_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking toplevel_chip.mchip.design.receiver.fsm.cur_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking toplevel_chip.mchip.design.rw_fsm.cur_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking toplevel_chip.mchip.design.transmitter.fsm.cur_state as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register toplevel_chip.mchip.design.transmitter.out_wire.cur_state.

4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\mchip.design.transmitter.out_wire.cur_state' from module `\toplevel_chip'.
  found $adff cell for state register: $flatten\mchip.\design.\transmitter.\out_wire.$procdff$1644
  root of input selection tree: $flatten\mchip.\design.\transmitter.\out_wire.$0\cur_state[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \mchip.design.transmitter.out_wire.en
  found ctrl input: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1015$249_Y
  found ctrl input: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1017$250_Y
  found ctrl input: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1019$252_Y
  found state code: 2'11
  found ctrl input: \mchip.design.transmitter.out_wire.is_eop
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1015$249_Y
  found ctrl output: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1017$250_Y
  found ctrl output: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1019$252_Y
  found ctrl output: $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1069_CMP
  ctrl inputs: { \mchip.design.transmitter.out_wire.en \mchip.design.transmitter.out_wire.is_eop }
  ctrl outputs: { $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1069_CMP $flatten\mchip.\design.\transmitter.\out_wire.$0\cur_state[1:0] $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1019$252_Y $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1017$250_Y $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1015$249_Y }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'001001
  transition:       2'10 2'0- ->       2'10 6'010100
  transition:       2'10 2'1- ->       2'11 6'011100
  transition:       2'01 2'0- ->       2'01 6'001010
  transition:       2'01 2'10 ->       2'01 6'001010
  transition:       2'01 2'11 ->       2'10 6'010010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'100000

4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mchip.design.transmitter.out_wire.cur_state$1784' from module `\toplevel_chip'.

4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 10 unused cells and 10 unused wires.
<suppressed ~12 debug messages>

4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mchip.design.transmitter.out_wire.cur_state$1784' from module `\toplevel_chip'.
  Removing unused output signal $flatten\mchip.\design.\transmitter.\out_wire.$0\cur_state[1:0] [0].
  Removing unused output signal $flatten\mchip.\design.\transmitter.\out_wire.$0\cur_state[1:0] [1].

4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\mchip.design.transmitter.out_wire.cur_state$1784' from module `\toplevel_chip' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\mchip.design.transmitter.out_wire.cur_state$1784' from module `toplevel_chip':
-------------------------------------

  Information on FSM $fsm$\mchip.design.transmitter.out_wire.cur_state$1784 (\mchip.design.transmitter.out_wire.cur_state):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \mchip.design.transmitter.out_wire.is_eop
    1: \mchip.design.transmitter.out_wire.en

  Output signals:
    0: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1015$249_Y
    1: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1017$250_Y
    2: $flatten\mchip.\design.\transmitter.\out_wire.$eq$d07_pemmanou_usb/src/USBHost.v:1019$252_Y
    3: $flatten\mchip.\design.\transmitter.\out_wire.$procmux$1069_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'0-   ->     1 4'0100
      3:     1 2'1-   ->     3 4'0100
      4:     2 2'11   ->     1 4'0010
      5:     2 2'10   ->     2 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\mchip.design.transmitter.out_wire.cur_state$1784' from module `\toplevel_chip'.

4.9. Executing OPT pass (performing simple optimizations).

4.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~7 debug messages>

4.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\mchip.\design.\transmitter.\nrzi.$procdff$1645 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\transmitter.\nrzi.$0\cur_value[0:0], Q = \mchip.design.transmitter.nrzi.cur_value).
Adding EN signal on $flatten\mchip.\design.\transmitter.\fsm.$procdff$1647 ($adff) from module toplevel_chip (D = \mchip.design.transmitter.fsm.count_next, Q = \mchip.design.transmitter.fsm.count).
Adding EN signal on $flatten\mchip.\design.\transmitter.\crc.\crc5.$procdff$1654 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\transmitter.\crc.\crc5.$0\crc5_out[4:0], Q = \mchip.design.transmitter.crc.crc5.crc5_out).
Adding EN signal on $flatten\mchip.\design.\transmitter.\crc.\crc16.$procdff$1653 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0], Q = \mchip.design.transmitter.crc.crc16.crc16_out).
Adding EN signal on $flatten\mchip.\design.\transmitter.\bit_stuff.$procdff$1646 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\transmitter.\bit_stuff.$0\count[2:0], Q = \mchip.design.transmitter.bit_stuff.count).
Adding EN signal on $flatten\mchip.\design.\receiver.\packet_decode.$procdff$1632 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\receiver.\packet_decode.$0\PAYLOAD_accum[63:0], Q = \mchip.design.receiver.packet_decode.PAYLOAD_accum).
Adding EN signal on $flatten\mchip.\design.\receiver.\packet_decode.$procdff$1630 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\receiver.\packet_decode.$0\PID_accum[7:0], Q = \mchip.design.receiver.packet_decode.PID_accum).
Adding EN signal on $flatten\mchip.\design.\receiver.\nrzi.$procdff$1634 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\receiver.\nrzi.$ternary$d07_pemmanou_usb/src/USBHost.v:1495$380_Y, Q = \mchip.design.receiver.nrzi.cur_value).
Adding EN signal on $flatten\mchip.\design.\receiver.\fsm.$procdff$1628 ($adff) from module toplevel_chip (D = \mchip.design.receiver.fsm.count_next, Q = \mchip.design.receiver.fsm.count).
Adding EN signal on $flatten\mchip.\design.\receiver.\crc.\crc5.$procdff$1654 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\receiver.\crc.\crc5.$0\crc5_out[4:0], Q = \mchip.design.receiver.crc.crc5.crc5_out).
Adding EN signal on $flatten\mchip.\design.\receiver.\crc.\crc16.$procdff$1653 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0], Q = \mchip.design.receiver.crc.crc16.crc16_out).
Adding EN signal on $flatten\mchip.\design.\receiver.\bit_unstuff.$procdff$1633 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\receiver.\bit_unstuff.$0\count[2:0], Q = \mchip.design.receiver.bit_unstuff.count).
Adding EN signal on $flatten\mchip.\design.\io_fsm.$procdff$1643 ($adff) from module toplevel_chip (D = \mchip.design.receiver.packet_decode.PAYLOAD_accum, Q = \mchip.design.io_fsm.final_data).
Adding EN signal on $flatten\mchip.\design.\io_fsm.$procdff$1640 ($adff) from module toplevel_chip (D = \mchip.design.io_fsm.timeout_counter_nxt, Q = \mchip.design.io_fsm.timeout_counter).
Adding EN signal on $flatten\mchip.\design.\io_fsm.$procdff$1639 ($adff) from module toplevel_chip (D = \mchip.design.io_fsm.error_counter_nxt, Q = \mchip.design.io_fsm.error_counter).
Adding EN signal on $flatten\mchip.\design.\inter.$procdff$1664 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:269$56_Y, Q = \mchip.design.inter.data_out_reg).
Adding EN signal on $flatten\mchip.\design.\inter.$procdff$1663 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:264$48_Y, Q = \mchip.design.inter.mempage_reg).
Adding EN signal on $flatten\mchip.\design.\inter.$procdff$1662 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:259$40_Y, Q = \mchip.design.inter.Addr_reg).
Adding EN signal on $flatten\mchip.\design.\inter.$procdff$1661 ($adff) from module toplevel_chip (D = $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:254$32_Y, Q = \mchip.design.inter.ENDP_reg).
Adding EN signal on $flatten\mchip.\design.\inter.$procdff$1660 ($adff) from module toplevel_chip (D = \mchip.design.io_fsm.final_data, Q = \mchip.design.inter.data_in_reg).

4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 7 unused cells and 20 unused wires.
<suppressed ~12 debug messages>

4.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~9 debug messages>

4.9.9. Rerunning OPT passes. (Maybe there is more to do..)

4.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

4.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\packet_decode.$procmux$705: $flatten\mchip.\design.\receiver.\packet_decode.$procmux$706_CMP
    New ctrl vector for $pmux cell $flatten\mchip.\design.\receiver.\packet_decode.$procmux$715: $flatten\mchip.\design.\receiver.\packet_decode.$procmux$708_CMP
  Optimizing cells in module \toplevel_chip.
Performed a total of 2 changes.

4.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.9.13. Executing OPT_DFF pass (perform DFF optimizations).

4.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

4.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.9.16. Rerunning OPT passes. (Maybe there is more to do..)

4.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

4.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.9.20. Executing OPT_DFF pass (perform DFF optimizations).

4.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.9.23. Finished OPT passes. (There is nothing left to do.)

4.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port toplevel_chip.$flatten\mchip.\design.\inter.$auto$mem.cc:328:emit$492 ($flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$1852 ($ne).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$1881 ($ne).
Removed top 1 bits (of 9) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1122$258 ($eq).
Removed top 1 bits (of 2) from mux cell toplevel_chip.$flatten\mchip.\design.$procmux$1611 ($mux).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.\in_hb.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.\in_hb.$procmux$1511_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.\in_hb.$procmux$1512_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.\in_hb.$procmux$1514_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1554_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1553_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1552_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1551_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1550_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1549_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$procmux$1548_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:285$74 ($mux).
Removed top 28 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:284$72 ($mux).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$eq$d07_pemmanou_usb/src/USBHost.v:284$69 ($eq).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:279$68 ($mux).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:273$62 ($mux).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:268$54 ($mux).
Removed top 28 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:267$52 ($mux).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:263$46 ($mux).
Removed top 28 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:262$44 ($mux).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$eq$d07_pemmanou_usb/src/USBHost.v:262$41 ($eq).
Removed top 3 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:258$38 ($mux).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30 ($mux).
Removed top 28 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:252$28 ($mux).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:252$26 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:252$26 ($add).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\inter.$eq$d07_pemmanou_usb/src/USBHost.v:252$25 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234 ($add).
Removed top 29 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\bit_stuff.$ternary$d07_pemmanou_usb/src/USBHost.v:955$236 ($mux).
Removed top 29 bits (of 32) from port A of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$142 ($sub).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$142 ($sub).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\crc.$shiftx$d07_pemmanou_usb/src/USBHost.v:0$143 ($shiftx).
Removed top 28 bits (of 32) from port A of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$144 ($sub).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$144 ($sub).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\crc.$shiftx$d07_pemmanou_usb/src/USBHost.v:0$145 ($shiftx).
Removed top 29 bits (of 32) from port A of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:921$222 ($sub).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:921$222 ($sub).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$shiftx$d07_pemmanou_usb/src/USBHost.v:0$223 ($shiftx).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$eq$d07_pemmanou_usb/src/USBHost.v:922$224 ($eq).
Removed top 28 bits (of 32) from port A of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:923$225 ($sub).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:923$225 ($sub).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$shiftx$d07_pemmanou_usb/src/USBHost.v:0$226 ($shiftx).
Removed top 26 bits (of 32) from port A of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:925$228 ($sub).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:925$228 ($sub).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$shiftx$d07_pemmanou_usb/src/USBHost.v:0$229 ($shiftx).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\encoder.$shiftx$d07_pemmanou_usb/src/USBHost.v:0$231 ($shiftx).
Removed top 4 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:685$149 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:685$150 ($mux).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:686$152 ($add).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:686$152 ($add).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:686$154 ($mux).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:691$157 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:693$159 ($eq).
Removed top 3 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:703$161 ($eq).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:707$168 ($mux).
Removed top 4 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:710$169 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:710$172 ($mux).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:714$176 ($mux).
Removed top 3 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:717$177 ($eq).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:717$180 ($mux).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:721$184 ($mux).
Removed top 1 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:724$185 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:724$188 ($mux).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:728$192 ($mux).
Removed top 5 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:731$193 ($eq).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:735$198 ($mux).
Removed top 1 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$procmux$1198_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$procmux$1199_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$procmux$1200_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$procmux$1361 ($mux).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:681$148 ($mux).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1638$394 ($mux).
Removed top 4 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1642$395 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1644$397 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1646$399 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1648$401 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403 ($add).
Removed top 24 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403 ($add).
Removed top 3 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1658$404 ($eq).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1662$411 ($mux).
Removed top 1 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1665$412 ($eq).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1669$419 ($mux).
Removed top 4 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1672$420 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1672$423 ($mux).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1676$427 ($mux).
Removed top 3 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1679$428 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1679$431 ($mux).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1683$435 ($mux).
Removed top 5 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1686$436 ($eq).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1690$441 ($mux).
Removed top 25 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1694$445 ($mux).
Removed top 1 bits (of 2) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1719$449 ($mux).
Removed top 1 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$procmux$498_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$procmux$499_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$procmux$500_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$procmux$622 ($mux).
Removed top 1 bits (of 5) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\crc.\crc5.$eq$d07_pemmanou_usb/src/USBHost.v:505$88 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\packet_decode.$procmux$708_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\bit_unstuff.$add$d07_pemmanou_usb/src/USBHost.v:1525$383 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\receiver.\bit_unstuff.$add$d07_pemmanou_usb/src/USBHost.v:1525$383 ($add).
Removed top 29 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\receiver.\bit_unstuff.$ternary$d07_pemmanou_usb/src/USBHost.v:1525$385 ($mux).
Removed top 1 bits (of 8) from FF cell toplevel_chip.$flatten\mchip.\design.\receiver.\find_sync.$procdff$1635 ($adff).
Removed top 1 bits (of 8) from port Y of cell toplevel_chip.$flatten\mchip.\design.\receiver.\find_sync.$add$d07_pemmanou_usb/src/USBHost.v:1470$373 ($add).
Removed top 1 bits (of 8) from port A of cell toplevel_chip.$flatten\mchip.\design.\receiver.\find_sync.$add$d07_pemmanou_usb/src/USBHost.v:1470$373 ($add).
Removed top 1 bits (of 7) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\find_sync.$eq$d07_pemmanou_usb/src/USBHost.v:1471$374 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\wire_in.$eq$d07_pemmanou_usb/src/USBHost.v:1453$367 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$flatten\mchip.\design.\receiver.\wire_in.$procmux$743_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$procmux$1017_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$procmux$1016_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$procmux$1014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$procmux$1012_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$procmux$989 ($mux).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$316 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$314 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$313 ($eq).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311 ($mux).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1238$307 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1211$296 ($ne).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1210$295 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1200$294 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1198$293 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1197$292 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1195$291 ($add).
Removed top 23 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1195$291 ($add).
Removed top 28 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1194$290 ($mux).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1194$288 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1194$288 ($add).
Removed top 28 bits (of 32) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1193$287 ($mux).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1193$285 ($add).
Removed top 28 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1193$285 ($add).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1189$284 ($mux).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1189$283 ($ne).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1179$282 ($ne).
Removed top 3 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1171$280 ($eq).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1152$275 ($mux).
Removed top 2 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1151$273 ($ne).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1148$271 ($mux).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1147$270 ($mux).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1146$269 ($mux).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1138$267 ($mux).
Removed top 1 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1134$266 ($mux).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1133$265 ($mux).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1123$261 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel_chip.$flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1123$259 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\rw_fsm.$procmux$825 ($mux).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\rw_fsm.$procmux$803 ($mux).
Removed top 1 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\rw_fsm.$procmux$755_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\rw_fsm.$procmux$749_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel_chip.$flatten\mchip.\design.\rw_fsm.$procmux$748_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1336$334 ($mux).
Removed top 1 bits (of 4) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234 ($add).
Removed top 1 bits (of 8) from port Y of cell toplevel_chip.$flatten\mchip.\design.\transmitter.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:686$152 ($add).
Removed top 1 bits (of 8) from port Y of cell toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403 ($add).
Removed top 1 bits (of 4) from port Y of cell toplevel_chip.$flatten\mchip.\design.\receiver.\bit_unstuff.$add$d07_pemmanou_usb/src/USBHost.v:1525$383 ($add).
Removed top 1 bits (of 2) from wire toplevel_chip.$flatten\mchip.\design.$3\status[1:0].
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:252$26_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:262$44_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:263$46_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:267$52_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:268$54_Y.
Removed top 1 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:273$62_Y.
Removed top 1 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:279$68_Y.
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:284$72_Y.
Removed top 1 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:285$74_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$3\next_state[3:0].
Removed top 28 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1193$285_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1133$265_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1134$266_Y.
Removed top 1 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1138$267_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1146$269_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1147$270_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1148$271_Y.
Removed top 1 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1152$275_Y.
Removed top 2 bits (of 4) from wire toplevel_chip.$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1189$284_Y.
Removed top 2 bits (of 3) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$5\next_state[2:0].
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403_Y.
Removed top 2 bits (of 3) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1638$394_Y.
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1662$411_Y.
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1669$419_Y.
Removed top 1 bits (of 3) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1672$423_Y.
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1676$427_Y.
Removed top 1 bits (of 3) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1679$431_Y.
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1683$435_Y.
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1690$441_Y.
Removed top 25 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1694$445_Y.
Removed top 49 bits (of 64) from wire toplevel_chip.$flatten\mchip.\design.\receiver.\packet_decode.$0\PAYLOAD_accum[63:0].
Removed top 29 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234_Y.
Removed top 29 bits (of 32) from wire toplevel_chip.$flatten\mchip.\design.\transmitter.\bit_stuff.$ternary$d07_pemmanou_usb/src/USBHost.v:955$236_Y.

4.11. Executing PEEPOPT pass (run peephole optimizers).

4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 34 unused wires.
<suppressed ~1 debug messages>

4.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  creating $macc model for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:252$26 ($add).
  creating $macc model for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:254$32 ($add).
  creating $macc model for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:259$40 ($add).
  creating $macc model for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:264$48 ($add).
  creating $macc model for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:269$56 ($add).
  creating $macc model for $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1193$285 ($add).
  creating $macc model for $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1194$288 ($add).
  creating $macc model for $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1195$291 ($add).
  creating $macc model for $flatten\mchip.\design.\receiver.\bit_unstuff.$add$d07_pemmanou_usb/src/USBHost.v:1525$383 ($add).
  creating $macc model for $flatten\mchip.\design.\receiver.\find_sync.$add$d07_pemmanou_usb/src/USBHost.v:1470$373 ($add).
  creating $macc model for $flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403 ($add).
  creating $macc model for $flatten\mchip.\design.\receiver.\wire_in.$add$d07_pemmanou_usb/src/USBHost.v:1431$363 ($add).
  creating $macc model for $flatten\mchip.\design.\receiver.\wire_in.$add$d07_pemmanou_usb/src/USBHost.v:1432$365 ($add).
  creating $macc model for $flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234 ($add).
  creating $macc model for $flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$142 ($sub).
  creating $macc model for $flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$144 ($sub).
  creating $macc model for $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:921$222 ($sub).
  creating $macc model for $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:923$225 ($sub).
  creating $macc model for $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:925$228 ($sub).
  creating $macc model for $flatten\mchip.\design.\transmitter.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:686$152 ($add).
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:686$152.
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:925$228.
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:923$225.
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:921$222.
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$144.
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$142.
  creating $alu model for $macc $flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234.
  creating $alu model for $macc $flatten\mchip.\design.\receiver.\wire_in.$add$d07_pemmanou_usb/src/USBHost.v:1432$365.
  creating $alu model for $macc $flatten\mchip.\design.\receiver.\wire_in.$add$d07_pemmanou_usb/src/USBHost.v:1431$363.
  creating $alu model for $macc $flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403.
  creating $alu model for $macc $flatten\mchip.\design.\receiver.\find_sync.$add$d07_pemmanou_usb/src/USBHost.v:1470$373.
  creating $alu model for $macc $flatten\mchip.\design.\receiver.\bit_unstuff.$add$d07_pemmanou_usb/src/USBHost.v:1525$383.
  creating $alu model for $macc $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1195$291.
  creating $alu model for $macc $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1194$288.
  creating $alu model for $macc $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1193$285.
  creating $alu model for $macc $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:269$56.
  creating $alu model for $macc $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:264$48.
  creating $alu model for $macc $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:259$40.
  creating $alu model for $macc $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:254$32.
  creating $alu model for $macc $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:252$26.
  creating $alu cell for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:252$26: $auto$alumacc.cc:485:replace_alu$1942
  creating $alu cell for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:254$32: $auto$alumacc.cc:485:replace_alu$1945
  creating $alu cell for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:259$40: $auto$alumacc.cc:485:replace_alu$1948
  creating $alu cell for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:264$48: $auto$alumacc.cc:485:replace_alu$1951
  creating $alu cell for $flatten\mchip.\design.\inter.$add$d07_pemmanou_usb/src/USBHost.v:269$56: $auto$alumacc.cc:485:replace_alu$1954
  creating $alu cell for $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1193$285: $auto$alumacc.cc:485:replace_alu$1957
  creating $alu cell for $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1194$288: $auto$alumacc.cc:485:replace_alu$1960
  creating $alu cell for $flatten\mchip.\design.\io_fsm.$add$d07_pemmanou_usb/src/USBHost.v:1195$291: $auto$alumacc.cc:485:replace_alu$1963
  creating $alu cell for $flatten\mchip.\design.\receiver.\bit_unstuff.$add$d07_pemmanou_usb/src/USBHost.v:1525$383: $auto$alumacc.cc:485:replace_alu$1966
  creating $alu cell for $flatten\mchip.\design.\receiver.\find_sync.$add$d07_pemmanou_usb/src/USBHost.v:1470$373: $auto$alumacc.cc:485:replace_alu$1969
  creating $alu cell for $flatten\mchip.\design.\receiver.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:1655$403: $auto$alumacc.cc:485:replace_alu$1972
  creating $alu cell for $flatten\mchip.\design.\receiver.\wire_in.$add$d07_pemmanou_usb/src/USBHost.v:1431$363: $auto$alumacc.cc:485:replace_alu$1975
  creating $alu cell for $flatten\mchip.\design.\receiver.\wire_in.$add$d07_pemmanou_usb/src/USBHost.v:1432$365: $auto$alumacc.cc:485:replace_alu$1978
  creating $alu cell for $flatten\mchip.\design.\transmitter.\bit_stuff.$add$d07_pemmanou_usb/src/USBHost.v:955$234: $auto$alumacc.cc:485:replace_alu$1981
  creating $alu cell for $flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$142: $auto$alumacc.cc:485:replace_alu$1984
  creating $alu cell for $flatten\mchip.\design.\transmitter.\crc.$sub$d07_pemmanou_usb/src/USBHost.v:630$144: $auto$alumacc.cc:485:replace_alu$1987
  creating $alu cell for $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:921$222: $auto$alumacc.cc:485:replace_alu$1990
  creating $alu cell for $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:923$225: $auto$alumacc.cc:485:replace_alu$1993
  creating $alu cell for $flatten\mchip.\design.\transmitter.\encoder.$sub$d07_pemmanou_usb/src/USBHost.v:925$228: $auto$alumacc.cc:485:replace_alu$1996
  creating $alu cell for $flatten\mchip.\design.\transmitter.\fsm.$add$d07_pemmanou_usb/src/USBHost.v:686$152: $auto$alumacc.cc:485:replace_alu$1999
  created 20 $alu and 0 $macc cells.

4.14. Executing SHARE pass (SAT-based resource sharing).

4.15. Executing OPT pass (performing simple optimizations).

4.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.15.6. Executing OPT_DFF pass (perform DFF optimizations).

4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.15.9. Rerunning OPT passes. (Maybe there is more to do..)

4.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

4.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New ctrl vector for $pmux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1403: { $flatten\mchip.\design.\transmitter.\fsm.$procmux$1201_CMP $auto$opt_reduce.cc:134:opt_pmux$2003 $flatten\mchip.\design.\transmitter.\fsm.$procmux$1198_CMP $flatten\mchip.\design.\transmitter.\fsm.$procmux$1196_CMP $flatten\mchip.\design.\transmitter.\fsm.$procmux$1195_CMP $flatten\mchip.\design.\transmitter.\fsm.$procmux$1197_CMP $flatten\mchip.\design.\transmitter.\fsm.$procmux$1194_CMP }
  Optimizing cells in module \toplevel_chip.
Performed a total of 1 changes.

4.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.15.13. Executing OPT_DFF pass (perform DFF optimizations).

4.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.15.16. Rerunning OPT passes. (Maybe there is more to do..)

4.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

4.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.15.20. Executing OPT_DFF pass (perform DFF optimizations).

4.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.15.23. Finished OPT passes. (There is nothing left to do.)

4.16. Executing MEMORY pass.

4.16.1. Executing OPT_MEM pass (optimize memories).
toplevel_chip.$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490: removing const-0 lane 3
Performed a total of 1 transformations.

4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490'[0] in module `\toplevel_chip': no output FF found.
Checking read port address `$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490'[0] in module `\toplevel_chip': no address FF found.

4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.18. Executing OPT pass (performing simple optimizations).

4.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~177 debug messages>

4.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$1865 ($adffe) from module toplevel_chip.

4.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 15 unused cells and 113 unused wires.
<suppressed ~26 debug messages>

4.18.5. Rerunning OPT passes. (Removed registers in this run.)

4.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.18.8. Executing OPT_DFF pass (perform DFF optimizations).

4.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.18.10. Finished fast OPT passes.

4.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490 in module \toplevel_chip:
  created 8 $dff cells and 0 static cells of width 3.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

4.20. Executing OPT pass (performing simple optimizations).

4.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

4.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][2][2]$2047:
      Old ports: A=3'100, B=3'101, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$a$2039
      New ports: A=1'0, B=1'1, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$a$2039 [0]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$a$2039 [2:1] = 2'10
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][2][1]$2044:
      Old ports: A=3'010, B=3'011, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$b$2037
      New ports: A=1'0, B=1'1, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$b$2037 [0]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$b$2037 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][2][0]$2041:
      Old ports: A=3'000, B=3'001, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036
      New ports: A=1'0, B=1'1, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036 [0]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][2][3]$2050:
      Old ports: A=3'110, B=3'111, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$b$2040
      New ports: A=1'0, B=1'1, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$b$2040 [0]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$b$2040 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$procmux$1527:
      Old ports: A={ 1'0 $flatten\mchip.\design.\inter.$auto$proc_rom.cc:149:do_switch$489 [2:0] }, B=4'0000, Y=$flatten\mchip.\design.\inter.$3\next_state[3:0]
      New ports: A=$flatten\mchip.\design.\inter.$auto$proc_rom.cc:149:do_switch$489 [2:0], B=3'000, Y=$flatten\mchip.\design.\inter.$3\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\inter.$3\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30:
      Old ports: A=2'10, B=2'00, Y=$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30_Y [1]
      New connections: $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:263$46:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$1911 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1911 [0]
      New connections: $auto$wreduce.cc:461:run$1911 [1] = $auto$wreduce.cc:461:run$1911 [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:268$54:
      Old ports: A=3'100, B=3'000, Y=$auto$wreduce.cc:461:run$1913 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1913 [2]
      New connections: $auto$wreduce.cc:461:run$1913 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:273$62:
      Old ports: A=3'101, B=3'000, Y=$auto$wreduce.cc:461:run$1914 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1914 [0]
      New connections: $auto$wreduce.cc:461:run$1914 [2:1] = { $auto$wreduce.cc:461:run$1914 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:279$68:
      Old ports: A=3'110, B=3'000, Y=$auto$wreduce.cc:461:run$1915 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1915 [1]
      New connections: { $auto$wreduce.cc:461:run$1915 [2] $auto$wreduce.cc:461:run$1915 [0] } = { $auto$wreduce.cc:461:run$1915 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:285$74:
      Old ports: A=3'111, B=3'000, Y=$auto$wreduce.cc:461:run$1917 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1917 [0]
      New connections: $auto$wreduce.cc:461:run$1917 [2:1] = { $auto$wreduce.cc:461:run$1917 [0] $auto$wreduce.cc:461:run$1917 [0] }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$1005:
      Old ports: A={ 2'00 $auto$wreduce.cc:461:run$1918 [1:0] }, B=4'0001, Y=$flatten\mchip.\design.\io_fsm.$2\next_state[3:0]
      New ports: A=$auto$wreduce.cc:461:run$1918 [1:0], B=2'01, Y=$flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [1:0]
      New connections: $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$855:
      Old ports: A=4'0000, B=4'1010, Y=$flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0] [1]
      New connections: { $flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0] [3:2] $flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0] [0] } = { $flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0] [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$922:
      Old ports: A=4'0111, B={ 1'0 $auto$wreduce.cc:461:run$1926 [2:0] }, Y=$flatten\mchip.\design.\io_fsm.$9\next_state[3:0]
      New ports: A=3'111, B=$auto$wreduce.cc:461:run$1926 [2:0], Y=$flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$932:
      Old ports: A=4'0000, B={ 1'0 $auto$wreduce.cc:461:run$1926 [2:0] }, Y=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0]
      New ports: A=3'000, B=$auto$wreduce.cc:461:run$1926 [2:0], Y=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$950:
      Old ports: A=4'0011, B={ 1'0 $auto$wreduce.cc:461:run$1922 [2:0] }, Y=$flatten\mchip.\design.\io_fsm.$6\next_state[3:0]
      New ports: A=3'011, B=$auto$wreduce.cc:461:run$1922 [2:0], Y=$flatten\mchip.\design.\io_fsm.$6\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\io_fsm.$6\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$964:
      Old ports: A=4'0101, B={ 1'0 $auto$wreduce.cc:461:run$1922 [2:0] }, Y=$flatten\mchip.\design.\io_fsm.$5\next_state[3:0]
      New ports: A=3'101, B=$auto$wreduce.cc:461:run$1922 [2:0], Y=$flatten\mchip.\design.\io_fsm.$5\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\io_fsm.$5\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$989:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:461:run$1918 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1918 [1]
      New connections: $auto$wreduce.cc:461:run$1918 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1133$265:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:461:run$1920 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1920 [1]
      New connections: $auto$wreduce.cc:461:run$1920 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1134$266:
      Old ports: A=3'010, B=3'100, Y=$auto$wreduce.cc:461:run$1921 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$1921 [2:1]
      New connections: $auto$wreduce.cc:461:run$1921 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1138$267:
      Old ports: A=3'110, B=3'000, Y=$auto$wreduce.cc:461:run$1922 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1922 [1]
      New connections: { $auto$wreduce.cc:461:run$1922 [2] $auto$wreduce.cc:461:run$1922 [0] } = { $auto$wreduce.cc:461:run$1922 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1146$269:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:461:run$1923 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1923 [0]
      New connections: $auto$wreduce.cc:461:run$1923 [1] = $auto$wreduce.cc:461:run$1923 [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1147$270:
      Old ports: A=3'101, B=3'000, Y=$auto$wreduce.cc:461:run$1924 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1924 [0]
      New connections: $auto$wreduce.cc:461:run$1924 [2:1] = { $auto$wreduce.cc:461:run$1924 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1148$271:
      Old ports: A=3'110, B=3'011, Y=$auto$wreduce.cc:461:run$1925 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$1925 [2] $auto$wreduce.cc:461:run$1925 [0] }
      New connections: $auto$wreduce.cc:461:run$1925 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1152$275:
      Old ports: A=3'100, B=3'000, Y=$auto$wreduce.cc:461:run$1926 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1926 [2]
      New connections: $auto$wreduce.cc:461:run$1926 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1171$281:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1171$281_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1171$281_Y [3]
      New connections: $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1171$281_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1189$284:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:461:run$1927 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1927 [1]
      New connections: $auto$wreduce.cc:461:run$1927 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311:
      Old ports: A=2'00, B=2'11, Y=$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [0]
      New connections: $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [1] = $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$642:
      Old ports: A={ 2'11 $auto$wreduce.cc:461:run$1928 [0] }, B=3'011, Y=$flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0]
      New ports: A={ 1'1 $auto$wreduce.cc:461:run$1928 [0] }, B=2'01, Y={ $flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0] [2] $flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0] [0] }
      New connections: $flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1658$407:
      Old ports: A=3'010, B=3'100, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1658$407_Y
      New ports: A=2'01, B=2'10, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1658$407_Y [2:1]
      New connections: $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1658$407_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1665$415:
      Old ports: A=3'011, B=3'101, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1665$415_Y
      New ports: A=2'01, B=2'10, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1665$415_Y [2:1]
      New connections: $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1665$415_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1672$423:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:461:run$1933 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$1933 [1]
      New connections: $auto$wreduce.cc:461:run$1933 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1686$437:
      Old ports: A=3'110, B=3'000, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1686$437_Y
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1686$437_Y [1]
      New connections: { $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1686$437_Y [2] $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1686$437_Y [0] } = { $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1686$437_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1693$442:
      Old ports: A=3'111, B=3'000, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1693$442_Y
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1693$442_Y [0]
      New connections: $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1693$442_Y [2:1] = { $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1693$442_Y [0] $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1693$442_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1729$450:
      Old ports: A=2'10, B=2'00, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1729$450_Y
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1729$450_Y [1]
      New connections: $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1729$450_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1739$451:
      Old ports: A=2'11, B=2'00, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1739$451_Y
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1739$451_Y [0]
      New connections: $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1739$451_Y [1] = $flatten\mchip.\design.\receiver.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1739$451_Y [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$procmux$784:
      Old ports: A=3'011, B=3'100, Y=$flatten\mchip.\design.\rw_fsm.$7\next_state[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\mchip.\design.\rw_fsm.$7\next_state[2:0] [2] $flatten\mchip.\design.\rw_fsm.$7\next_state[2:0] [0] }
      New connections: $flatten\mchip.\design.\rw_fsm.$7\next_state[2:0] [1] = $flatten\mchip.\design.\rw_fsm.$7\next_state[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$procmux$815:
      Old ports: A={ 1'0 $flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [1:0] }, B=3'000, Y=$flatten\mchip.\design.\rw_fsm.$4\next_state[2:0]
      New ports: A=$flatten\mchip.\design.\rw_fsm.$5\next_state[2:0] [1:0], B=2'00, Y=$flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [1:0]
      New connections: $flatten\mchip.\design.\rw_fsm.$4\next_state[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$procmux$825:
      Old ports: A=2'00, B=2'11, Y=$flatten\mchip.\design.\rw_fsm.$3\next_state[2:0] [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\design.\rw_fsm.$3\next_state[2:0] [0]
      New connections: $flatten\mchip.\design.\rw_fsm.$3\next_state[2:0] [1] = $flatten\mchip.\design.\rw_fsm.$3\next_state[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$procmux$838:
      Old ports: A={ 1'0 $flatten\mchip.\design.\rw_fsm.$3\next_state[2:0] [1:0] }, B=3'001, Y=$flatten\mchip.\design.\rw_fsm.$2\next_state[2:0]
      New ports: A=$flatten\mchip.\design.\rw_fsm.$3\next_state[2:0] [1:0], B=2'01, Y=$flatten\mchip.\design.\rw_fsm.$2\next_state[2:0] [1:0]
      New connections: $flatten\mchip.\design.\rw_fsm.$2\next_state[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1336$334:
      Old ports: A=2'10, B=2'00, Y=$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1336$334_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1336$334_Y [1]
      New connections: $flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1336$334_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1344$336:
      Old ports: A=3'100, B=3'000, Y=$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1344$336_Y
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1344$336_Y [2]
      New connections: $flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1344$336_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1354$340:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B={ \mchip.design.inter.mempage_reg 48'000000000000000000000000000000000000000000000000 }, Y=$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1354$340_Y
      New ports: A=16'0000000000000000, B=\mchip.design.inter.mempage_reg, Y=$flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1354$340_Y [63:48]
      New connections: $flatten\mchip.\design.\rw_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1354$340_Y [47:0] = 48'000000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1361:
      Old ports: A=2'11, B=2'01, Y=$flatten\mchip.\design.\transmitter.\fsm.$4\next_state[2:0] [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\transmitter.\fsm.$4\next_state[2:0] [1]
      New connections: $flatten\mchip.\design.\transmitter.\fsm.$4\next_state[2:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:703$164:
      Old ports: A=3'011, B=3'100, Y=$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:703$164_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:703$164_Y [2] $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:703$164_Y [0] }
      New connections: $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:703$164_Y [1] = $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:703$164_Y [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:710$172:
      Old ports: A=2'00, B=2'11, Y=$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:710$172_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:710$172_Y [0]
      New connections: $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:710$172_Y [1] = $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:710$172_Y [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:731$194:
      Old ports: A=3'111, B=3'000, Y=$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:731$194_Y
      New ports: A=1'1, B=1'0, Y=$flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:731$194_Y [0]
      New connections: $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:731$194_Y [2:1] = { $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:731$194_Y [0] $flatten\mchip.\design.\transmitter.\fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:731$194_Y [0] }
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$2038:
      Old ports: A=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$a$2039, B=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$b$2040, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$b$2034
      New ports: A={ 1'0 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$a$2039 [0] }, B={ 1'1 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$b$2040 [0] }, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$b$2034 [1:0]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$b$2034 [2] = 1'1
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$2035:
      Old ports: A=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036, B=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$b$2037, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033
      New ports: A={ 1'0 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036 [0] }, B={ 1'1 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$b$2037 [0] }, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [1:0]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\inter.$procmux$1542:
      Old ports: A=4'0000, B=$flatten\mchip.\design.\inter.$3\next_state[3:0], Y=$flatten\mchip.\design.\inter.$2\next_state[3:0]
      New ports: A=3'000, B=$flatten\mchip.\design.\inter.$3\next_state[3:0] [2:0], Y=$flatten\mchip.\design.\inter.$2\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\inter.$2\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$868:
      Old ports: A=$flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0], B=4'0010, Y=$flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0]
      New ports: A={ $flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0] [1] $flatten\mchip.\design.\io_fsm.$3\PID_to_sender[3:0] [1] }, B=2'01, Y={ $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] [3] $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] [1] }
      New connections: { $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] [2] $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] [0] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$922:
      Old ports: A=3'111, B=$auto$wreduce.cc:461:run$1926 [2:0], Y=$flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [2:0]
      New ports: A=2'11, B={ $auto$wreduce.cc:461:run$1926 [2] 1'0 }, Y={ $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [2] $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [0] }
      New connections: $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [1] = $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$932:
      Old ports: A=3'000, B=$auto$wreduce.cc:461:run$1926 [2:0], Y=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [2:0]
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$1926 [2], Y=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [2]
      New connections: $flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$940:
      Old ports: A=$flatten\mchip.\design.\io_fsm.$9\next_state[3:0], B=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0], Y=$flatten\mchip.\design.\io_fsm.$7\next_state[3:0]
      New ports: A=$flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [2:0], B=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [2:0], Y=$flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$976:
      Old ports: A=$flatten\mchip.\design.\io_fsm.$6\next_state[3:0], B=$flatten\mchip.\design.\io_fsm.$5\next_state[3:0], Y=$flatten\mchip.\design.\io_fsm.$4\next_state[3:0]
      New ports: A=$flatten\mchip.\design.\io_fsm.$6\next_state[3:0] [2:0], B=$flatten\mchip.\design.\io_fsm.$5\next_state[3:0] [2:0], Y=$flatten\mchip.\design.\io_fsm.$4\next_state[3:0] [2:0]
      New connections: $flatten\mchip.\design.\io_fsm.$4\next_state[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\receiver.\fsm.$procmux$659:
      Old ports: A=$flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0], B=3'010, Y=$flatten\mchip.\design.\receiver.\fsm.$3\next_state[2:0]
      New ports: A={ $flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0] [2] $flatten\mchip.\design.\receiver.\fsm.$4\next_state[2:0] [0] }, B=2'00, Y={ $flatten\mchip.\design.\receiver.\fsm.$3\next_state[2:0] [2] $flatten\mchip.\design.\receiver.\fsm.$3\next_state[2:0] [0] }
      New connections: $flatten\mchip.\design.\receiver.\fsm.$3\next_state[2:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\rw_fsm.$procmux$794:
      Old ports: A=$flatten\mchip.\design.\rw_fsm.$7\next_state[2:0], B=3'000, Y=$flatten\mchip.\design.\rw_fsm.$6\next_state[2:0]
      New ports: A={ $flatten\mchip.\design.\rw_fsm.$7\next_state[2:0] [2] $flatten\mchip.\design.\rw_fsm.$7\next_state[2:0] [0] }, B=2'00, Y={ $flatten\mchip.\design.\rw_fsm.$6\next_state[2:0] [2] $flatten\mchip.\design.\rw_fsm.$6\next_state[2:0] [0] }
      New connections: $flatten\mchip.\design.\rw_fsm.$6\next_state[2:0] [1] = $flatten\mchip.\design.\rw_fsm.$6\next_state[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\transmitter.\fsm.$procmux$1377:
      Old ports: A={ 1'1 $flatten\mchip.\design.\transmitter.\fsm.$4\next_state[2:0] [1:0] }, B=3'011, Y=$flatten\mchip.\design.\transmitter.\fsm.$3\next_state[2:0]
      New ports: A={ 1'1 $flatten\mchip.\design.\transmitter.\fsm.$4\next_state[2:0] [1] }, B=2'01, Y=$flatten\mchip.\design.\transmitter.\fsm.$3\next_state[2:0] [2:1]
      New connections: $flatten\mchip.\design.\transmitter.\fsm.$3\next_state[2:0] [0] = 1'1
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $pmux cell $flatten\mchip.\design.\inter.$procmux$1547:
      Old ports: A=4'0000, B={ $flatten\mchip.\design.\inter.$2\next_state[3:0] 2'00 $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30_Y [1:0] 3'000 $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:258$38_Y [0] 2'00 $auto$wreduce.cc:461:run$1911 [1:0] 1'0 $auto$wreduce.cc:461:run$1913 [2:0] 1'0 $auto$wreduce.cc:461:run$1914 [2:0] 1'0 $auto$wreduce.cc:461:run$1915 [2:0] 1'0 $auto$wreduce.cc:461:run$1917 [2:0] }, Y=\mchip.design.inter.next_state
      New ports: A=3'000, B={ $flatten\mchip.\design.\inter.$2\next_state[3:0] [2:0] 1'0 $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:253$30_Y [1] 3'000 $flatten\mchip.\design.\inter.$ternary$d07_pemmanou_usb/src/USBHost.v:258$38_Y [0] 1'0 $auto$wreduce.cc:461:run$1911 [0] $auto$wreduce.cc:461:run$1911 [0] $auto$wreduce.cc:461:run$1913 [2] 2'00 $auto$wreduce.cc:461:run$1914 [0] 1'0 $auto$wreduce.cc:461:run$1914 [0] $auto$wreduce.cc:461:run$1915 [1] $auto$wreduce.cc:461:run$1915 [1] 1'0 $auto$wreduce.cc:461:run$1917 [0] $auto$wreduce.cc:461:run$1917 [0] $auto$wreduce.cc:461:run$1917 [0] }, Y=\mchip.design.inter.next_state [2:0]
      New connections: \mchip.design.inter.next_state [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$1010:
      Old ports: A=4'0000, B={ $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] 2'00 $auto$wreduce.cc:461:run$1920 [1:0] 1'0 $auto$wreduce.cc:461:run$1921 [2:0] $flatten\mchip.\design.\io_fsm.$4\next_state[3:0] 2'01 $auto$wreduce.cc:461:run$1923 [1:0] 1'0 $auto$wreduce.cc:461:run$1924 [2:0] 1'0 $auto$wreduce.cc:461:run$1925 [2:0] $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] }, Y=\mchip.design.io_fsm.next_state
      New ports: A=3'000, B={ 1'0 $flatten\mchip.\design.\io_fsm.$2\next_state[3:0] [1:0] 1'0 $auto$wreduce.cc:461:run$1920 [1] 1'1 $auto$wreduce.cc:461:run$1921 [2:1] 1'0 $flatten\mchip.\design.\io_fsm.$4\next_state[3:0] [2:0] 1'1 $auto$wreduce.cc:461:run$1923 [0] $auto$wreduce.cc:461:run$1923 [0] $auto$wreduce.cc:461:run$1924 [0] 1'0 $auto$wreduce.cc:461:run$1924 [0] $auto$wreduce.cc:461:run$1925 [2] 1'1 $auto$wreduce.cc:461:run$1925 [0] $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [2:0] }, Y=\mchip.design.io_fsm.next_state [2:0]
      New connections: \mchip.design.io_fsm.next_state [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$878:
      Old ports: A=4'0000, B={ $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1171$281_Y 6'100100 $auto$wreduce.cc:461:run$1927 [1:0] $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] 14'00110010101000 $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [1:0] }, Y=\mchip.design.transmitter.encoder.PID
      New ports: A=3'000, B={ $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1171$281_Y [3] 6'011010 $auto$wreduce.cc:461:run$1927 [1] 1'1 $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] [3] $flatten\mchip.\design.\io_fsm.$2\PID_to_sender[3:0] [1] 11'00110101100 $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [0] $flatten\mchip.\design.\io_fsm.$ternary$d07_pemmanou_usb/src/USBHost.v:1240$311_Y [0] }, Y={ \mchip.design.transmitter.encoder.PID [3] \mchip.design.transmitter.encoder.PID [1:0] }
      New connections: \mchip.design.transmitter.encoder.PID [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\design.\io_fsm.$procmux$940:
      Old ports: A=$flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [2:0], B=$flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [2:0], Y=$flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [2:0]
      New ports: A={ $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [2] $flatten\mchip.\design.\io_fsm.$9\next_state[3:0] [0] }, B={ $flatten\mchip.\design.\io_fsm.$8\next_state[3:0] [2] 1'0 }, Y={ $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [2] $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [0] }
      New connections: $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [1] = $flatten\mchip.\design.\io_fsm.$7\next_state[3:0] [0]
  Optimizing cells in module \toplevel_chip.
Performed a total of 62 changes.

4.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\mchip.\design.\io_fsm.$procmux$888 in front of them:
        $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1238$307
        $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1197$292

    Found cells that share an operand and can be merged by moving the $pmux $flatten\mchip.\design.\io_fsm.$procmux$888 in front of them:
        $flatten\mchip.\design.\io_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1211$296
        $flatten\mchip.\design.\io_fsm.$ne$d07_pemmanou_usb/src/USBHost.v:1179$282

4.20.7. Executing OPT_DFF pass (perform DFF optimizations).

4.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~28 debug messages>

4.20.10. Rerunning OPT passes. (Maybe there is more to do..)

4.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

4.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$2054:
      Old ports: A=3'011, B=3'111, Y=$auto$rtlil.cc:2560:Pmux$2055
      New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2560:Pmux$2055 [2]
      New connections: $auto$rtlil.cc:2560:Pmux$2055 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$2057:
      Old ports: A=3'001, B=3'100, Y=$auto$rtlil.cc:2560:Pmux$2058
      New ports: A=2'01, B=2'10, Y={ $auto$rtlil.cc:2560:Pmux$2058 [2] $auto$rtlil.cc:2560:Pmux$2058 [0] }
      New connections: $auto$rtlil.cc:2560:Pmux$2058 [1] = 1'0
    New ctrl vector for $pmux cell $flatten\mchip.\design.\io_fsm.$procmux$888: { $auto$opt_reduce.cc:134:opt_pmux$2062 $auto$opt_reduce.cc:134:opt_pmux$2060 }
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$2032:
      Old ports: A={ 1'0 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [1:0] }, B={ 1'1 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [1:0] }, Y=$flatten\mchip.\design.\inter.$auto$proc_rom.cc:149:do_switch$489 [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\design.\inter.$auto$proc_rom.cc:149:do_switch$489 [2]
      New connections: $flatten\mchip.\design.\inter.$auto$proc_rom.cc:149:do_switch$489 [1:0] = $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][1]$2038:
      Old ports: A={ 1'0 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036 [0] }, B={ 1'1 $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][1][0]$a$2036 [0] }, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [1]
      New connections: $memory$flatten\mchip.\design.\inter.$auto$proc_rom.cc:150:do_switch$490$rdmux[0][0][0]$a$2033 [0] = \io_in [6]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2059: { $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$313_Y $flatten\mchip.\design.\io_fsm.$eq$d07_pemmanou_usb/src/USBHost.v:1254$314_Y $flatten\mchip.\design.\io_fsm.$procmux$1012_CMP }
  Optimizing cells in module \toplevel_chip.
Performed a total of 6 changes.

4.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.20.14. Executing OPT_SHARE pass.

4.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $flatten\mchip.\design.\inter.$procdff$1665 ($adff) from module toplevel_chip.
Setting constant 0-bit at position 3 on $flatten\mchip.\design.\io_fsm.$procdff$1642 ($adff) from module toplevel_chip.

4.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

4.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~5 debug messages>

4.20.18. Rerunning OPT passes. (Maybe there is more to do..)

4.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

4.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.20.22. Executing OPT_SHARE pass.

4.20.23. Executing OPT_DFF pass (perform DFF optimizations).

4.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.20.26. Rerunning OPT passes. (Maybe there is more to do..)

4.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

4.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

4.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

4.20.30. Executing OPT_SHARE pass.

4.20.31. Executing OPT_DFF pass (perform DFF optimizations).

4.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

4.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

4.20.34. Finished OPT passes. (There is nothing left to do.)

4.21. Executing TECHMAP pass (map to technology primitives).

4.21.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$5d37c9676d77ab033e85de89a3261885cba80ce3\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$e1315d5acb461a412426e33a80ee551cb676987f\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$a473f4770a4b60111e9e52de7ee27405c26ecd63\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_90_alu for cells of type $alu.
Using template $paramod$constmap:4e9e5ee1156db721f30ed0be46b0ee8c9d5c14b3$paramod$b32b487a6d6ce7ea3d89035eb510642d99cfec73\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ace65afedd5f6a6849996376b6c02262a5f23eb\_90_alu for cells of type $alu.
Using template $paramod$constmap:4ce4dd6e10543adc4ee9ced0f0bd4a7d2e43c459$paramod$13a4ec2ddcd690d788fd1dfc925e8814f0966ce8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $or.
Using template $paramod$9b068a3f4468c7b15193a17d454654d1b2560530\_90_alu for cells of type $alu.
Using template $paramod$constmap:cc4b7ed1723fdfb5120cbe807695a7d153e785cd$paramod$b2aeca7619d8ea50cf753f5aed21b4f8994eab01\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$9e8c19db10db5b8954224cafa0587db20bab09bd\_90_alu for cells of type $alu.
Using template $paramod$constmap:9a1a35c97d9654fa9d9369b547896d00c354048f$paramod$dd1054b1f60b86c1698e81c775da5bb39ec05dfb\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$b76f0c7d813c9b9e201e1c450cfd00106058a636\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:a2afd12071f3a2da6afcb0cd3bd99edc7952fe11$paramod$390f13ba1ee8dbb962f1fe0219c93dbf52c4128c\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
Creating constmapped module `$paramod$constmap:5ad3f6e56da048d8b5e9df6516b03acaff325865$paramod$b2aeca7619d8ea50cf753f5aed21b4f8994eab01\_90_shift_shiftx'.

4.21.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5ad3f6e56da048d8b5e9df6516b03acaff325865$paramod$b2aeca7619d8ea50cf753f5aed21b4f8994eab01\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3228.
    dead port 2/2 on $mux $procmux$3222.
    dead port 2/2 on $mux $procmux$3216.
    dead port 2/2 on $mux $procmux$3210.
Removed 4 multiplexer ports.
<suppressed ~1284 debug messages>

4.21.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5ad3f6e56da048d8b5e9df6516b03acaff325865$paramod$b2aeca7619d8ea50cf753f5aed21b4f8994eab01\_90_shift_shiftx.
<suppressed ~6 debug messages>
Removed 5 unused cells and 15 unused wires.
Using template $paramod$constmap:5ad3f6e56da048d8b5e9df6516b03acaff325865$paramod$b2aeca7619d8ea50cf753f5aed21b4f8994eab01\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$a9f023b7f9387cc24984a8fa4722169e6d5f74aa\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
No more expansions possible.
<suppressed ~1895 debug messages>

4.22. Executing OPT pass (performing simple optimizations).

4.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~3334 debug messages>

4.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~1185 debug messages>
Removed a total of 395 cells.

4.22.3. Executing OPT_DFF pass (perform DFF optimizations).

4.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 1692 unused cells and 2039 unused wires.
<suppressed ~1699 debug messages>

4.22.5. Finished fast OPT passes.

4.23. Executing ABC pass (technology mapping using ABC).

4.23.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Replacing 114 occurrences of constant undef bits with constant zero bits
Breaking loop using new signal $abcloop$11044: \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [127]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [126]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [125]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [124]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [123]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [122]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [121]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [120]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [119]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [118]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [117]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [116]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [115]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [114]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [113]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [112]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [111]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [110]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [109]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [108]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [107]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [106]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [105]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [104]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [103]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [102]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [101]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [100]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [99]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [98]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [97]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [96]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [95]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [94]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [93]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [92]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [91]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [90]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [89]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [88]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [87]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [86]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [85]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [84]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [83]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [82]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [81]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [80]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [79]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [78]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [77]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [76]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [75]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [74]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [73]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [72]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [71]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [70]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [69]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [68]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [67]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [66]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [65]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$752.B [64]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$843.B [10]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$747.B [0]
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$logic_and$d07_pemmanou_usb/src/USBHost.v:1330$333_Y
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$764.B [1]
                                               \mchip.design.rw_fsm.txn_done -> \mchip.design.rw_fsm.txn_error
                                               \mchip.design.rw_fsm.txn_done -> $flatten\mchip.\design.\rw_fsm.$procmux$776.B_AND_S [0]
Extracted 2662 gates and 2956 wires to a netlist network with 291 inputs and 136 outputs.

4.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       83
ABC RESULTS:              NAND cells:       52
ABC RESULTS:               AND cells:      137
ABC RESULTS:               NOR cells:       58
ABC RESULTS:               MUX cells:      151
ABC RESULTS:            ANDNOT cells:      889
ABC RESULTS:               XOR cells:       37
ABC RESULTS:             ORNOT cells:      141
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:                OR cells:      893
ABC RESULTS:        internal signals:     2529
ABC RESULTS:           input signals:      291
ABC RESULTS:          output signals:      136
Removing temp directory.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~253 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.3. Executing OPT_DFF pass (perform DFF optimizations).

4.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 5 unused cells and 1263 unused wires.
<suppressed ~171 debug messages>

4.24.5. Finished fast OPT passes.

4.25. Executing HIERARCHY pass (managing design hierarchy).

4.25.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

4.25.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

4.26. Printing statistics.

=== toplevel_chip ===

   Number of wires:               2565
   Number of wire bits:           4544
   Number of public wires:         176
   Number of public wire bits:    2155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2868
     $_ANDNOT_                     888
     $_AND_                        137
     $_DFFE_PP0N_                  136
     $_DFFE_PP0P_                  188
     $_DFFE_PP1P_                   43
     $_DFF_PP0_                     44
     $_DFF_PP1_                      2
     $_MUX_                        151
     $_NAND_                        52
     $_NOR_                         58
     $_NOT_                         78
     $_ORNOT_                      140
     $_OR_                         893
     $_XNOR_                        21
     $_XOR_                         37

4.27. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: found logic loop in module toplevel_chip:
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11172 ($_NOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11176 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11180 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11184 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11195 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11201 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11212 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11217 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11218 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11219 ($_AND_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11220 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11221 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11222 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11223 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11382 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11383 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11384 ($_ANDNOT_)
    wire $abc$11043$new_n555
    wire $abc$11043$new_n559
    wire $abc$11043$new_n563
    wire $abc$11043$new_n567
    wire $abc$11043$new_n578
    wire $abc$11043$new_n595
    wire $abc$11043$new_n600
    wire $abc$11043$new_n601
    wire $abc$11043$new_n602
    wire $abc$11043$new_n603
    wire $abc$11043$new_n604
    wire $abc$11043$new_n605
    wire $abc$11043$new_n765
    wire $abc$11043$new_n766
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Warning: found logic loop in module toplevel_chip:
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11175 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11176 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11180 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11184 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11195 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11201 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11212 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11217 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11218 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11219 ($_AND_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11220 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11221 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11222 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11223 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11382 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11383 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11384 ($_ANDNOT_)
    wire $abc$11043$new_n558
    wire $abc$11043$new_n559
    wire $abc$11043$new_n563
    wire $abc$11043$new_n567
    wire $abc$11043$new_n578
    wire $abc$11043$new_n595
    wire $abc$11043$new_n600
    wire $abc$11043$new_n601
    wire $abc$11043$new_n602
    wire $abc$11043$new_n603
    wire $abc$11043$new_n604
    wire $abc$11043$new_n605
    wire $abc$11043$new_n765
    wire $abc$11043$new_n766
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Warning: found logic loop in module toplevel_chip:
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11203 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11206 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11207 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11210 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11211 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11212 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11217 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11218 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11219 ($_AND_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11220 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11221 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11222 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11223 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11382 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11383 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11384 ($_ANDNOT_)
    wire $abc$11043$new_n586
    wire $abc$11043$new_n589
    wire $abc$11043$new_n590
    wire $abc$11043$new_n593
    wire $abc$11043$new_n595
    wire $abc$11043$new_n600
    wire $abc$11043$new_n601
    wire $abc$11043$new_n602
    wire $abc$11043$new_n603
    wire $abc$11043$new_n604
    wire $abc$11043$new_n605
    wire $abc$11043$new_n765
    wire $abc$11043$new_n766
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
Found and reported 3 problems.

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing ASYNC2SYNC pass.
Replacing toplevel_chip.$auto$ff.cc:266:slice$2230 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\nrzi.$0\cur_value[0:0], Q=\mchip.design.transmitter.nrzi.cur_value
Replacing toplevel_chip.$auto$ff.cc:266:slice$2705 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.count_next [0], Q=\mchip.design.inter.count [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2706 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.count_next [1], Q=\mchip.design.inter.count [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2707 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.count_next [2], Q=\mchip.design.inter.count [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2708 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.count_next [3], Q=\mchip.design.inter.count [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2729 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [0], Q=\mchip.design.inter.data_in_reg [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2730 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [1], Q=\mchip.design.inter.data_in_reg [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2731 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [2], Q=\mchip.design.inter.data_in_reg [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2732 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [3], Q=\mchip.design.inter.data_in_reg [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2733 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [4], Q=\mchip.design.inter.data_in_reg [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2734 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [5], Q=\mchip.design.inter.data_in_reg [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2735 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [6], Q=\mchip.design.inter.data_in_reg [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2736 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [7], Q=\mchip.design.inter.data_in_reg [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2737 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [8], Q=\mchip.design.inter.data_in_reg [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2738 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [9], Q=\mchip.design.inter.data_in_reg [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2739 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [10], Q=\mchip.design.inter.data_in_reg [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2740 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [11], Q=\mchip.design.inter.data_in_reg [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2741 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [12], Q=\mchip.design.inter.data_in_reg [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2742 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [13], Q=\mchip.design.inter.data_in_reg [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2743 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [14], Q=\mchip.design.inter.data_in_reg [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2744 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [15], Q=\mchip.design.inter.data_in_reg [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2745 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [16], Q=\mchip.design.inter.data_in_reg [16]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2746 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [17], Q=\mchip.design.inter.data_in_reg [17]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2747 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [18], Q=\mchip.design.inter.data_in_reg [18]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2748 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [19], Q=\mchip.design.inter.data_in_reg [19]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2749 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [20], Q=\mchip.design.inter.data_in_reg [20]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2750 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [21], Q=\mchip.design.inter.data_in_reg [21]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2751 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [22], Q=\mchip.design.inter.data_in_reg [22]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2752 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [23], Q=\mchip.design.inter.data_in_reg [23]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2753 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [24], Q=\mchip.design.inter.data_in_reg [24]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2754 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [25], Q=\mchip.design.inter.data_in_reg [25]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2755 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [26], Q=\mchip.design.inter.data_in_reg [26]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2756 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [27], Q=\mchip.design.inter.data_in_reg [27]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2757 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [28], Q=\mchip.design.inter.data_in_reg [28]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2758 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [29], Q=\mchip.design.inter.data_in_reg [29]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2759 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [30], Q=\mchip.design.inter.data_in_reg [30]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2760 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [31], Q=\mchip.design.inter.data_in_reg [31]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2761 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [32], Q=\mchip.design.inter.data_in_reg [32]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2762 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [33], Q=\mchip.design.inter.data_in_reg [33]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2763 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [34], Q=\mchip.design.inter.data_in_reg [34]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2764 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [35], Q=\mchip.design.inter.data_in_reg [35]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2765 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [36], Q=\mchip.design.inter.data_in_reg [36]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2766 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [37], Q=\mchip.design.inter.data_in_reg [37]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2767 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [38], Q=\mchip.design.inter.data_in_reg [38]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2768 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [39], Q=\mchip.design.inter.data_in_reg [39]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2769 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [40], Q=\mchip.design.inter.data_in_reg [40]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2770 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [41], Q=\mchip.design.inter.data_in_reg [41]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2771 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [42], Q=\mchip.design.inter.data_in_reg [42]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2772 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [43], Q=\mchip.design.inter.data_in_reg [43]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2773 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [44], Q=\mchip.design.inter.data_in_reg [44]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2774 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [45], Q=\mchip.design.inter.data_in_reg [45]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2775 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [46], Q=\mchip.design.inter.data_in_reg [46]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2776 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [47], Q=\mchip.design.inter.data_in_reg [47]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2777 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [48], Q=\mchip.design.inter.data_in_reg [48]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2778 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [49], Q=\mchip.design.inter.data_in_reg [49]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2779 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [50], Q=\mchip.design.inter.data_in_reg [50]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2780 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [51], Q=\mchip.design.inter.data_in_reg [51]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2781 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [52], Q=\mchip.design.inter.data_in_reg [52]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2782 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [53], Q=\mchip.design.inter.data_in_reg [53]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2783 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [54], Q=\mchip.design.inter.data_in_reg [54]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2784 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [55], Q=\mchip.design.inter.data_in_reg [55]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2785 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [56], Q=\mchip.design.inter.data_in_reg [56]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2786 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [57], Q=\mchip.design.inter.data_in_reg [57]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2787 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [58], Q=\mchip.design.inter.data_in_reg [58]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2788 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [59], Q=\mchip.design.inter.data_in_reg [59]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2789 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [60], Q=\mchip.design.inter.data_in_reg [60]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2790 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [61], Q=\mchip.design.inter.data_in_reg [61]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2791 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [62], Q=\mchip.design.inter.data_in_reg [62]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2792 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.final_data [63], Q=\mchip.design.inter.data_in_reg [63]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2808 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.design.inter.ENDP_reg [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2809 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.design.inter.ENDP_reg [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2810 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.design.inter.ENDP_reg [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2811 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.design.inter.ENDP_reg [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2812 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.ENDP_reg [0], Q=\mchip.design.inter.ENDP_reg [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2813 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.ENDP_reg [1], Q=\mchip.design.inter.ENDP_reg [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2814 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.ENDP_reg [2], Q=\mchip.design.inter.ENDP_reg [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2815 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.ENDP_reg [3], Q=\mchip.design.inter.ENDP_reg [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2816 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.design.inter.Addr_reg [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2817 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.design.inter.Addr_reg [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2818 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.design.inter.Addr_reg [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2819 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.design.inter.Addr_reg [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2820 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.Addr_reg [0], Q=\mchip.design.inter.Addr_reg [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2821 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.Addr_reg [1], Q=\mchip.design.inter.Addr_reg [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2822 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.Addr_reg [2], Q=\mchip.design.inter.Addr_reg [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2823 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.Addr_reg [3], Q=\mchip.design.inter.Addr_reg [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2824 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.design.inter.mempage_reg [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2825 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.design.inter.mempage_reg [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2826 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.design.inter.mempage_reg [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2827 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.design.inter.mempage_reg [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2828 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [0], Q=\mchip.design.inter.mempage_reg [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2829 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [1], Q=\mchip.design.inter.mempage_reg [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2830 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [2], Q=\mchip.design.inter.mempage_reg [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2831 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [3], Q=\mchip.design.inter.mempage_reg [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2832 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [4], Q=\mchip.design.inter.mempage_reg [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2833 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [5], Q=\mchip.design.inter.mempage_reg [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2834 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [6], Q=\mchip.design.inter.mempage_reg [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2835 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [7], Q=\mchip.design.inter.mempage_reg [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2836 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [8], Q=\mchip.design.inter.mempage_reg [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2837 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [9], Q=\mchip.design.inter.mempage_reg [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2838 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [10], Q=\mchip.design.inter.mempage_reg [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2839 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.mempage_reg [11], Q=\mchip.design.inter.mempage_reg [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2845 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.next_state [0], Q=\mchip.design.io_fsm.cur_state [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2846 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.next_state [1], Q=\mchip.design.io_fsm.cur_state [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2847 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.next_state [2], Q=\mchip.design.io_fsm.cur_state [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2937 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [0], Q=\mchip.design.transmitter.fsm.count [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2938 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [1], Q=\mchip.design.transmitter.fsm.count [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2939 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [2], Q=\mchip.design.transmitter.fsm.count [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2940 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [3], Q=\mchip.design.transmitter.fsm.count [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2941 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [4], Q=\mchip.design.transmitter.fsm.count [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2942 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [5], Q=\mchip.design.transmitter.fsm.count [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2943 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.count_next [6], Q=\mchip.design.transmitter.fsm.count [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2949 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [1], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2950 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [2], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2951 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [3], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2952 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [4], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2953 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [5], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2954 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [6], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2955 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [7], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2956 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [8], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2957 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [9], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2958 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [10], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2959 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [11], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2960 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [12], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2961 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [13], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2962 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [14], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2963 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [15], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2964 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [16], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2965 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [17], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [16]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2966 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [18], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [17]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2967 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [19], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [18]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2968 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [20], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [19]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2969 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [21], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [20]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2970 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [22], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [21]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2971 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [23], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [22]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2972 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [24], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [23]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2973 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [25], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [24]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2974 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [26], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [25]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2975 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [27], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [26]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2976 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [28], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [27]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2977 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [29], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [28]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2978 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [30], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [29]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2979 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [31], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [30]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2980 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [32], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [31]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2981 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [33], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [32]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2982 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [34], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [33]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2983 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [35], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [34]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2984 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [36], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [35]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2985 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [37], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [36]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2986 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [38], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [37]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2987 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [39], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [38]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2988 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [40], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [39]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2989 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [41], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [40]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2990 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [42], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [41]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2991 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [43], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [42]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2992 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [44], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [43]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2993 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [45], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [44]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2994 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [46], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [45]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2995 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [47], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [46]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2996 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [48], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [47]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2997 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [49], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [48]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2998 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [50], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [49]
Replacing toplevel_chip.$auto$ff.cc:266:slice$2999 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [51], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [50]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3000 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [52], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [51]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3001 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [53], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [52]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3002 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [54], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [53]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3003 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [55], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [54]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3004 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [56], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [55]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3005 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [57], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [56]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3006 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [58], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [57]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3007 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [59], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [58]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3008 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [60], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [59]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3009 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [61], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [60]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3010 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [62], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [61]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3011 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [63], Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [62]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3012 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.crc.crc16.bit_in, Q=\mchip.design.receiver.packet_decode.PAYLOAD_accum [63]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3151 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][0], Q=\mchip.design.transmitter.crc.crc16.crc16_out [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3152 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][1], Q=\mchip.design.transmitter.crc.crc16.crc16_out [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3153 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][2], Q=\mchip.design.transmitter.crc.crc16.crc16_out [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3154 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][3], Q=\mchip.design.transmitter.crc.crc16.crc16_out [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3155 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][4], Q=\mchip.design.transmitter.crc.crc16.crc16_out [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3156 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][5], Q=\mchip.design.transmitter.crc.crc16.crc16_out [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3157 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][6], Q=\mchip.design.transmitter.crc.crc16.crc16_out [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3158 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][7], Q=\mchip.design.transmitter.crc.crc16.crc16_out [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3159 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][8], Q=\mchip.design.transmitter.crc.crc16.crc16_out [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3160 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][9], Q=\mchip.design.transmitter.crc.crc16.crc16_out [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3161 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][10], Q=\mchip.design.transmitter.crc.crc16.crc16_out [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3162 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][11], Q=\mchip.design.transmitter.crc.crc16.crc16_out [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3163 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][12], Q=\mchip.design.transmitter.crc.crc16.crc16_out [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3164 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][13], Q=\mchip.design.transmitter.crc.crc16.crc16_out [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3165 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][14], Q=\mchip.design.transmitter.crc.crc16.crc16_out [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3166 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc16.$0\crc16_out[15:0][15], Q=\mchip.design.transmitter.crc.crc16.crc16_out [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3173 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\bit_stuff.$0\count[2:0][0], Q=\mchip.design.transmitter.bit_stuff.count [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3174 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\bit_stuff.$0\count[2:0][1], Q=\mchip.design.transmitter.bit_stuff.count [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3175 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\bit_stuff.$0\count[2:0][2], Q=\mchip.design.transmitter.bit_stuff.count [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3517 ($_DFF_PP1_): ARST=\io_in [13], D=$abc$11043$auto$fsm_map.cc:170:map_fsm$1790[0], Q=\mchip.design.transmitter.out_wire.cur_state [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3518 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$11043$auto$fsm_map.cc:170:map_fsm$1790[1], Q=\mchip.design.transmitter.out_wire.cur_state [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3519 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$11043$auto$fsm_map.cc:170:map_fsm$1790[2], Q=\mchip.design.transmitter.out_wire.cur_state [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3520 ($_DFF_PP0_): ARST=\io_in [13], D=$abc$11043$auto$fsm_map.cc:170:map_fsm$1790[3], Q=\mchip.design.transmitter.out_wire.cur_state [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3556 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.next_state [0], Q=\mchip.design.transmitter.fsm.cur_state [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3557 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.next_state [1], Q=\mchip.design.transmitter.fsm.cur_state [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3558 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.transmitter.fsm.next_state [2], Q=\mchip.design.transmitter.fsm.cur_state [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3625 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc5.$0\crc5_out[4:0][0], Q=\mchip.design.transmitter.crc.crc5.crc5_out [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3626 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc5.$0\crc5_out[4:0][1], Q=\mchip.design.transmitter.crc.crc5.crc5_out [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3627 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc5.$0\crc5_out[4:0][2], Q=\mchip.design.transmitter.crc.crc5.crc5_out [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3628 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc5.$0\crc5_out[4:0][3], Q=\mchip.design.transmitter.crc.crc5.crc5_out [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$3629 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\transmitter.\crc.\crc5.$0\crc5_out[4:0][4], Q=\mchip.design.transmitter.crc.crc5.crc5_out [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4096 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.next_state [0], Q=\mchip.design.receiver.fsm.cur_state [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4097 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.next_state [1], Q=\mchip.design.receiver.fsm.cur_state [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4098 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.next_state [2], Q=\mchip.design.receiver.fsm.cur_state [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4131 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc5.$0\crc5_out[4:0][0], Q=\mchip.design.receiver.crc.crc5.crc5_out [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4132 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc5.$0\crc5_out[4:0][1], Q=\mchip.design.receiver.crc.crc5.crc5_out [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4133 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc5.$0\crc5_out[4:0][2], Q=\mchip.design.receiver.crc.crc5.crc5_out [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4134 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc5.$0\crc5_out[4:0][3], Q=\mchip.design.receiver.crc.crc5.crc5_out [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4135 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc5.$0\crc5_out[4:0][4], Q=\mchip.design.receiver.crc.crc5.crc5_out [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4422 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][0], Q=\mchip.design.receiver.crc.crc16.crc16_out [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4423 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][1], Q=\mchip.design.receiver.crc.crc16.crc16_out [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4424 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][2], Q=\mchip.design.receiver.crc.crc16.crc16_out [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4425 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][3], Q=\mchip.design.receiver.crc.crc16.crc16_out [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4426 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][4], Q=\mchip.design.receiver.crc.crc16.crc16_out [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4427 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][5], Q=\mchip.design.receiver.crc.crc16.crc16_out [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4428 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][6], Q=\mchip.design.receiver.crc.crc16.crc16_out [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4429 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][7], Q=\mchip.design.receiver.crc.crc16.crc16_out [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4430 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][8], Q=\mchip.design.receiver.crc.crc16.crc16_out [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4431 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][9], Q=\mchip.design.receiver.crc.crc16.crc16_out [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4432 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][10], Q=\mchip.design.receiver.crc.crc16.crc16_out [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4433 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][11], Q=\mchip.design.receiver.crc.crc16.crc16_out [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4434 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][12], Q=\mchip.design.receiver.crc.crc16.crc16_out [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4435 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][13], Q=\mchip.design.receiver.crc.crc16.crc16_out [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4436 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][14], Q=\mchip.design.receiver.crc.crc16.crc16_out [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4437 ($_DFFE_PP1P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\crc.\crc16.$0\crc16_out[15:0][15], Q=\mchip.design.receiver.crc.crc16.crc16_out [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4462 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\bit_unstuff.$0\count[2:0][0], Q=\mchip.design.receiver.bit_unstuff.count [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4463 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\bit_unstuff.$0\count[2:0][1], Q=\mchip.design.receiver.bit_unstuff.count [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4464 ($_DFFE_PP0P_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\bit_unstuff.$0\count[2:0][2], Q=\mchip.design.receiver.bit_unstuff.count [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4557 ($_DFF_PP1_): ARST=\io_in [13], D=$abc$11043$flatten\mchip.\design.\receiver.\nrzi.$ternary$d07_pemmanou_usb/src/USBHost.v:1495$380_Y, Q=\mchip.design.receiver.nrzi.cur_value
Replacing toplevel_chip.$auto$ff.cc:266:slice$4558 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [1], Q=\mchip.design.receiver.packet_decode.PID_accum [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4559 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [2], Q=\mchip.design.receiver.packet_decode.PID_accum [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4560 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [3], Q=\mchip.design.receiver.packet_decode.PID_accum [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4561 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [4], Q=\mchip.design.receiver.packet_decode.PID_accum [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4562 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [5], Q=\mchip.design.receiver.packet_decode.PID_accum [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4563 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [6], Q=\mchip.design.receiver.packet_decode.PID_accum [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4564 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PID_accum [7], Q=\mchip.design.receiver.packet_decode.PID_accum [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4565 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.crc.crc16.bit_in, Q=\mchip.design.receiver.packet_decode.PID_accum [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4566 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [0], Q=\mchip.design.io_fsm.final_data [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4567 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [1], Q=\mchip.design.io_fsm.final_data [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4568 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [2], Q=\mchip.design.io_fsm.final_data [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4569 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [3], Q=\mchip.design.io_fsm.final_data [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4570 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [4], Q=\mchip.design.io_fsm.final_data [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4571 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [5], Q=\mchip.design.io_fsm.final_data [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4572 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [6], Q=\mchip.design.io_fsm.final_data [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4573 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [7], Q=\mchip.design.io_fsm.final_data [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4574 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [8], Q=\mchip.design.io_fsm.final_data [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4575 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [9], Q=\mchip.design.io_fsm.final_data [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4576 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [10], Q=\mchip.design.io_fsm.final_data [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4577 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [11], Q=\mchip.design.io_fsm.final_data [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4578 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [12], Q=\mchip.design.io_fsm.final_data [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4579 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [13], Q=\mchip.design.io_fsm.final_data [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4580 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [14], Q=\mchip.design.io_fsm.final_data [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4581 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [15], Q=\mchip.design.io_fsm.final_data [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4582 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [16], Q=\mchip.design.io_fsm.final_data [16]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4583 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [17], Q=\mchip.design.io_fsm.final_data [17]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4584 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [18], Q=\mchip.design.io_fsm.final_data [18]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4585 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [19], Q=\mchip.design.io_fsm.final_data [19]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4586 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [20], Q=\mchip.design.io_fsm.final_data [20]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4587 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [21], Q=\mchip.design.io_fsm.final_data [21]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4588 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [22], Q=\mchip.design.io_fsm.final_data [22]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4589 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [23], Q=\mchip.design.io_fsm.final_data [23]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4590 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [24], Q=\mchip.design.io_fsm.final_data [24]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4591 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [25], Q=\mchip.design.io_fsm.final_data [25]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4592 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [26], Q=\mchip.design.io_fsm.final_data [26]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4593 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [27], Q=\mchip.design.io_fsm.final_data [27]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4594 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [28], Q=\mchip.design.io_fsm.final_data [28]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4595 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [29], Q=\mchip.design.io_fsm.final_data [29]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4596 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [30], Q=\mchip.design.io_fsm.final_data [30]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4597 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [31], Q=\mchip.design.io_fsm.final_data [31]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4598 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [32], Q=\mchip.design.io_fsm.final_data [32]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4599 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [33], Q=\mchip.design.io_fsm.final_data [33]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4600 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [34], Q=\mchip.design.io_fsm.final_data [34]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4601 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [35], Q=\mchip.design.io_fsm.final_data [35]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4602 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [36], Q=\mchip.design.io_fsm.final_data [36]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4603 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [37], Q=\mchip.design.io_fsm.final_data [37]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4604 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [38], Q=\mchip.design.io_fsm.final_data [38]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4605 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [39], Q=\mchip.design.io_fsm.final_data [39]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4606 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [40], Q=\mchip.design.io_fsm.final_data [40]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4607 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [41], Q=\mchip.design.io_fsm.final_data [41]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4608 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [42], Q=\mchip.design.io_fsm.final_data [42]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4609 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [43], Q=\mchip.design.io_fsm.final_data [43]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4610 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [44], Q=\mchip.design.io_fsm.final_data [44]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4611 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [45], Q=\mchip.design.io_fsm.final_data [45]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4612 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [46], Q=\mchip.design.io_fsm.final_data [46]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4613 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [47], Q=\mchip.design.io_fsm.final_data [47]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4614 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [48], Q=\mchip.design.io_fsm.final_data [48]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4615 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [49], Q=\mchip.design.io_fsm.final_data [49]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4616 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [50], Q=\mchip.design.io_fsm.final_data [50]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4617 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [51], Q=\mchip.design.io_fsm.final_data [51]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4618 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [52], Q=\mchip.design.io_fsm.final_data [52]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4619 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [53], Q=\mchip.design.io_fsm.final_data [53]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4620 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [54], Q=\mchip.design.io_fsm.final_data [54]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4621 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [55], Q=\mchip.design.io_fsm.final_data [55]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4622 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [56], Q=\mchip.design.io_fsm.final_data [56]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4623 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [57], Q=\mchip.design.io_fsm.final_data [57]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4624 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [58], Q=\mchip.design.io_fsm.final_data [58]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4625 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [59], Q=\mchip.design.io_fsm.final_data [59]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4626 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [60], Q=\mchip.design.io_fsm.final_data [60]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4627 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [61], Q=\mchip.design.io_fsm.final_data [61]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4628 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [62], Q=\mchip.design.io_fsm.final_data [62]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4629 ($_DFFE_PP0N_): ARST=\io_in [13], D=\mchip.design.receiver.packet_decode.PAYLOAD_accum [63], Q=\mchip.design.io_fsm.final_data [63]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4642 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [0], Q=\mchip.design.receiver.fsm.count [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4643 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [1], Q=\mchip.design.receiver.fsm.count [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4644 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [2], Q=\mchip.design.receiver.fsm.count [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4645 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [3], Q=\mchip.design.receiver.fsm.count [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4646 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [4], Q=\mchip.design.receiver.fsm.count [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4647 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [5], Q=\mchip.design.receiver.fsm.count [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4648 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.receiver.fsm.count_next [6], Q=\mchip.design.receiver.fsm.count [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4649 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.bit_in, Q=\mchip.design.receiver.find_sync.log [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4650 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.log [0], Q=\mchip.design.receiver.find_sync.log [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4651 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.log [1], Q=\mchip.design.receiver.find_sync.log [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4652 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.log [2], Q=\mchip.design.receiver.find_sync.log [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4653 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.log [3], Q=\mchip.design.receiver.find_sync.log [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4654 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.log [4], Q=\mchip.design.receiver.find_sync.log [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4655 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.find_sync.log [5], Q=\mchip.design.receiver.find_sync.log [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4680 ($_DFF_PP0_): ARST=\io_in [13], D=\io_in [0], Q=\mchip.design.receiver.wire_in.dm_log [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4681 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.wire_in.dm_log [0], Q=\mchip.design.receiver.wire_in.dm_log [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4682 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.wire_in.dm_log [1], Q=\mchip.design.receiver.wire_in.dm_log [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4683 ($_DFF_PP0_): ARST=\io_in [13], D=\io_in [1], Q=\mchip.design.receiver.wire_in.dp_log [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4684 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.wire_in.dp_log [0], Q=\mchip.design.receiver.wire_in.dp_log [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4685 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.receiver.wire_in.dp_log [1], Q=\mchip.design.receiver.wire_in.dp_log [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4755 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.timeout_counter_nxt [0], Q=\mchip.design.io_fsm.timeout_counter [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4756 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.timeout_counter_nxt [1], Q=\mchip.design.io_fsm.timeout_counter [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4757 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.timeout_counter_nxt [2], Q=\mchip.design.io_fsm.timeout_counter [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4758 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.timeout_counter_nxt [3], Q=\mchip.design.io_fsm.timeout_counter [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4759 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [0], Q=\mchip.design.io_fsm.timer [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4760 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [1], Q=\mchip.design.io_fsm.timer [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4761 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [2], Q=\mchip.design.io_fsm.timer [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4762 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [3], Q=\mchip.design.io_fsm.timer [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4763 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [4], Q=\mchip.design.io_fsm.timer [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4764 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [5], Q=\mchip.design.io_fsm.timer [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4765 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [6], Q=\mchip.design.io_fsm.timer [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4766 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [7], Q=\mchip.design.io_fsm.timer [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4767 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.io_fsm.timer_nxt [8], Q=\mchip.design.io_fsm.timer [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4768 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.error_counter_nxt [0], Q=\mchip.design.io_fsm.error_counter [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4769 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.error_counter_nxt [1], Q=\mchip.design.io_fsm.error_counter [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4770 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.error_counter_nxt [2], Q=\mchip.design.io_fsm.error_counter [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4771 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.io_fsm.error_counter_nxt [3], Q=\mchip.design.io_fsm.error_counter [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4772 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [2], Q=\mchip.design.inter.data_out_reg [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4773 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [3], Q=\mchip.design.inter.data_out_reg [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4774 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [4], Q=\mchip.design.inter.data_out_reg [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4775 ($_DFFE_PP0P_): ARST=\io_in [13], D=\io_in [5], Q=\mchip.design.inter.data_out_reg [3]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4776 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [0], Q=\mchip.design.inter.data_out_reg [4]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4777 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [1], Q=\mchip.design.inter.data_out_reg [5]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4778 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [2], Q=\mchip.design.inter.data_out_reg [6]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4779 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [3], Q=\mchip.design.inter.data_out_reg [7]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4780 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [4], Q=\mchip.design.inter.data_out_reg [8]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4781 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [5], Q=\mchip.design.inter.data_out_reg [9]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4782 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [6], Q=\mchip.design.inter.data_out_reg [10]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4783 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [7], Q=\mchip.design.inter.data_out_reg [11]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4784 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [8], Q=\mchip.design.inter.data_out_reg [12]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4785 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [9], Q=\mchip.design.inter.data_out_reg [13]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4786 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [10], Q=\mchip.design.inter.data_out_reg [14]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4787 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [11], Q=\mchip.design.inter.data_out_reg [15]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4788 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [12], Q=\mchip.design.inter.data_out_reg [16]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4789 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [13], Q=\mchip.design.inter.data_out_reg [17]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4790 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [14], Q=\mchip.design.inter.data_out_reg [18]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4791 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [15], Q=\mchip.design.inter.data_out_reg [19]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4792 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [16], Q=\mchip.design.inter.data_out_reg [20]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4793 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [17], Q=\mchip.design.inter.data_out_reg [21]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4794 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [18], Q=\mchip.design.inter.data_out_reg [22]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4795 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [19], Q=\mchip.design.inter.data_out_reg [23]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4796 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [20], Q=\mchip.design.inter.data_out_reg [24]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4797 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [21], Q=\mchip.design.inter.data_out_reg [25]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4798 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [22], Q=\mchip.design.inter.data_out_reg [26]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4799 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [23], Q=\mchip.design.inter.data_out_reg [27]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4800 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [24], Q=\mchip.design.inter.data_out_reg [28]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4801 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [25], Q=\mchip.design.inter.data_out_reg [29]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4802 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [26], Q=\mchip.design.inter.data_out_reg [30]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4803 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [27], Q=\mchip.design.inter.data_out_reg [31]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4804 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [28], Q=\mchip.design.inter.data_out_reg [32]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4805 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [29], Q=\mchip.design.inter.data_out_reg [33]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4806 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [30], Q=\mchip.design.inter.data_out_reg [34]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4807 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [31], Q=\mchip.design.inter.data_out_reg [35]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4808 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [32], Q=\mchip.design.inter.data_out_reg [36]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4809 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [33], Q=\mchip.design.inter.data_out_reg [37]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4810 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [34], Q=\mchip.design.inter.data_out_reg [38]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4811 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [35], Q=\mchip.design.inter.data_out_reg [39]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4812 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [36], Q=\mchip.design.inter.data_out_reg [40]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4813 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [37], Q=\mchip.design.inter.data_out_reg [41]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4814 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [38], Q=\mchip.design.inter.data_out_reg [42]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4815 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [39], Q=\mchip.design.inter.data_out_reg [43]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4816 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [40], Q=\mchip.design.inter.data_out_reg [44]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4817 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [41], Q=\mchip.design.inter.data_out_reg [45]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4818 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [42], Q=\mchip.design.inter.data_out_reg [46]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4819 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [43], Q=\mchip.design.inter.data_out_reg [47]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4820 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [44], Q=\mchip.design.inter.data_out_reg [48]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4821 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [45], Q=\mchip.design.inter.data_out_reg [49]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4822 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [46], Q=\mchip.design.inter.data_out_reg [50]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4823 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [47], Q=\mchip.design.inter.data_out_reg [51]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4824 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [48], Q=\mchip.design.inter.data_out_reg [52]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4825 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [49], Q=\mchip.design.inter.data_out_reg [53]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4826 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [50], Q=\mchip.design.inter.data_out_reg [54]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4827 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [51], Q=\mchip.design.inter.data_out_reg [55]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4828 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [52], Q=\mchip.design.inter.data_out_reg [56]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4829 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [53], Q=\mchip.design.inter.data_out_reg [57]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4830 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [54], Q=\mchip.design.inter.data_out_reg [58]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4831 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [55], Q=\mchip.design.inter.data_out_reg [59]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4832 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [56], Q=\mchip.design.inter.data_out_reg [60]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4833 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [57], Q=\mchip.design.inter.data_out_reg [61]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4834 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [58], Q=\mchip.design.inter.data_out_reg [62]
Replacing toplevel_chip.$auto$ff.cc:266:slice$4835 ($_DFFE_PP0P_): ARST=\io_in [13], D=\mchip.design.inter.data_out_reg [59], Q=\mchip.design.inter.data_out_reg [63]
Replacing toplevel_chip.$auto$ff.cc:266:slice$5235 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.rw_fsm.next_state [0], Q=\mchip.design.rw_fsm.cur_state [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$5236 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.rw_fsm.next_state [1], Q=\mchip.design.rw_fsm.cur_state [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$5237 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.rw_fsm.next_state [2], Q=\mchip.design.rw_fsm.cur_state [2]
Replacing toplevel_chip.$auto$ff.cc:266:slice$5411 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.next_state [0], Q=\mchip.design.inter.cur_state [0]
Replacing toplevel_chip.$auto$ff.cc:266:slice$5412 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.next_state [1], Q=\mchip.design.inter.cur_state [1]
Replacing toplevel_chip.$auto$ff.cc:266:slice$5413 ($_DFF_PP0_): ARST=\io_in [13], D=\mchip.design.inter.next_state [2], Q=\mchip.design.inter.cur_state [2]

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

8.1.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).

8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.5. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: found logic loop in module toplevel_chip:
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11172 ($_NOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11176 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11180 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11184 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11195 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11201 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11212 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11217 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11218 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11219 ($_AND_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11220 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11221 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11222 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11223 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11382 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11383 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11384 ($_ANDNOT_)
    wire $abc$11043$new_n555
    wire $abc$11043$new_n559
    wire $abc$11043$new_n563
    wire $abc$11043$new_n567
    wire $abc$11043$new_n578
    wire $abc$11043$new_n595
    wire $abc$11043$new_n600
    wire $abc$11043$new_n601
    wire $abc$11043$new_n602
    wire $abc$11043$new_n603
    wire $abc$11043$new_n604
    wire $abc$11043$new_n605
    wire $abc$11043$new_n765
    wire $abc$11043$new_n766
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Warning: found logic loop in module toplevel_chip:
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11175 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11176 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11180 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11184 ($_ORNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11195 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11201 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11212 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11217 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11218 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11219 ($_AND_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11220 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11221 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11222 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11223 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11382 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11383 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11384 ($_ANDNOT_)
    wire $abc$11043$new_n558
    wire $abc$11043$new_n559
    wire $abc$11043$new_n563
    wire $abc$11043$new_n567
    wire $abc$11043$new_n578
    wire $abc$11043$new_n595
    wire $abc$11043$new_n600
    wire $abc$11043$new_n601
    wire $abc$11043$new_n602
    wire $abc$11043$new_n603
    wire $abc$11043$new_n604
    wire $abc$11043$new_n605
    wire $abc$11043$new_n765
    wire $abc$11043$new_n766
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Warning: found logic loop in module toplevel_chip:
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11203 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11206 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11207 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11210 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11211 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11212 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11217 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11218 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11219 ($_AND_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11220 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11221 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11222 ($_ANDNOT_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11223 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11382 ($_OR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11383 ($_NOR_)
    cell $abc$11043$auto$blifparse.cc:386:parse_blif$11384 ($_ANDNOT_)
    wire $abc$11043$new_n586
    wire $abc$11043$new_n589
    wire $abc$11043$new_n590
    wire $abc$11043$new_n593
    wire $abc$11043$new_n595
    wire $abc$11043$new_n600
    wire $abc$11043$new_n601
    wire $abc$11043$new_n602
    wire $abc$11043$new_n603
    wire $abc$11043$new_n604
    wire $abc$11043$new_n605
    wire $abc$11043$new_n765
    wire $abc$11043$new_n766
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
Found and reported 3 problems.

8.6. Executing OPT pass (performing simple optimizations).

8.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.6.6. Executing OPT_DFF pass (perform DFF optimizations).

8.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.6.9. Finished OPT passes. (There is nothing left to do.)

8.7. Executing FSM pass (extract and optimize FSM).

8.7.1. Executing FSM_DETECT pass (finding FSMs in design).

8.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.8. Executing OPT pass (performing simple optimizations).

8.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.8.9. Finished OPT passes. (There is nothing left to do.)

8.9. Executing WREDUCE pass (reducing word size of cells).

8.10. Executing PEEPOPT pass (run peephole optimizers).

8.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  created 0 $alu and 0 $macc cells.

8.13. Executing SHARE pass (SAT-based resource sharing).

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.14.6. Executing OPT_DFF pass (perform DFF optimizations).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.14.9. Finished OPT passes. (There is nothing left to do.)

8.15. Executing MEMORY pass.

8.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.17. Executing OPT pass (performing simple optimizations).

8.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~45 debug messages>

8.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.17.3. Executing OPT_DFF pass (perform DFF optimizations).

8.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.17.5. Finished fast OPT passes.

8.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.19. Executing OPT pass (performing simple optimizations).

8.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11932 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11931
        $abc$11043$auto$blifparse.cc:386:parse_blif$11930

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11936 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11935
        $abc$11043$auto$blifparse.cc:386:parse_blif$11934

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11956 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11955
        $abc$11043$auto$blifparse.cc:386:parse_blif$11954

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11959 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11958
        $abc$11043$auto$blifparse.cc:386:parse_blif$11957

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11963 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11962
        $abc$11043$auto$blifparse.cc:386:parse_blif$11961

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11966 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11965
        $abc$11043$auto$blifparse.cc:386:parse_blif$11964

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11971 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11970
        $abc$11043$auto$blifparse.cc:386:parse_blif$11969

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11974 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11973
        $abc$11043$auto$blifparse.cc:386:parse_blif$11972

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11978 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11977
        $abc$11043$auto$blifparse.cc:386:parse_blif$11976

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11981 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11980
        $abc$11043$auto$blifparse.cc:386:parse_blif$11979

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12015 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12014
        $abc$11043$auto$blifparse.cc:386:parse_blif$11998

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12033 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12032
        $abc$11043$auto$blifparse.cc:386:parse_blif$12031

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12062 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12061
        $abc$11043$auto$blifparse.cc:386:parse_blif$12059

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12068 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12067
        $abc$11043$auto$blifparse.cc:386:parse_blif$12065

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12073 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12072
        $abc$11043$auto$blifparse.cc:386:parse_blif$12071

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12084 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12083
        $abc$11043$auto$blifparse.cc:386:parse_blif$12082

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12120 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12119
        $abc$11043$auto$blifparse.cc:386:parse_blif$12107

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12143 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12142
        $abc$11043$auto$blifparse.cc:386:parse_blif$12131

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12167 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12166
        $abc$11043$auto$blifparse.cc:386:parse_blif$12155

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12190 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12189
        $abc$11043$auto$blifparse.cc:386:parse_blif$12178

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12215 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12214
        $abc$11043$auto$blifparse.cc:386:parse_blif$12203

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12238 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12237
        $abc$11043$auto$blifparse.cc:386:parse_blif$12226

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12262 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12261
        $abc$11043$auto$blifparse.cc:386:parse_blif$12250

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12285 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12284
        $abc$11043$auto$blifparse.cc:386:parse_blif$12273

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12311 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12310
        $abc$11043$auto$blifparse.cc:386:parse_blif$12299

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12334 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12333
        $abc$11043$auto$blifparse.cc:386:parse_blif$12322

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12358 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12357
        $abc$11043$auto$blifparse.cc:386:parse_blif$12346

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12381 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12380
        $abc$11043$auto$blifparse.cc:386:parse_blif$12369

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12406 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12405
        $abc$11043$auto$blifparse.cc:386:parse_blif$12394

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12429 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12428
        $abc$11043$auto$blifparse.cc:386:parse_blif$12417

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12453 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12452
        $abc$11043$auto$blifparse.cc:386:parse_blif$12441

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12476 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12475
        $abc$11043$auto$blifparse.cc:386:parse_blif$12464

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12503 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12502
        $abc$11043$auto$blifparse.cc:386:parse_blif$12491

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12526 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12525
        $abc$11043$auto$blifparse.cc:386:parse_blif$12514

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12550 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12549
        $abc$11043$auto$blifparse.cc:386:parse_blif$12538

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12573 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12572
        $abc$11043$auto$blifparse.cc:386:parse_blif$12561

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12598 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12597
        $abc$11043$auto$blifparse.cc:386:parse_blif$12586

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12621 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12620
        $abc$11043$auto$blifparse.cc:386:parse_blif$12609

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12645 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12644
        $abc$11043$auto$blifparse.cc:386:parse_blif$12633

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12668 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12667
        $abc$11043$auto$blifparse.cc:386:parse_blif$12656

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12700 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12699
        $abc$11043$auto$blifparse.cc:386:parse_blif$12685

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12729 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12728
        $abc$11043$auto$blifparse.cc:386:parse_blif$12714

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12759 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12758
        $abc$11043$auto$blifparse.cc:386:parse_blif$12744

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12788 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12787
        $abc$11043$auto$blifparse.cc:386:parse_blif$12773

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12819 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12818
        $abc$11043$auto$blifparse.cc:386:parse_blif$12804

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12848 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12847
        $abc$11043$auto$blifparse.cc:386:parse_blif$12833

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12878 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12877
        $abc$11043$auto$blifparse.cc:386:parse_blif$12863

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12907 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12906
        $abc$11043$auto$blifparse.cc:386:parse_blif$12892

8.19.7. Executing OPT_DFF pass (perform DFF optimizations).

8.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

8.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~48 debug messages>

8.19.10. Rerunning OPT passes. (Maybe there is more to do..)

8.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

8.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.19.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11937 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11931
        $abc$11043$auto$blifparse.cc:386:parse_blif$11935

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11960 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11958
        $abc$11043$auto$blifparse.cc:386:parse_blif$11955

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11967 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11965
        $abc$11043$auto$blifparse.cc:386:parse_blif$11962

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11975 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11973
        $abc$11043$auto$blifparse.cc:386:parse_blif$11970

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11982 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11980
        $abc$11043$auto$blifparse.cc:386:parse_blif$11977

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12069 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12061
        $abc$11043$auto$blifparse.cc:386:parse_blif$12067

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12144 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12142
        $abc$11043$auto$blifparse.cc:386:parse_blif$12119

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12191 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12189
        $abc$11043$auto$blifparse.cc:386:parse_blif$12166

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12239 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12237
        $abc$11043$auto$blifparse.cc:386:parse_blif$12214

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12286 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12284
        $abc$11043$auto$blifparse.cc:386:parse_blif$12261

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12335 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12333
        $abc$11043$auto$blifparse.cc:386:parse_blif$12310

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12382 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12380
        $abc$11043$auto$blifparse.cc:386:parse_blif$12357

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12430 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12428
        $abc$11043$auto$blifparse.cc:386:parse_blif$12405

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12477 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12475
        $abc$11043$auto$blifparse.cc:386:parse_blif$12452

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12527 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12525
        $abc$11043$auto$blifparse.cc:386:parse_blif$12502

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12574 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12572
        $abc$11043$auto$blifparse.cc:386:parse_blif$12549

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12622 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12620
        $abc$11043$auto$blifparse.cc:386:parse_blif$12597

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12669 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12667
        $abc$11043$auto$blifparse.cc:386:parse_blif$12644

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12730 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12728
        $abc$11043$auto$blifparse.cc:386:parse_blif$12699

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12789 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12787
        $abc$11043$auto$blifparse.cc:386:parse_blif$12758

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12849 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12847
        $abc$11043$auto$blifparse.cc:386:parse_blif$12818

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12908 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12906
        $abc$11043$auto$blifparse.cc:386:parse_blif$12877

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14382 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12118
        $abc$11043$auto$blifparse.cc:386:parse_blif$12106

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14385 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12141
        $abc$11043$auto$blifparse.cc:386:parse_blif$12130

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14388 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12165
        $abc$11043$auto$blifparse.cc:386:parse_blif$12154

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14391 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12188
        $abc$11043$auto$blifparse.cc:386:parse_blif$12177

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14394 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12213
        $abc$11043$auto$blifparse.cc:386:parse_blif$12202

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14397 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12236
        $abc$11043$auto$blifparse.cc:386:parse_blif$12225

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14400 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12260
        $abc$11043$auto$blifparse.cc:386:parse_blif$12249

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14403 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12283
        $abc$11043$auto$blifparse.cc:386:parse_blif$12272

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14406 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12309
        $abc$11043$auto$blifparse.cc:386:parse_blif$12298

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14409 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12332
        $abc$11043$auto$blifparse.cc:386:parse_blif$12321

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14412 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12356
        $abc$11043$auto$blifparse.cc:386:parse_blif$12345

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14415 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12379
        $abc$11043$auto$blifparse.cc:386:parse_blif$12368

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14418 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12404
        $abc$11043$auto$blifparse.cc:386:parse_blif$12393

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14421 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12427
        $abc$11043$auto$blifparse.cc:386:parse_blif$12416

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14424 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12451
        $abc$11043$auto$blifparse.cc:386:parse_blif$12440

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14427 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12474
        $abc$11043$auto$blifparse.cc:386:parse_blif$12463

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14430 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12501
        $abc$11043$auto$blifparse.cc:386:parse_blif$12490

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14433 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12524
        $abc$11043$auto$blifparse.cc:386:parse_blif$12513

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14436 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12548
        $abc$11043$auto$blifparse.cc:386:parse_blif$12537

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14439 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12571
        $abc$11043$auto$blifparse.cc:386:parse_blif$12560

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14442 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12596
        $abc$11043$auto$blifparse.cc:386:parse_blif$12585

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14445 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12619
        $abc$11043$auto$blifparse.cc:386:parse_blif$12608

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14448 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12643
        $abc$11043$auto$blifparse.cc:386:parse_blif$12632

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14451 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12666
        $abc$11043$auto$blifparse.cc:386:parse_blif$12655

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14454 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12698
        $abc$11043$auto$blifparse.cc:386:parse_blif$12684

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14457 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12727
        $abc$11043$auto$blifparse.cc:386:parse_blif$12713

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14460 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12757
        $abc$11043$auto$blifparse.cc:386:parse_blif$12743

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14463 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12786
        $abc$11043$auto$blifparse.cc:386:parse_blif$12772

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14466 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12817
        $abc$11043$auto$blifparse.cc:386:parse_blif$12803

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14469 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12846
        $abc$11043$auto$blifparse.cc:386:parse_blif$12832

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14472 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12876
        $abc$11043$auto$blifparse.cc:386:parse_blif$12862

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14475 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12905
        $abc$11043$auto$blifparse.cc:386:parse_blif$12891

8.19.15. Executing OPT_DFF pass (perform DFF optimizations).

8.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 157 unused wires.
<suppressed ~1 debug messages>

8.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~54 debug messages>

8.19.18. Rerunning OPT passes. (Maybe there is more to do..)

8.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

8.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11968 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11965
        $abc$11043$auto$blifparse.cc:386:parse_blif$11958

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11983 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11980
        $abc$11043$auto$blifparse.cc:386:parse_blif$11973

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12192 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12189
        $abc$11043$auto$blifparse.cc:386:parse_blif$12142

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12287 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12284
        $abc$11043$auto$blifparse.cc:386:parse_blif$12237

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12383 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12380
        $abc$11043$auto$blifparse.cc:386:parse_blif$12333

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12478 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12475
        $abc$11043$auto$blifparse.cc:386:parse_blif$12428

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12575 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12572
        $abc$11043$auto$blifparse.cc:386:parse_blif$12525

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12670 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12667
        $abc$11043$auto$blifparse.cc:386:parse_blif$12620

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12790 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12787
        $abc$11043$auto$blifparse.cc:386:parse_blif$12728

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12909 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12906
        $abc$11043$auto$blifparse.cc:386:parse_blif$12847

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14496 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12141
        $abc$11043$auto$blifparse.cc:386:parse_blif$12118

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14499 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12188
        $abc$11043$auto$blifparse.cc:386:parse_blif$12165

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14502 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12236
        $abc$11043$auto$blifparse.cc:386:parse_blif$12213

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14505 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12283
        $abc$11043$auto$blifparse.cc:386:parse_blif$12260

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14508 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12332
        $abc$11043$auto$blifparse.cc:386:parse_blif$12309

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14511 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12379
        $abc$11043$auto$blifparse.cc:386:parse_blif$12356

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14514 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12427
        $abc$11043$auto$blifparse.cc:386:parse_blif$12404

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14517 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12474
        $abc$11043$auto$blifparse.cc:386:parse_blif$12451

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14520 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12524
        $abc$11043$auto$blifparse.cc:386:parse_blif$12501

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14523 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12571
        $abc$11043$auto$blifparse.cc:386:parse_blif$12548

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14526 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12619
        $abc$11043$auto$blifparse.cc:386:parse_blif$12596

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14529 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12666
        $abc$11043$auto$blifparse.cc:386:parse_blif$12643

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14532 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12727
        $abc$11043$auto$blifparse.cc:386:parse_blif$12698

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14535 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12786
        $abc$11043$auto$blifparse.cc:386:parse_blif$12757

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14538 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12846
        $abc$11043$auto$blifparse.cc:386:parse_blif$12817

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14541 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12905
        $abc$11043$auto$blifparse.cc:386:parse_blif$12876

8.19.23. Executing OPT_DFF pass (perform DFF optimizations).

8.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 106 unused wires.
<suppressed ~1 debug messages>

8.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~26 debug messages>

8.19.26. Rerunning OPT passes. (Maybe there is more to do..)

8.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

8.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.30. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$11984 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$11980
        $abc$11043$auto$blifparse.cc:386:parse_blif$11965

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12288 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12284
        $abc$11043$auto$blifparse.cc:386:parse_blif$12189

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12479 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12475
        $abc$11043$auto$blifparse.cc:386:parse_blif$12380

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12671 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12667
        $abc$11043$auto$blifparse.cc:386:parse_blif$12572

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12910 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12906
        $abc$11043$auto$blifparse.cc:386:parse_blif$12787

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14646 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12188
        $abc$11043$auto$blifparse.cc:386:parse_blif$12141

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14649 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12283
        $abc$11043$auto$blifparse.cc:386:parse_blif$12236

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14652 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12379
        $abc$11043$auto$blifparse.cc:386:parse_blif$12332

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14655 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12474
        $abc$11043$auto$blifparse.cc:386:parse_blif$12427

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14658 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12571
        $abc$11043$auto$blifparse.cc:386:parse_blif$12524

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14661 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12666
        $abc$11043$auto$blifparse.cc:386:parse_blif$12619

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14664 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12786
        $abc$11043$auto$blifparse.cc:386:parse_blif$12727

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14667 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12905
        $abc$11043$auto$blifparse.cc:386:parse_blif$12846

8.19.31. Executing OPT_DFF pass (perform DFF optimizations).

8.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

8.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~13 debug messages>

8.19.34. Rerunning OPT passes. (Maybe there is more to do..)

8.19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

8.19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.38. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12480 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12475
        $abc$11043$auto$blifparse.cc:386:parse_blif$12284

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12911 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12906
        $abc$11043$auto$blifparse.cc:386:parse_blif$12667

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14721 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12283
        $abc$11043$auto$blifparse.cc:386:parse_blif$12188

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14724 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12474
        $abc$11043$auto$blifparse.cc:386:parse_blif$12379

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14727 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12666
        $abc$11043$auto$blifparse.cc:386:parse_blif$12571

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14730 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12905
        $abc$11043$auto$blifparse.cc:386:parse_blif$12786

8.19.39. Executing OPT_DFF pass (perform DFF optimizations).

8.19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

8.19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~6 debug messages>

8.19.42. Rerunning OPT passes. (Maybe there is more to do..)

8.19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

8.19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.46. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$11043$auto$blifparse.cc:386:parse_blif$12912 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12475
        $abc$11043$auto$blifparse.cc:386:parse_blif$12906

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14757 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12474
        $abc$11043$auto$blifparse.cc:386:parse_blif$12283

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14760 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12905
        $abc$11043$auto$blifparse.cc:386:parse_blif$12666

8.19.47. Executing OPT_DFF pass (perform DFF optimizations).

8.19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

8.19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~3 debug messages>

8.19.50. Rerunning OPT passes. (Maybe there is more to do..)

8.19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

8.19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.54. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:244:merge_operators$14775 in front of them:
        $abc$11043$auto$blifparse.cc:386:parse_blif$12474
        $abc$11043$auto$blifparse.cc:386:parse_blif$12905

8.19.55. Executing OPT_DFF pass (perform DFF optimizations).

8.19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

8.19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~1 debug messages>

8.19.58. Rerunning OPT passes. (Maybe there is more to do..)

8.19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.62. Executing OPT_SHARE pass.

8.19.63. Executing OPT_DFF pass (perform DFF optimizations).

8.19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.19.66. Rerunning OPT passes. (Maybe there is more to do..)

8.19.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.19.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

8.19.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.19.70. Executing OPT_SHARE pass.

8.19.71. Executing OPT_DFF pass (perform DFF optimizations).

8.19.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.19.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.19.74. Finished OPT passes. (There is nothing left to do.)

8.20. Executing TECHMAP pass (map to technology primitives).

8.20.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~160 debug messages>

8.21. Executing OPT pass (performing simple optimizations).

8.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

8.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

8.21.3. Executing OPT_DFF pass (perform DFF optimizations).

8.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

8.21.5. Finished fast OPT passes.

8.22. Executing ABC pass (technology mapping using ABC).

8.22.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$14951: \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2277
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2263
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2248
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2234
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2218
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2204
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2189
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2175
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2158
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2144
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2129
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2115
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2099
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2085
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2070
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2056
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2041
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2030
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2018
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n2007
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1994
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1983
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1971
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1960
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1946
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1935
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1923
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1912
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1899
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1888
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1876
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1865
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1849
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1838
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1826
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1815
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1802
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1791
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1779
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1768
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1754
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1743
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1731
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1720
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1707
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1696
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1684
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1673
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1658
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1647
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1635
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1624
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1611
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1600
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1588
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1577
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1563
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1552
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1540
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1529
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1516
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1505
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1492
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1478
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n1427
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n759
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n586
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n558
                                               \mchip.design.io_fsm.completed_transaction -> $abc$11043$new_n555
Extracted 2716 gates and 3140 wires to a netlist network with 423 inputs and 361 outputs.

8.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       50
ABC RESULTS:              NAND cells:      146
ABC RESULTS:             ORNOT cells:      181
ABC RESULTS:               AND cells:      114
ABC RESULTS:               NOR cells:       91
ABC RESULTS:               MUX cells:      153
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               XOR cells:       44
ABC RESULTS:                OR cells:      746
ABC RESULTS:            ANDNOT cells:     1129
ABC RESULTS:        internal signals:     2356
ABC RESULTS:           input signals:      423
ABC RESULTS:          output signals:      361
Removing temp directory.

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~162 debug messages>

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

8.23.3. Executing OPT_DFF pass (perform DFF optimizations).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 4 unused cells and 2996 unused wires.
<suppressed ~35 debug messages>

8.23.5. Finished fast OPT passes.

8.24. Executing HIERARCHY pass (managing design hierarchy).

8.24.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

8.24.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

8.25. Printing statistics.

=== toplevel_chip ===

   Number of wires:               2920
   Number of wire bits:           4637
   Number of public wires:         146
   Number of public wire bits:    1863
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3065
     $_ANDNOT_                    1121
     $_AND_                        114
     $_MUX_                        153
     $_NAND_                       146
     $_NOR_                         91
     $_NOT_                         46
     $_ORNOT_                      179
     $_OR_                         746
     $_SDFFE_PP0N_                  72
     $_SDFFE_PP0P_                 252
     $_SDFFE_PP1P_                  43
     $_SDFF_PP0_                    44
     $_SDFF_PP1_                     2
     $_XNOR_                        12
     $_XOR_                         44

8.26. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: found logic loop in module toplevel_chip:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15156 ($_NOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15159 ($_NAND_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15180 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15181 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15182 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1013
    wire $abc$14950$new_n1014
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire $abc$14950$new_n989
    wire $abc$14950$new_n992
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Warning: found logic loop in module toplevel_chip:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15160 ($_NAND_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15161 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15163 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15164 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15175 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15176 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1008
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire $abc$14950$new_n993
    wire $abc$14950$new_n994
    wire $abc$14950$new_n996
    wire $abc$14950$new_n997
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
Warning: found logic loop in module toplevel_chip:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15162 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15163 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15164 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15175 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15176 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1008
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire $abc$14950$new_n995
    wire $abc$14950$new_n996
    wire $abc$14950$new_n997
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
Warning: found logic loop in module toplevel_chip:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15179 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15180 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15181 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15182 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1012
    wire $abc$14950$new_n1013
    wire $abc$14950$new_n1014
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Found and reported 4 problems.
Renaming module \toplevel_chip to \d07_pemmanou_usb.

9. Executing Verilog backend.

9.1. Executing BMUXMAP pass.

9.2. Executing DEMUXMAP pass.
Dumping module `\d07_pemmanou_usb'.

10. Executing CHECK pass (checking for obvious problems).
Checking module d07_pemmanou_usb...
Warning: found logic loop in module d07_pemmanou_usb:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15156 ($_NOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15159 ($_NAND_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15180 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15181 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15182 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1013
    wire $abc$14950$new_n1014
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire $abc$14950$new_n989
    wire $abc$14950$new_n992
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Warning: found logic loop in module d07_pemmanou_usb:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15160 ($_NAND_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15161 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15163 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15164 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15175 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15176 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1008
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire $abc$14950$new_n993
    wire $abc$14950$new_n994
    wire $abc$14950$new_n996
    wire $abc$14950$new_n997
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
Warning: found logic loop in module d07_pemmanou_usb:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15162 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15163 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15164 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15175 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15176 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1008
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire $abc$14950$new_n995
    wire $abc$14950$new_n996
    wire $abc$14950$new_n997
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [1]
Warning: found logic loop in module d07_pemmanou_usb:
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15179 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15180 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15181 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15182 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15183 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15188 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15194 ($_ORNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15212 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15213 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15216 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15217 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15218 ($_NOR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15219 ($_OR_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15220 ($_ANDNOT_)
    cell $abc$14950$auto$blifparse.cc:386:parse_blif$15223 ($_ANDNOT_)
    wire $abc$14950$new_n1012
    wire $abc$14950$new_n1013
    wire $abc$14950$new_n1014
    wire $abc$14950$new_n1016
    wire $abc$14950$new_n1021
    wire $abc$14950$new_n1027
    wire $abc$14950$new_n1045
    wire $abc$14950$new_n1046
    wire $abc$14950$new_n1049
    wire $abc$14950$new_n1050
    wire $abc$14950$new_n1052
    wire $abc$14950$new_n1053
    wire \mchip.design.io_fsm.completed_transaction
    wire \mchip.design.io_fsm.next_state [0]
    wire \mchip.design.rw_fsm.next_state [0]
Found and reported 4 problems.

11. Printing statistics.

=== d07_pemmanou_usb ===

   Number of wires:               2920
   Number of wire bits:           4637
   Number of public wires:         146
   Number of public wire bits:    1863
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3065
     $_ANDNOT_                    1121
     $_AND_                        114
     $_MUX_                        153
     $_NAND_                       146
     $_NOR_                         91
     $_NOT_                         46
     $_ORNOT_                      179
     $_OR_                         746
     $_SDFFE_PP0N_                  72
     $_SDFFE_PP0P_                 252
     $_SDFFE_PP1P_                  43
     $_SDFF_PP0_                    44
     $_SDFF_PP1_                     2
     $_XNOR_                        12
     $_XOR_                         44

Warnings: 19 unique messages, 22 total
End of script. Logfile hash: 504c2033ca, CPU: user 2.38s system 0.08s
Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 30% 69x opt_expr (0 sec), 18% 51x opt_clean (0 sec), ...

