|------------------------------------------|
|- DesignDirect-CPLD Fitter Report File   -|
|- Version v2.0.00.17.20.15.LS.HDL.BASE.PC.N-|
|- (c)Copyright, Vantis Corporation 1998  -|
|------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          c64ram
Project Path :          C:\Users\Zane\Documents\GitHub\CRAM\cpld
Project Fitted on :     Wed May 27 21:02:38 2020

Device :                M5-256/68
Package :               100PQFP
Speed :                 -7
Partnumber :            M5LV-256/68-7YC
Source Format :         Pure_Verilog_HDL


// Project 'c64ram' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Fitter                          0:00:01


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                 14
  Total Output Pins :                18
  Total Bidir I/O Pins :             16
  Total Flip-Flops :                 33
  Total Product Terms :              82
  Total Reserved Pins :               0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                4        2      2    -->    50
I/O Pins                         68       46     22    -->    67
Logic Macrocells                256       54    202    -->    21
  Unusable Macrocells            ..        0     ..

Central Switch Matrix Outputs   512      100    412    -->    19
Logical Product Terms          1024       81    943    -->     7
Product Term Clusters           256       53    203    -->    20
Segment Interconnect Lines      128       34     94    -->    26



Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                    # of PT
                     I/O    Input  Macrocells   Macrocells   logic  clusters
            Fanin    Pins    Regs Used Unusable  available    PTs   available   Pwr
-----------------------------------------------------------------------------------
Maximum
  Segment    128      *(1)     8   --     --         64      256       64        -
  Block       32      *(1)     2   --     --         16       64       16        -
-----------------------------------------------------------------------------------
-----------------------------------------------------------------------------------
Segment 0     39     15/17     0   33      0         31       53       32

  Block 0A    19      9/9      0    9      0          7       18        9       Lo
  Block 0B    14      6/8      0    9      0          7       19        8       Lo
  Block 0C    17      0/0      0   15      0          1       16       15       Lo
  Block 0D     0      0/0      0    0      0         16        0        0       Lo
-----------------------------------------------------------------------------------
Segment 1     16     10/17     0   11      0         53       13       11

  Block 1A     6      2/9      0    3      0         13        5        3       Lo
  Block 1B    10      8/8      0    8      0          8        8        8       Lo
  Block 1C     0      0/0      0    0      0         16        0        0       Lo
  Block 1D     0      0/0      0    0      0         16        0        0       Lo
-----------------------------------------------------------------------------------
Segment 2     12      9/17     0    5      0         59        8        5

  Block 2A    10      5/9      0    3      0         13        6        3       Lo
  Block 2B     7      4/8      0    2      0         14        2        2       Lo
  Block 2C     0      0/0      0    0      0         16        0        0       Lo
  Block 2D     0      0/0      0    0      0         16        0        0       Lo
-----------------------------------------------------------------------------------
Segment 3     12     12/17     0    5      0         59        7        5

  Block 3A    10      9/9      0    3      0         13        5        3       Lo
  Block 3B     7      3/8      0    2      0         14        2        2       Lo
  Block 3C     0      0/0      0    0      0         16        0        0       Lo
  Block 3D     0      0/0      0    0      0         16        0        0       Lo
-----------------------------------------------------------------------------------

<Note> 1 : For MACH5 devices, the number of IOs depends on the block.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.
<Note> 3 : Pwr column shows original assignments. 
           Empty blocks are set to low power after the placement process.
<Note> 4 : Power  Hi = High
                  MH = Medium High
                  ML = Medium Low
                  Lo = Low



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   No

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16

@Utilization_options
  Max. 36521524520f Macrocells used :          100

@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@User_Signature                        0

@Output_Slew_Rate                      Default = SLOW(2)

@Power                                 Default = Low(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      |      |Seg/|        |
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------------------
    1 |  GND |    |        |
    2 |  GND |    |        |
    3 | JTAG |    |        |
    4 |  I_O |0A12|        |RA_8_
    5 |  I_O |0B13|        |RA_10_
    6 |  I_O |0B12|        |RA_9_
    7 |  I_O |0B11|        |RA_11_
    8 |  I_O |0B08|        |nRAS
    9 |  I_O |0B07|        |nCAS
   10 |  I_O |0B04|        |nRWE
   11 |  I_O |0B03|        |
   12 |  I_O |0B02|        |
   13 | CkIn |    |        |
   14 |  Vcc |    |        |
   15 |  Vcc |    |        |
   16 |  GND |    |        |
   17 |  GND |    |        |
   18 | CkIn |    |        |
   19 |  I_O |1B02|        |RD_3_
   20 |  I_O |1B03|        |RD_4_
   21 |  I_O |1B04|        |RD_2_
   22 |  I_O |1B07|        |RD_5_
   23 |  I_O |1B08|        |RD_1_
   24 |  I_O |1B11|        |RD_6_
   25 |  I_O |1B12|        |RD_0_
   26 |  I_O |1B13|        |RD_7_
   27 |  I_O |1A12|        |
   28 | JTAG |    |        |
   29 |  GND |    |        |
   30 |  GND |    |        |
   31 |  I_O |1A07|        |
   32 |  I_O |1A06|        |
   33 |  I_O |1A05|        |
   34 |  I_O |1A04|    *   |nWE
   35 |  I_O |1A03|        |nMode
   36 |  I_O |1A02|        |
   37 |  I_O |1A01|        |
   38 |  I_O |1A00|        |
   39 |  Vcc |    |        |
   40 |  GND |    |        |
   41 |  GND |    |        |
   42 |  Vcc |    |        |
   43 |  I_O |2A00|        |
   44 |  I_O |2A01|        |Size0
   45 |  I_O |2A02|        |
   46 |  I_O |2A03|        |D_2_
   47 |  I_O |2A04|        |
   48 |  I_O |2A05|    *   |nRES
   49 |  I_O |2A06|        |
   50 |  I_O |2A07|    *   |PHI2
   51 |  GND |    |        |
   52 |  GND |    |        |
   53 | JTAG |    |        |
   54 |  I_O |2A12|        |D_7_
   55 |  I_O |2B13|    *   |A_2_
   56 |  I_O |2B12|        |D_6_
   57 |  I_O |2B11|        |
   58 |  I_O |2B08|        |
   59 |  I_O |2B07|        |
   60 |  I_O |2B04|        |
   61 |  I_O |2B03|        |D_1_
   62 |  I_O |2B02|    *   |nIO1
   63 | CkIn |    |    *   |DotClk
   64 |  Vcc |    |        |
   65 |  Vcc |    |        |
   66 |  GND |    |        |
   67 |  GND |    |        |
   68 | CkIn |    |    *   |A_3_
   69 |  I_O |3B02|    *   |nIO2
   70 |  I_O |3B03|        |D_3_
   71 |  I_O |3B04|        |
   72 |  I_O |3B07|        |
   73 |  I_O |3B08|        |
   74 |  I_O |3B11|        |
   75 |  I_O |3B12|        |D_5_
   76 |  I_O |3B13|        |
   77 |  I_O |3A12|        |D_4_
   78 | JTAG |    |        |
   79 |  GND |    |        |
   80 |  GND |    |        |
   81 |  I_O |3A07|    *   |A_7_
   82 |  I_O |3A06|    *   |A_6_
   83 |  I_O |3A05|    *   |A_5_
   84 |  I_O |3A04|    *   |A_4_
   85 |  I_O |3A03|        |D_0_
   86 |  I_O |3A02|        |Size1
   87 |  I_O |3A01|    *   |A_1_
   88 |  I_O |3A00|    *   |A_0_
   89 |  Vcc |    |        |
   90 |  GND |    |        |
   91 |  GND |    |        |
   92 |  Vcc |    |        |
   93 |  I_O |0A00|        |RA_4_
   94 |  I_O |0A01|        |RA_3_
   95 |  I_O |0A02|        |RA_5_
   96 |  I_O |0A03|        |RA_2_
   97 |  I_O |0A04|        |RA_6_
   98 |  I_O |0A05|        |RA_1_
   99 |  I_O |0A06|        |RA_7_
  100 |  I_O |0A07|        |RA_0_

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                   P R     Input
      Seg/    Mc   r e O   Fanout
  Pin Blk PTs Type e s E   /S0\ /S1\ /S2\ /S3\   Pwr Slew      Signal 
------------------------------------------------------------------------------------------
   50  2A  .  I/O          -B-- A--- A--- A---                 PHI2
   63  2.  . Ck/I          ---- ---- ---- ----                 DotClk
   48  2A  .  I/O          --C- ---- ---- ----                 nRES
   34  1A  .  I/O          -BC- -B-- AB-- AB--                 nWE
   62  2B  .  I/O          -B-- -B-- AB-- AB--                 nIO1
   69  3B  .  I/O          --C- ---- ---- ----                 nIO2
   81  3A  .  I/O          A-C- ---- ---- ----                 A_7_
   82  3A  .  I/O          A-C- ---- ---- ----                 A_6_
   83  3A  .  I/O          A--- ---- ---- ----                 A_5_
   84  3A  .  I/O          A--- ---- ---- ----                 A_4_
   68  3.  . Ck/I          A--- ---- ---- ----                 A_3_
   55  2B  .  I/O          A--- ---- ---- ----                 A_2_
   87  3A  .  I/O          A--- ---- ---- ----                 A_1_
   88  3A  .  I/O          A-C- ---- ---- ----                 A_0_
------------------------------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                       P R     Output
      Seg/        Mc   r e O   Fanout
  Pin Blk PTs Cls Type e s E   /S0\ /S1\ /S2\ /S3\   Pwr Slew      Signal
------------------------------------------------------------------------------------------
    7  0B  1   1  COM          ---- ---- ---- ----    Lo Slow      RA_11_
   10  0B  1   1  COM          ---- ---- ---- ----    Lo Slow      nRWE
    5  0B  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_10_
    6  0B  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_9_
    4  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_8_
   99  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_7_
   97  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_6_
   95  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_5_
   93  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_4_
   94  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_3_
   96  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_2_
   98  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_1_
  100  0A  2   1  COM          ---- ---- ---- ----    Lo Slow      RA_0_
    8  0B  4   1  DFF          ---- ---- ---- ----    Lo Slow      nRAS
    9  0B  4   1  DFF          ---- ---- ---- ----    Lo Slow      nCAS
   35  1A  3   1  DFF          -BC- A--- AB-- AB--    Lo Slow      nMode
   44  2A  4   1  DFF          -BC- A--- AB-- AB--    Lo Slow      Size0
   86  3A  3   1  DFF          -BC- A--- AB-- AB--    Lo Slow      Size1
------------------------------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low

<Note> Cls=Cluster



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                       P R     Bidir
      Seg/        Mc   r e O   Fanout
  Pin Blk PTs Cls Type e s E   /S0\ /S1\ /S2\ /S3\   Pwr Slew      Signal
------------------------------------------------------------------------------------------
   26  1B  1   1  COM          ---- ---- A--- ----    Lo Slow      RD_7_
   24  1B  1   1  COM          ---- ---- -B-- ----    Lo Slow      RD_6_
   22  1B  1   1  COM          ---- ---- ---- -B--    Lo Slow      RD_5_
   20  1B  1   1  COM          ---- ---- ---- A---    Lo Slow      RD_4_
   19  1B  1   1  COM          ---- ---- ---- -B--    Lo Slow      RD_3_
   21  1B  1   1  COM          ---- ---- A--- ----    Lo Slow      RD_2_
   23  1B  1   1  COM          ---- ---- -B-- ----    Lo Slow      RD_1_
   25  1B  1   1  COM          ---- ---- ---- A---    Lo Slow      RD_0_
   54  2A  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_7_
   56  2B  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_6_
   75  3B  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_5_
   77  3A  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_4_
   70  3B  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_3_
   46  2A  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_2_
   61  2B  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_1_
   85  3A  1   1  DFF          --C- -B-- ---- ----    Lo Slow      D_0_
------------------------------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low

<Note> Cls=Cluster



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                       P R     Node
      Seg/        Mc   r e O   Fanout
  Mc# Blk PTs Cls Type e s E   /S0\ /S1\ /S2\ /S3\   Pwr Slew      Signal
------------------------------------------------------------------------------------------
   15  0B  1   1  DFF          -B-- ---- ---- ----    Lo           Ref_0_
    1  0B  2   1  DFF          -B-- ---- ---- ----    Lo           Ref_1_
    0  0B  3   1  DFF          -B-- ---- ---- ----    Lo           Ref_2_
   12  1A  1   1  DFF          ---- A--- A--- A---    Lo           inst_PHI2reg
   11  1A  1   1  DFF          ---- A--- A--- A---    Lo           inst_nPHI2seen
    0  0C  1   1  DFF          A--- ---- ---- ----    Lo           Window_2_
    1  0C  1   1  DFF          A--- ---- ---- ----    Lo           Window_3_
    2  0C  1   1  DFF          A--- ---- ---- ----    Lo           Window_4_
    3  0C  1   1  DFF          A--- ---- ---- ----    Lo           Window_5_
    4  0C  1   1  DFF          A--- ---- ---- ----    Lo           Block_0_
    5  0C  1   1  DFF          A--- ---- ---- ----    Lo           Block_1_
    6  0C  1   1  DFF          A--- ---- ---- ----    Lo           Block_2_
    7  0C  1   1  DFF          A--- ---- ---- ----    Lo           Block_3_
    8  0C  1   1  DFF          A--- ---- ---- ----    Lo           Block_4_
    9  0C  1   1  DFF          -B-- ---- ---- ----    Lo           Block_5_
   10  0C  1   1  DFF          -B-- ---- ---- ----    Lo           Block_6_
   11  0C  1   1  DFF          A--- ---- ---- ----    Lo           Window_0_
   12  0C  1   1  DFF          -B-- ---- ---- ----    Lo           Window_1_
   13  0C  1   1  DFF          -B-- ---- ---- ----    Lo           Block_7_
   14  0C  2   1  DFF          AB-- ---- ---- ----    Lo           inst_RAsel
------------------------------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low

<Note> Cls=Cluster



Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source :    Fanout List
-----------------------------------------------------------------------------
      PHI2{2A}:           nRWE{0B}   inst_PHI2reg{1A} inst_nPHI2seen{1A}
              :          nMode{1A}          Size0{2A}          Size1{3A}
    DotClk{2.}:           nRAS{0B}           nCAS{0B}         Ref_0_{0B}
              :         Ref_1_{0B}         Ref_2_{0B}   inst_PHI2reg{1A}
              : inst_nPHI2seen{1A}      Window_2_{0C}      Window_3_{0C}
              :      Window_4_{0C}      Window_5_{0C}       Block_0_{0C}
              :       Block_1_{0C}       Block_2_{0C}       Block_3_{0C}
              :       Block_4_{0C}       Block_5_{0C}       Block_6_{0C}
              :      Window_0_{0C}      Window_1_{0C}       Block_7_{0C}
              :     inst_RAsel{0C}          nMode{1A}          Size0{2A}
              :          Size1{3A}           D_7_{2A}           D_6_{2B}
              :           D_5_{3B}           D_4_{3A}           D_3_{3B}
              :           D_2_{2A}           D_1_{2B}           D_0_{3A}
      nRES{2A}:      Window_2_{0C}      Window_3_{0C}      Window_4_{0C}
              :      Window_5_{0C}       Block_0_{0C}       Block_1_{0C}
              :       Block_2_{0C}       Block_3_{0C}       Block_4_{0C}
              :       Block_5_{0C}       Block_6_{0C}      Window_0_{0C}
              :      Window_1_{0C}       Block_7_{0C}
       nWE{1A}:          RD_7_{1B}           nRWE{0B}          RD_6_{1B}
              :          RD_5_{1B}          RD_4_{1B}          RD_3_{1B}
              :          RD_2_{1B}          RD_1_{1B}          RD_0_{1B}
              :           nRAS{0B}           nCAS{0B}      Window_2_{0C}
              :      Window_3_{0C}      Window_4_{0C}      Window_5_{0C}
              :       Block_0_{0C}       Block_1_{0C}       Block_2_{0C}
              :       Block_3_{0C}       Block_4_{0C}       Block_5_{0C}
              :       Block_6_{0C}      Window_0_{0C}      Window_1_{0C}
              :       Block_7_{0C}           D_7_{2A}           D_6_{2B}
              :           D_5_{3B}           D_4_{3A}           D_3_{3B}
              :           D_2_{2A}           D_1_{2B}           D_0_{3A}
      nIO1{2B}:          RD_7_{1B}          RD_6_{1B}          RD_5_{1B}
              :          RD_4_{1B}          RD_3_{1B}          RD_2_{1B}
              :          RD_1_{1B}          RD_0_{1B}           nRAS{0B}
              :           nCAS{0B}           D_7_{2A}           D_6_{2B}
              :           D_5_{3B}           D_4_{3A}           D_3_{3B}
              :           D_2_{2A}           D_1_{2B}           D_0_{3A}
      nIO2{3B}:      Window_2_{0C}      Window_3_{0C}      Window_4_{0C}
              :      Window_5_{0C}       Block_0_{0C}       Block_1_{0C}
              :       Block_2_{0C}       Block_3_{0C}       Block_4_{0C}
              :       Block_5_{0C}       Block_6_{0C}      Window_0_{0C}
              :      Window_1_{0C}       Block_7_{0C}
      A_7_{3A}:          RA_7_{0A}      Window_2_{0C}      Window_3_{0C}
              :      Window_4_{0C}      Window_5_{0C}       Block_0_{0C}
              :       Block_1_{0C}       Block_2_{0C}       Block_3_{0C}
              :       Block_4_{0C}       Block_5_{0C}       Block_6_{0C}
              :      Window_0_{0C}      Window_1_{0C}       Block_7_{0C}
      A_6_{3A}:          RA_6_{0A}      Window_2_{0C}      Window_3_{0C}
              :      Window_4_{0C}      Window_5_{0C}       Block_0_{0C}
              :       Block_1_{0C}       Block_2_{0C}       Block_3_{0C}
              :       Block_4_{0C}       Block_5_{0C}       Block_6_{0C}
              :      Window_0_{0C}      Window_1_{0C}       Block_7_{0C}
      A_5_{3A}:          RA_5_{0A}
      A_4_{3A}:          RA_4_{0A}
      A_3_{3.}:          RA_3_{0A}
      A_2_{2B}:          RA_2_{0A}
      A_1_{3A}:          RA_1_{0A}
      A_0_{3A}:          RA_0_{0A}      Window_2_{0C}      Window_3_{0C}
              :      Window_4_{0C}      Window_5_{0C}       Block_0_{0C}
              :       Block_1_{0C}       Block_2_{0C}       Block_3_{0C}
              :       Block_4_{0C}       Block_5_{0C}       Block_6_{0C}
              :      Window_0_{0C}      Window_1_{0C}       Block_7_{0C}
     RD_7_{1B}:           D_7_{2A}
     RD_6_{1B}:           D_6_{2B}
     RD_5_{1B}:           D_5_{3B}
     RD_4_{1B}:           D_4_{3A}
     RD_3_{1B}:           D_3_{3B}
     RD_2_{1B}:           D_2_{2A}
     RD_1_{1B}:           D_1_{2B}
     RD_0_{1B}:           D_0_{3A}
      D_7_{2A}:          RD_7_{1B}       Block_7_{0C}
     nMode{1A}:           nRAS{0B}           nCAS{0B}         Ref_0_{0B}
              :         Ref_1_{0B}         Ref_2_{0B}      Window_2_{0C}
              :      Window_3_{0C}      Window_4_{0C}      Window_5_{0C}
              :       Block_0_{0C}       Block_1_{0C}       Block_2_{0C}
              :       Block_3_{0C}       Block_4_{0C}       Block_5_{0C}
              :       Block_6_{0C}      Window_0_{0C}      Window_1_{0C}
              :       Block_7_{0C}     inst_RAsel{0C}          nMode{1A}
              :          Size0{2A}          Size1{3A}           D_7_{2A}
              :           D_6_{2B}           D_5_{3B}           D_4_{3A}
              :           D_3_{3B}           D_2_{2A}           D_1_{2B}
              :           D_0_{3A}
     Size0{2A}:           nRAS{0B}           nCAS{0B}         Ref_0_{0B}
              :         Ref_1_{0B}         Ref_2_{0B}      Window_2_{0C}
              :      Window_3_{0C}      Window_4_{0C}      Window_5_{0C}
              :       Block_0_{0C}       Block_1_{0C}       Block_2_{0C}
              :       Block_3_{0C}       Block_4_{0C}       Block_5_{0C}
              :       Block_6_{0C}      Window_0_{0C}      Window_1_{0C}
              :       Block_7_{0C}     inst_RAsel{0C}          nMode{1A}
              :          Size0{2A}          Size1{3A}           D_7_{2A}
              :           D_6_{2B}           D_5_{3B}           D_4_{3A}
              :           D_3_{3B}           D_2_{2A}           D_1_{2B}
              :           D_0_{3A}
     Size1{3A}:           nRAS{0B}           nCAS{0B}         Ref_0_{0B}
              :         Ref_1_{0B}         Ref_2_{0B}      Window_2_{0C}
              :      Window_3_{0C}      Window_4_{0C}      Window_5_{0C}
              :       Block_0_{0C}       Block_1_{0C}       Block_2_{0C}
              :       Block_3_{0C}       Block_4_{0C}       Block_5_{0C}
              :       Block_6_{0C}      Window_0_{0C}      Window_1_{0C}
              :       Block_7_{0C}     inst_RAsel{0C}          nMode{1A}
              :          Size0{2A}          Size1{3A}           D_7_{2A}
              :           D_6_{2B}           D_5_{3B}           D_4_{3A}
              :           D_3_{3B}           D_2_{2A}           D_1_{2B}
              :           D_0_{3A}
      D_6_{2B}:          RD_6_{1B}       Block_6_{0C}
      D_5_{3B}:          RD_5_{1B}      Window_5_{0C}       Block_5_{0C}
      D_4_{3A}:          RD_4_{1B}      Window_4_{0C}       Block_4_{0C}
      D_3_{3B}:          RD_3_{1B}      Window_3_{0C}       Block_3_{0C}
      D_2_{2A}:          RD_2_{1B}      Window_2_{0C}       Block_2_{0C}
      D_1_{2B}:          RD_1_{1B}       Block_1_{0C}      Window_1_{0C}
      D_0_{3A}:          RD_0_{1B}       Block_0_{0C}      Window_0_{0C}
    Ref_0_{0B}:           nRAS{0B}           nCAS{0B}         Ref_0_{0B}
              :         Ref_1_{0B}         Ref_2_{0B}
    Ref_1_{0B}:           nRAS{0B}           nCAS{0B}         Ref_1_{0B}
              :         Ref_2_{0B}
    Ref_2_{0B}:           nRAS{0B}           nCAS{0B}         Ref_2_{0B}
inst_PHI2reg{1A}:
              :          nMode{1A}          Size0{2A}          Size1{3A}
inst_nPHI2seen{1A}:
              : inst_nPHI2seen{1A}          nMode{1A}          Size0{2A}
              :          Size1{3A}
 Window_2_{0C}:          RA_0_{0A}
 Window_3_{0C}:          RA_1_{0A}
 Window_4_{0C}:          RA_2_{0A}
 Window_5_{0C}:          RA_3_{0A}
  Block_0_{0C}:          RA_4_{0A}
  Block_1_{0C}:          RA_5_{0A}
  Block_2_{0C}:          RA_6_{0A}
  Block_3_{0C}:          RA_7_{0A}
  Block_4_{0C}:          RA_8_{0A}
  Block_5_{0C}:          RA_9_{0B}
  Block_6_{0C}:         RA_10_{0B}
 Window_0_{0C}:          RA_8_{0A}
 Window_1_{0C}:          RA_9_{0B}
  Block_7_{0C}:         RA_10_{0B}
inst_RAsel{0C}:         RA_10_{0B}          RA_9_{0B}          RA_8_{0A}
              :          RA_7_{0A}          RA_6_{0A}          RA_5_{0A}
              :          RA_4_{0A}          RA_3_{0A}          RA_2_{0A}
              :          RA_1_{0A}          RA_0_{0A}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal




BLOCK_0A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx0A00         ...              ...     mx0A16         ...              ...
mx0A01 mcell 0C-06         Block_2_     mx0A17      pin 68             A_3_
mx0A02      pin 87             A_1_     mx0A18 mcell 0C-02        Window_4_
mx0A03         ...              ...     mx0A19         ...              ...
mx0A04         ...              ...     mx0A20 mcell 0C-11        Window_0_
mx0A05 mcell 0C-03        Window_5_     mx0A21 mcell 0C-05         Block_1_
mx0A06         ...              ...     mx0A22      pin 55             A_2_
mx0A07         ...              ...     mx0A23      pin 81             A_7_
mx0A08      pin 88             A_0_     mx0A24 mcell 0C-07         Block_3_
mx0A09         ...              ...     mx0A25         ...              ...
mx0A10 mcell 0C-14       inst_RAsel     mx0A26         ...              ...
mx0A11 mcell 0C-04         Block_0_     mx0A27 mcell 0C-00        Window_2_
mx0A12      pin 82             A_6_     mx0A28      pin 83             A_5_
mx0A13 mcell 0C-01        Window_3_     mx0A29         ...              ...
mx0A14         ...              ...     mx0A30      pin 84             A_4_
mx0A15         ...              ...     mx0A31 mcell 0C-08         Block_4_
----------------------------------------------------------------------------


BLOCK_0B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx0B00 mcell 0B-00           Ref_2_     mx0B16         ...              ...
mx0B01 mcell 0B-01           Ref_1_     mx0B17      pin 50             PHI2
mx0B02      pin 35            nMode     mx0B18         ...              ...
mx0B03 mcell 0C-09         Block_5_     mx0B19         ...              ...
mx0B04         ...              ...     mx0B20         ...              ...
mx0B05         ...              ...     mx0B21      pin 86            Size1
mx0B06         ...              ...     mx0B22 mcell 0C-13         Block_7_
mx0B07         ...              ...     mx0B23         ...              ...
mx0B08         ...              ...     mx0B24         ...              ...
mx0B09         ...              ...     mx0B25         ...              ...
mx0B10      pin 44            Size0     mx0B26         ...              ...
mx0B11 mcell 0C-14       inst_RAsel     mx0B27         ...              ...
mx0B12      pin 34              nWE     mx0B28 mcell 0C-10         Block_6_
mx0B13         ...              ...     mx0B29         ...              ...
mx0B14      pin 62             nIO1     mx0B30         ...              ...
mx0B15 mcell 0B-15           Ref_0_     mx0B31 mcell 0C-12        Window_1_
----------------------------------------------------------------------------


BLOCK_0C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx0C00      pin 70             D_3_     mx0C16         ...              ...
mx0C01         ...              ...     mx0C17      pin 88             A_0_
mx0C02         ...              ...     mx0C18      pin 69             nIO2
mx0C03         ...              ...     mx0C19      pin 48             nRES
mx0C04      pin 35            nMode     mx0C20      pin 54             D_7_
mx0C05         ...              ...     mx0C21         ...              ...
mx0C06      pin 44            Size0     mx0C22      pin 82             A_6_
mx0C07      pin 85             D_0_     mx0C23         ...              ...
mx0C08      pin 34              nWE     mx0C24         ...              ...
mx0C09      pin 56             D_6_     mx0C25         ...              ...
mx0C10         ...              ...     mx0C26         ...              ...
mx0C11      pin 61             D_1_     mx0C27         ...              ...
mx0C12      pin 81             A_7_     mx0C28      pin 46             D_2_
mx0C13         ...              ...     mx0C29         ...              ...
mx0C14      pin 75             D_5_     mx0C30      pin 86            Size1
mx0C15         ...              ...     mx0C31      pin 77             D_4_
----------------------------------------------------------------------------


BLOCK_0D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx0D00         ...              ...     mx0D16         ...              ...
mx0D01         ...              ...     mx0D17         ...              ...
mx0D02         ...              ...     mx0D18         ...              ...
mx0D03         ...              ...     mx0D19         ...              ...
mx0D04         ...              ...     mx0D20         ...              ...
mx0D05         ...              ...     mx0D21         ...              ...
mx0D06         ...              ...     mx0D22         ...              ...
mx0D07         ...              ...     mx0D23         ...              ...
mx0D08         ...              ...     mx0D24         ...              ...
mx0D09         ...              ...     mx0D25         ...              ...
mx0D10         ...              ...     mx0D26         ...              ...
mx0D11         ...              ...     mx0D27         ...              ...
mx0D12         ...              ...     mx0D28         ...              ...
mx0D13         ...              ...     mx0D29         ...              ...
mx0D14         ...              ...     mx0D30         ...              ...
mx0D15         ...              ...     mx0D31         ...              ...
----------------------------------------------------------------------------


BLOCK_1A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx1A00         ...              ...     mx1A16         ...              ...
mx1A01         ...              ...     mx1A17         ...              ...
mx1A02         ...              ...     mx1A18         ...              ...
mx1A03      pin 35            nMode     mx1A19         ...              ...
mx1A04      pin 86            Size1     mx1A20         ...              ...
mx1A05         ...              ...     mx1A21         ...              ...
mx1A06         ...              ...     mx1A22         ...              ...
mx1A07      pin 50             PHI2     mx1A23         ...              ...
mx1A08         ...              ...     mx1A24         ...              ...
mx1A09         ...              ...     mx1A25         ...              ...
mx1A10         ...              ...     mx1A26         ...              ...
mx1A11 mcell 1A-11   inst_nPHI2seen     mx1A27         ...              ...
mx1A12 mcell 1A-12     inst_PHI2reg     mx1A28         ...              ...
mx1A13         ...              ...     mx1A29         ...              ...
mx1A14         ...              ...     mx1A30         ...              ...
mx1A15      pin 44            Size0     mx1A31         ...              ...
----------------------------------------------------------------------------


BLOCK_1B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx1B00         ...              ...     mx1B16         ...              ...
mx1B01         ...              ...     mx1B17         ...              ...
mx1B02      pin 61             D_1_     mx1B18      pin 54             D_7_
mx1B03      pin 34              nWE     mx1B19      pin 75             D_5_
mx1B04         ...              ...     mx1B20         ...              ...
mx1B05         ...              ...     mx1B21         ...              ...
mx1B06         ...              ...     mx1B22         ...              ...
mx1B07         ...              ...     mx1B23      pin 85             D_0_
mx1B08         ...              ...     mx1B24      pin 62             nIO1
mx1B09         ...              ...     mx1B25         ...              ...
mx1B10         ...              ...     mx1B26         ...              ...
mx1B11      pin 70             D_3_     mx1B27         ...              ...
mx1B12         ...              ...     mx1B28      pin 46             D_2_
mx1B13      pin 56             D_6_     mx1B29         ...              ...
mx1B14         ...              ...     mx1B30      pin 77             D_4_
mx1B15         ...              ...     mx1B31         ...              ...
----------------------------------------------------------------------------


BLOCK_1C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx1C00         ...              ...     mx1C16         ...              ...
mx1C01         ...              ...     mx1C17         ...              ...
mx1C02         ...              ...     mx1C18         ...              ...
mx1C03         ...              ...     mx1C19         ...              ...
mx1C04         ...              ...     mx1C20         ...              ...
mx1C05         ...              ...     mx1C21         ...              ...
mx1C06         ...              ...     mx1C22         ...              ...
mx1C07         ...              ...     mx1C23         ...              ...
mx1C08         ...              ...     mx1C24         ...              ...
mx1C09         ...              ...     mx1C25         ...              ...
mx1C10         ...              ...     mx1C26         ...              ...
mx1C11         ...              ...     mx1C27         ...              ...
mx1C12         ...              ...     mx1C28         ...              ...
mx1C13         ...              ...     mx1C29         ...              ...
mx1C14         ...              ...     mx1C30         ...              ...
mx1C15         ...              ...     mx1C31         ...              ...
----------------------------------------------------------------------------


BLOCK_1D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx1D00         ...              ...     mx1D16         ...              ...
mx1D01         ...              ...     mx1D17         ...              ...
mx1D02         ...              ...     mx1D18         ...              ...
mx1D03         ...              ...     mx1D19         ...              ...
mx1D04         ...              ...     mx1D20         ...              ...
mx1D05         ...              ...     mx1D21         ...              ...
mx1D06         ...              ...     mx1D22         ...              ...
mx1D07         ...              ...     mx1D23         ...              ...
mx1D08         ...              ...     mx1D24         ...              ...
mx1D09         ...              ...     mx1D25         ...              ...
mx1D10         ...              ...     mx1D26         ...              ...
mx1D11         ...              ...     mx1D27         ...              ...
mx1D12         ...              ...     mx1D28         ...              ...
mx1D13         ...              ...     mx1D29         ...              ...
mx1D14         ...              ...     mx1D30         ...              ...
mx1D15         ...              ...     mx1D31         ...              ...
----------------------------------------------------------------------------


BLOCK_2A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx2A00      pin 86            Size1     mx2A16         ...              ...
mx2A01      pin 44            Size0     mx2A17      pin 26            RD_7_
mx2A02         ...              ...     mx2A18         ...              ...
mx2A03      pin 35            nMode     mx2A19         ...              ...
mx2A04         ...              ...     mx2A20         ...              ...
mx2A05         ...              ...     mx2A21 mcell 1A-11   inst_nPHI2seen
mx2A06 mcell 1A-12     inst_PHI2reg     mx2A22         ...              ...
mx2A07         ...              ...     mx2A23      pin 50             PHI2
mx2A08         ...              ...     mx2A24         ...              ...
mx2A09         ...              ...     mx2A25         ...              ...
mx2A10         ...              ...     mx2A26         ...              ...
mx2A11      pin 21            RD_2_     mx2A27         ...              ...
mx2A12      pin 34              nWE     mx2A28         ...              ...
mx2A13         ...              ...     mx2A29         ...              ...
mx2A14      pin 62             nIO1     mx2A30         ...              ...
mx2A15         ...              ...     mx2A31         ...              ...
----------------------------------------------------------------------------


BLOCK_2B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx2B00      pin 23            RD_1_     mx2B16         ...              ...
mx2B01         ...              ...     mx2B17         ...              ...
mx2B02         ...              ...     mx2B18      pin 62             nIO1
mx2B03         ...              ...     mx2B19         ...              ...
mx2B04      pin 34              nWE     mx2B20      pin 24            RD_6_
mx2B05         ...              ...     mx2B21      pin 44            Size0
mx2B06         ...              ...     mx2B22         ...              ...
mx2B07         ...              ...     mx2B23         ...              ...
mx2B08         ...              ...     mx2B24         ...              ...
mx2B09         ...              ...     mx2B25         ...              ...
mx2B10         ...              ...     mx2B26         ...              ...
mx2B11         ...              ...     mx2B27         ...              ...
mx2B12         ...              ...     mx2B28         ...              ...
mx2B13         ...              ...     mx2B29         ...              ...
mx2B14         ...              ...     mx2B30      pin 86            Size1
mx2B15      pin 35            nMode     mx2B31         ...              ...
----------------------------------------------------------------------------


BLOCK_2C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx2C00         ...              ...     mx2C16         ...              ...
mx2C01         ...              ...     mx2C17         ...              ...
mx2C02         ...              ...     mx2C18         ...              ...
mx2C03         ...              ...     mx2C19         ...              ...
mx2C04         ...              ...     mx2C20         ...              ...
mx2C05         ...              ...     mx2C21         ...              ...
mx2C06         ...              ...     mx2C22         ...              ...
mx2C07         ...              ...     mx2C23         ...              ...
mx2C08         ...              ...     mx2C24         ...              ...
mx2C09         ...              ...     mx2C25         ...              ...
mx2C10         ...              ...     mx2C26         ...              ...
mx2C11         ...              ...     mx2C27         ...              ...
mx2C12         ...              ...     mx2C28         ...              ...
mx2C13         ...              ...     mx2C29         ...              ...
mx2C14         ...              ...     mx2C30         ...              ...
mx2C15         ...              ...     mx2C31         ...              ...
----------------------------------------------------------------------------


BLOCK_2D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx2D00         ...              ...     mx2D16         ...              ...
mx2D01         ...              ...     mx2D17         ...              ...
mx2D02         ...              ...     mx2D18         ...              ...
mx2D03         ...              ...     mx2D19         ...              ...
mx2D04         ...              ...     mx2D20         ...              ...
mx2D05         ...              ...     mx2D21         ...              ...
mx2D06         ...              ...     mx2D22         ...              ...
mx2D07         ...              ...     mx2D23         ...              ...
mx2D08         ...              ...     mx2D24         ...              ...
mx2D09         ...              ...     mx2D25         ...              ...
mx2D10         ...              ...     mx2D26         ...              ...
mx2D11         ...              ...     mx2D27         ...              ...
mx2D12         ...              ...     mx2D28         ...              ...
mx2D13         ...              ...     mx2D29         ...              ...
mx2D14         ...              ...     mx2D30         ...              ...
mx2D15         ...              ...     mx2D31         ...              ...
----------------------------------------------------------------------------


BLOCK_3A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx3A00      pin 62             nIO1     mx3A16         ...              ...
mx3A01 mcell 1A-12     inst_PHI2reg     mx3A17         ...              ...
mx3A02      pin 86            Size1     mx3A18 mcell 1A-11   inst_nPHI2seen
mx3A03         ...              ...     mx3A19         ...              ...
mx3A04         ...              ...     mx3A20         ...              ...
mx3A05         ...              ...     mx3A21         ...              ...
mx3A06      pin 44            Size0     mx3A22         ...              ...
mx3A07         ...              ...     mx3A23      pin 20            RD_4_
mx3A08      pin 35            nMode     mx3A24         ...              ...
mx3A09         ...              ...     mx3A25         ...              ...
mx3A10         ...              ...     mx3A26         ...              ...
mx3A11      pin 50             PHI2     mx3A27         ...              ...
mx3A12         ...              ...     mx3A28         ...              ...
mx3A13         ...              ...     mx3A29      pin 34              nWE
mx3A14      pin 25            RD_0_     mx3A30         ...              ...
mx3A15         ...              ...     mx3A31         ...              ...
----------------------------------------------------------------------------


BLOCK_3B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx3B00         ...              ...     mx3B16      pin 44            Size0
mx3B01         ...              ...     mx3B17         ...              ...
mx3B02         ...              ...     mx3B18      pin 86            Size1
mx3B03         ...              ...     mx3B19         ...              ...
mx3B04         ...              ...     mx3B20         ...              ...
mx3B05         ...              ...     mx3B21         ...              ...
mx3B06      pin 22            RD_5_     mx3B22         ...              ...
mx3B07         ...              ...     mx3B23      pin 62             nIO1
mx3B08         ...              ...     mx3B24         ...              ...
mx3B09         ...              ...     mx3B25         ...              ...
mx3B10      pin 35            nMode     mx3B26         ...              ...
mx3B11         ...              ...     mx3B27         ...              ...
mx3B12      pin 34              nWE     mx3B28         ...              ...
mx3B13         ...              ...     mx3B29         ...              ...
mx3B14         ...              ...     mx3B30         ...              ...
mx3B15         ...              ...     mx3B31      pin 19            RD_3_
----------------------------------------------------------------------------


BLOCK_3C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx3C00         ...              ...     mx3C16         ...              ...
mx3C01         ...              ...     mx3C17         ...              ...
mx3C02         ...              ...     mx3C18         ...              ...
mx3C03         ...              ...     mx3C19         ...              ...
mx3C04         ...              ...     mx3C20         ...              ...
mx3C05         ...              ...     mx3C21         ...              ...
mx3C06         ...              ...     mx3C22         ...              ...
mx3C07         ...              ...     mx3C23         ...              ...
mx3C08         ...              ...     mx3C24         ...              ...
mx3C09         ...              ...     mx3C25         ...              ...
mx3C10         ...              ...     mx3C26         ...              ...
mx3C11         ...              ...     mx3C27         ...              ...
mx3C12         ...              ...     mx3C28         ...              ...
mx3C13         ...              ...     mx3C29         ...              ...
mx3C14         ...              ...     mx3C30         ...              ...
mx3C15         ...              ...     mx3C31         ...              ...
----------------------------------------------------------------------------


BLOCK_3D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~~
CSM    Source             Signal        CSM    Source             Signal
------------------------------------    ------------------------------------
mx3D00         ...              ...     mx3D16         ...              ...
mx3D01         ...              ...     mx3D17         ...              ...
mx3D02         ...              ...     mx3D18         ...              ...
mx3D03         ...              ...     mx3D19         ...              ...
mx3D04         ...              ...     mx3D20         ...              ...
mx3D05         ...              ...     mx3D21         ...              ...
mx3D06         ...              ...     mx3D22         ...              ...
mx3D07         ...              ...     mx3D23         ...              ...
mx3D08         ...              ...     mx3D24         ...              ...
mx3D09         ...              ...     mx3D25         ...              ...
mx3D10         ...              ...     mx3D26         ...              ...
mx3D11         ...              ...     mx3D27         ...              ...
mx3D12         ...              ...     mx3D28         ...              ...
mx3D13         ...              ...     mx3D29         ...              ...
mx3D14         ...              ...     mx3D30         ...              ...
mx3D15         ...              ...     mx3D31         ...              ...
----------------------------------------------------------------------------


<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell).



Fit Equations
~~~~~~~~~~~~~~~~

RA_11_ = (0);

RD_7_ = (D_7_.PIN);

RD_7_.OE = (!nWE & !nIO1);

!nRWE = (PHI2 & !nWE);

RA_10_ = (Block_7_.Q & inst_RAsel.Q
     # Block_6_.Q & !inst_RAsel.Q);

RA_9_ = (Window_1_.Q & inst_RAsel.Q
     # Block_5_.Q & !inst_RAsel.Q);

RA_8_ = (Window_0_.Q & inst_RAsel.Q
     # Block_4_.Q & !inst_RAsel.Q);

RA_7_ = (A_7_ & inst_RAsel.Q
     # Block_3_.Q & !inst_RAsel.Q);

RA_6_ = (A_6_ & inst_RAsel.Q
     # Block_2_.Q & !inst_RAsel.Q);

RA_5_ = (A_5_ & inst_RAsel.Q
     # Block_1_.Q & !inst_RAsel.Q);

RA_4_ = (A_4_ & inst_RAsel.Q
     # Block_0_.Q & !inst_RAsel.Q);

RA_3_ = (A_3_ & inst_RAsel.Q
     # Window_5_.Q & !inst_RAsel.Q);

RA_2_ = (A_2_ & inst_RAsel.Q
     # Window_4_.Q & !inst_RAsel.Q);

RA_1_ = (A_1_ & inst_RAsel.Q
     # Window_3_.Q & !inst_RAsel.Q);

RA_0_ = (A_0_ & inst_RAsel.Q
     # Window_2_.Q & !inst_RAsel.Q);

RD_6_ = (D_6_.PIN);

RD_6_.OE = (!nWE & !nIO1);

RD_5_ = (D_5_.PIN);

RD_5_.OE = (!nWE & !nIO1);

RD_4_ = (D_4_.PIN);

RD_4_.OE = (!nWE & !nIO1);

RD_3_ = (D_3_.PIN);

RD_3_.OE = (!nWE & !nIO1);

RD_2_ = (D_2_.PIN);

RD_2_.OE = (!nWE & !nIO1);

RD_1_ = (D_1_.PIN);

RD_1_.OE = (!nWE & !nIO1);

RD_0_ = (D_0_.PIN);

RD_0_.OE = (!nWE & !nIO1);

D_7_.OE = (nWE & !nIO1);

D_7_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_7_.D = (RD_7_.PIN);

D_7_.C = (DotClk);

!nRAS.D = (!nIO1 & nMode.Q & !Size1.Q
     # nMode.Q & !Size0.Q & !Size1.Q
     # !nWE & !nIO1 & nMode.Q & !Size0.Q
     # !nMode.Q & !Size0.Q & Size1.Q & !Ref_0_.Q & !Ref_1_.Q & !Ref_2_.Q);

nRAS.C = (DotClk);

!nCAS.D = (!nWE & !nIO1 & nMode.Q & !Size0.Q & Size1.Q
     # nWE & !nIO1 & nMode.Q & Size0.Q & !Size1.Q
     # !nMode.Q & !Size0.Q & Size1.Q & !Ref_0_.Q & !Ref_1_.Q & !Ref_2_.Q
     # !nMode.Q & Size0.Q & !Size1.Q & !Ref_0_.Q & !Ref_1_.Q & !Ref_2_.Q);

nCAS.C = (DotClk);

!nMode.D = (!nMode.Q & !Size0.Q
     # !nMode.Q & !Size1.Q
     # !PHI2 & inst_PHI2reg.Q & inst_nPHI2seen.Q);

nMode.C = (DotClk);

Size0.D = (nMode.Q & !Size0.Q
     # nMode.Q & Size1.Q
     # !Size0.Q & Size1.Q
     # !PHI2 & inst_PHI2reg.Q & inst_nPHI2seen.Q);

Size0.C = (DotClk);

!Size1.D = (!Size0.Q & !Size1.Q
     # !nMode.Q & Size0.Q & Size1.Q
     # !PHI2 & inst_PHI2reg.Q & inst_nPHI2seen.Q);

Size1.C = (DotClk);

D_6_.OE = (nWE & !nIO1);

D_6_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_6_.D = (RD_6_.PIN);

D_6_.C = (DotClk);

D_5_.OE = (nWE & !nIO1);

D_5_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_5_.D = (RD_5_.PIN);

D_5_.C = (DotClk);

D_4_.OE = (nWE & !nIO1);

D_4_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_4_.D = (RD_4_.PIN);

D_4_.C = (DotClk);

D_3_.OE = (nWE & !nIO1);

D_3_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_3_.D = (RD_3_.PIN);

D_3_.C = (DotClk);

D_2_.OE = (nWE & !nIO1);

D_2_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_2_.D = (RD_2_.PIN);

D_2_.C = (DotClk);

D_1_.OE = (nWE & !nIO1);

D_1_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_1_.D = (RD_1_.PIN);

D_1_.C = (DotClk);

D_0_.OE = (nWE & !nIO1);

D_0_.CE = (nMode.Q & !Size0.Q & Size1.Q);

D_0_.D = (RD_0_.PIN);

D_0_.C = (DotClk);

Ref_0_.CE = (nMode.Q & !Size0.Q & !Size1.Q);

Ref_0_.D = (!Ref_0_.Q);

Ref_0_.C = (DotClk);

Ref_1_.CE = (nMode.Q & !Size0.Q & !Size1.Q);

Ref_1_.D = (!Ref_0_.Q & Ref_1_.Q
     # Ref_0_.Q & !Ref_1_.Q);

Ref_1_.C = (DotClk);

Ref_2_.CE = (nMode.Q & !Size0.Q & !Size1.Q);

Ref_2_.D = (!Ref_0_.Q & Ref_2_.Q
     # !Ref_1_.Q & Ref_2_.Q
     # Ref_0_.Q & Ref_1_.Q & !Ref_2_.Q);

Ref_2_.C = (DotClk);

inst_PHI2reg.D = (PHI2);

inst_PHI2reg.C = (DotClk);

!inst_nPHI2seen.D = (PHI2 & !inst_nPHI2seen.Q);

inst_nPHI2seen.C = (DotClk);

Window_2_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & !A_0_ & nMode.Q & Size0.Q & Size1.Q);

Window_2_.AR = (!nRES);

Window_2_.D = (D_2_.PIN);

Window_2_.C = (DotClk);

Window_3_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & !A_0_ & nMode.Q & Size0.Q & Size1.Q);

Window_3_.AR = (!nRES);

Window_3_.D = (D_3_.PIN);

Window_3_.C = (DotClk);

Window_4_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & !A_0_ & nMode.Q & Size0.Q & Size1.Q);

Window_4_.AR = (!nRES);

Window_4_.D = (D_4_.PIN);

Window_4_.C = (DotClk);

Window_5_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & !A_0_ & nMode.Q & Size0.Q & Size1.Q);

Window_5_.AR = (!nRES);

Window_5_.D = (D_5_.PIN);

Window_5_.C = (DotClk);

Block_0_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_0_.AR = (!nRES);

Block_0_.D = (D_0_.PIN);

Block_0_.C = (DotClk);

Block_1_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_1_.AR = (!nRES);

Block_1_.D = (D_1_.PIN);

Block_1_.C = (DotClk);

Block_2_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_2_.AR = (!nRES);

Block_2_.D = (D_2_.PIN);

Block_2_.C = (DotClk);

Block_3_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_3_.AR = (!nRES);

Block_3_.D = (D_3_.PIN);

Block_3_.C = (DotClk);

Block_4_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_4_.AR = (!nRES);

Block_4_.D = (D_4_.PIN);

Block_4_.C = (DotClk);

Block_5_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_5_.AR = (!nRES);

Block_5_.D = (D_5_.PIN);

Block_5_.C = (DotClk);

Block_6_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_6_.AR = (!nRES);

Block_6_.D = (D_6_.PIN);

Block_6_.C = (DotClk);

Window_0_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & !A_0_ & nMode.Q & Size0.Q & Size1.Q);

Window_0_.AR = (!nRES);

Window_0_.D = (D_0_.PIN);

Window_0_.C = (DotClk);

Window_1_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & !A_0_ & nMode.Q & Size0.Q & Size1.Q);

Window_1_.AR = (!nRES);

Window_1_.D = (D_1_.PIN);

Window_1_.C = (DotClk);

Block_7_.CE = (!nWE & !nIO2 & A_7_ & A_6_ & A_0_ & nMode.Q & Size0.Q & Size1.Q);

Block_7_.AR = (!nRES);

Block_7_.D = (D_7_.PIN);

Block_7_.C = (DotClk);

inst_RAsel.D = (nMode.Q & !Size0.Q & Size1.Q
     # nMode.Q & Size0.Q & !Size1.Q);

inst_RAsel.C = (!DotClk);





