// Seed: 411809743
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4
);
  assign id_1 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 void id_4,
    input wand id_5
);
  tri1 id_7 = 1;
  always_latch id_3 = id_4;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_3,
      id_0
  );
  assign modCall_1.type_7 = 0;
  id_9(
      .id_0(), .id_1(-1), .id_2(id_3), .id_3(id_7)
  );
  wire id_10;
  wire id_11;
  supply0 id_12 = id_5;
endmodule
