\hypertarget{classfifo__tb_1_1arch__sim__tb__top}{}\section{arch\+\_\+sim\+\_\+tb\+\_\+top Architecture Reference}
\label{classfifo__tb_1_1arch__sim__tb__top}\index{arch\+\_\+sim\+\_\+tb\+\_\+top@{arch\+\_\+sim\+\_\+tb\+\_\+top}}
\subsection*{Procedures}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} \hyperlink{classfifo__tb_1_1arch__sim__tb__top_a978c1602c1c480e86c09f3c3a1b8cc98}{init}(  )\hypertarget{classfifo__tb_1_1arch__sim__tb__top_a978c1602c1c480e86c09f3c3a1b8cc98}{}\label{classfifo__tb_1_1arch__sim__tb__top_a978c1602c1c480e86c09f3c3a1b8cc98}

\begin{DoxyCompactList}\small\item\em 100\+M\+Hz system clock generation \end{DoxyCompactList}\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} \hyperlink{classfifo__tb_1_1arch__sim__tb__top_ab09a9572032a333afde267d6436d9978}{check\+\_\+flags}( {\bfseries \textcolor{keywordflow}{constant }\textcolor{vhdlchar}{empty\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}}{\bfseries ,\textcolor{keywordflow}{constant }\textcolor{vhdlchar}{full\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} )\hypertarget{classfifo__tb_1_1arch__sim__tb__top_ab09a9572032a333afde267d6436d9978}{}\label{classfifo__tb_1_1arch__sim__tb__top_ab09a9572032a333afde267d6436d9978}

\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} \hyperlink{classfifo__tb_1_1arch__sim__tb__top_a41e47bd09560c497495921a9b4dc814b}{check\+\_\+data}( {\bfseries \textcolor{keywordflow}{constant }\textcolor{vhdlchar}{pop\+\_\+data\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }}} )\hypertarget{classfifo__tb_1_1arch__sim__tb__top_a41e47bd09560c497495921a9b4dc814b}{}\label{classfifo__tb_1_1arch__sim__tb__top_a41e47bd09560c497495921a9b4dc814b}

\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} \hyperlink{classfifo__tb_1_1arch__sim__tb__top_a1a67c6919fd2df4fb49262c9b52eeed8}{push}( {\bfseries \textcolor{keywordflow}{constant }\textcolor{vhdlchar}{push\+\_\+data\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }}} )\hypertarget{classfifo__tb_1_1arch__sim__tb__top_a1a67c6919fd2df4fb49262c9b52eeed8}{}\label{classfifo__tb_1_1arch__sim__tb__top_a1a67c6919fd2df4fb49262c9b52eeed8}

\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} \hyperlink{classfifo__tb_1_1arch__sim__tb__top_a23acc33d21869c517c7eb8114b3d8072}{pop}(  )\hypertarget{classfifo__tb_1_1arch__sim__tb__top_a23acc33d21869c517c7eb8114b3d8072}{}\label{classfifo__tb_1_1arch__sim__tb__top_a23acc33d21869c517c7eb8114b3d8072}

\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a576cc2b7670fbb1753a2eb96fe3c0d1d}{fifo}  {\bfseries }  \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a576cc2b7670fbb1753a2eb96fe3c0d1d}{}\label{classfifo__tb_1_1arch__sim__tb__top_a576cc2b7670fbb1753a2eb96fe3c0d1d}

\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a380923a46a5316098c433d1ed4ddb297}{C\+L\+K\+\_\+\+P\+ER} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a380923a46a5316098c433d1ed4ddb297}{}\label{classfifo__tb_1_1arch__sim__tb__top_a380923a46a5316098c433d1ed4ddb297}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_adfd99816d33670deb62578cee0bc439d}{D\+A\+T\+A\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_adfd99816d33670deb62578cee0bc439d}{}\label{classfifo__tb_1_1arch__sim__tb__top_adfd99816d33670deb62578cee0bc439d}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_ae5ef9409c69d5ff4da9eca74516d4480}{A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_ae5ef9409c69d5ff4da9eca74516d4480}{}\label{classfifo__tb_1_1arch__sim__tb__top_ae5ef9409c69d5ff4da9eca74516d4480}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a785c9bef8b15aff223794e7ec876f101}{F\+I\+F\+O\+\_\+\+D\+E\+P\+TH} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a785c9bef8b15aff223794e7ec876f101}{}\label{classfifo__tb_1_1arch__sim__tb__top_a785c9bef8b15aff223794e7ec876f101}

\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a758954bd73e827fdd8b42bea84291df0}{sim\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a758954bd73e827fdd8b42bea84291df0}{}\label{classfifo__tb_1_1arch__sim__tb__top_a758954bd73e827fdd8b42bea84291df0}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a8db431d7b3f80c254a4d266f4df3b906}{sim\+\_\+rst} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a8db431d7b3f80c254a4d266f4df3b906}{}\label{classfifo__tb_1_1arch__sim__tb__top_a8db431d7b3f80c254a4d266f4df3b906}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a489de405c57c8e96a064ab1ff3010180}{sim\+\_\+stop} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a489de405c57c8e96a064ab1ff3010180}{}\label{classfifo__tb_1_1arch__sim__tb__top_a489de405c57c8e96a064ab1ff3010180}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_aaefee2c56fa2e83b46c22d417d27169a}{sim\+\_\+fifo\+\_\+in\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_aaefee2c56fa2e83b46c22d417d27169a}{}\label{classfifo__tb_1_1arch__sim__tb__top_aaefee2c56fa2e83b46c22d417d27169a}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a6d6d4eba6266c601ec18d27ebc9c2aa1}{sim\+\_\+fifo\+\_\+wr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a6d6d4eba6266c601ec18d27ebc9c2aa1}{}\label{classfifo__tb_1_1arch__sim__tb__top_a6d6d4eba6266c601ec18d27ebc9c2aa1}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a51ef494ebc7865a2e86389d46363500f}{sim\+\_\+fifo\+\_\+rd\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a51ef494ebc7865a2e86389d46363500f}{}\label{classfifo__tb_1_1arch__sim__tb__top_a51ef494ebc7865a2e86389d46363500f}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a6bb65f99ea9a6ffc24af9695eb6bd9b3}{fifo\+\_\+full} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0 \char`\"{}}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a6bb65f99ea9a6ffc24af9695eb6bd9b3}{}\label{classfifo__tb_1_1arch__sim__tb__top_a6bb65f99ea9a6ffc24af9695eb6bd9b3}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_aec6d434e907afbc0cc6a10c39dcbf466}{fifo\+\_\+empty} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0 \char`\"{}}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_aec6d434e907afbc0cc6a10c39dcbf466}{}\label{classfifo__tb_1_1arch__sim__tb__top_aec6d434e907afbc0cc6a10c39dcbf466}

\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_ab2d0f67ea54f26118afbc1308083d9be}{fifo\+\_\+out\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_ab2d0f67ea54f26118afbc1308083d9be}{}\label{classfifo__tb_1_1arch__sim__tb__top_ab2d0f67ea54f26118afbc1308083d9be}

\end{DoxyCompactItemize}
\subsection*{Files}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_ae768b3d4ad39e273ad558b88db04b283}{tv\+\_\+file} {\bfseries \textcolor{vhdlchar}{text}\textcolor{vhdlchar}{ }} \hypertarget{classfifo__tb_1_1arch__sim__tb__top_ae768b3d4ad39e273ad558b88db04b283}{}\label{classfifo__tb_1_1arch__sim__tb__top_ae768b3d4ad39e273ad558b88db04b283}

\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classfifo__tb_1_1arch__sim__tb__top_a47b01e50faceb121d8aee3322ca3742c}{i\+\_\+fifo}  {\bfseries fifo}   \hypertarget{classfifo__tb_1_1arch__sim__tb__top_a47b01e50faceb121d8aee3322ca3742c}{}\label{classfifo__tb_1_1arch__sim__tb__top_a47b01e50faceb121d8aee3322ca3742c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 47 of file fifo\+\_\+tb.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/serg/\+Dropbox/ws/eda/fifo/hdl/tb/\hyperlink{fifo__tb_8vhd}{fifo\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
