Global frequency set at 1000000000000 ticks per second
============================================================
EventQueue Dump  (cycle 0)
------------------------------------------------------------
<No Events>
============================================================
0 s (=) : system.pc.south_bridge.cmos.rtc Real-time clock set to Sun Jan  1 00:00:00 2012
Creating IntSourcePinBase
Creating IntSourcePinBase
Creating IntSinkPinBase
Creating IntSourcePinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSinkPinBase
Creating IntSourcePinBase
Creating IntSourcePinBase
Creating IntSourcePinBase
Creating IntSourcePinBase
Name: root
Binding ports of object root Root
Name: system
Binding ports of object system System
Want to bind port system system_port
Binding port system system_port
Name: system.apicbridge
Binding ports of object system.apicbridge Bridge
Want to bind port system.apicbridge cpu_side_port
Want to bind port system.apicbridge mem_side_port
Binding port system.apicbridge mem_side_port
Name: system.apicbridge.power_state
Binding ports of object system.apicbridge.power_state PowerState
Name: system.bridge
Binding ports of object system.bridge Bridge
Want to bind port system.bridge cpu_side_port
Want to bind port system.bridge mem_side_port
Binding port system.bridge mem_side_port
Name: system.bridge.power_state
Binding ports of object system.bridge.power_state PowerState
Name: system.clk_domain
Binding ports of object system.clk_domain SrcClockDomain
Name: system.cpu
Binding ports of object system.cpu TimingSimpleCPU
Want to bind port system.cpu dcache_port
Binding port system.cpu dcache_port
Want to bind port system.cpu icache_port
Binding port system.cpu icache_port
Name: system.cpu.dcache
Binding ports of object system.cpu.dcache Cache
Want to bind port system.cpu.dcache cpu_side
Want to bind port system.cpu.dcache mem_side
Binding port system.cpu.dcache mem_side
Name: system.cpu.dcache.power_state
Binding ports of object system.cpu.dcache.power_state PowerState
Name: system.cpu.dcache.replacement_policy
Binding ports of object system.cpu.dcache.replacement_policy LRURP
Name: system.cpu.dcache.tags
Binding ports of object system.cpu.dcache.tags BaseSetAssoc
Name: system.cpu.dcache.tags.indexing_policy
Binding ports of object system.cpu.dcache.tags.indexing_policy SetAssociative
Name: system.cpu.dcache.tags.power_state
Binding ports of object system.cpu.dcache.tags.power_state PowerState
Name: system.cpu.dtb
Binding ports of object system.cpu.dtb X86TLB
Want to bind port system.cpu.dtb cpu_side_ports
Want to bind port system.cpu.dtb mem_side_port
Binding port system.cpu.dtb mem_side_port
Name: system.cpu.dtb.walker
Binding ports of object system.cpu.dtb.walker X86PagetableWalker
Want to bind port system.cpu.dtb.walker port
Binding port system.cpu.dtb.walker port
Name: system.cpu.dtb.walker.power_state
Binding ports of object system.cpu.dtb.walker.power_state PowerState
Name: system.cpu.dtb_walker_cache
Binding ports of object system.cpu.dtb_walker_cache Cache
Want to bind port system.cpu.dtb_walker_cache cpu_side
Want to bind port system.cpu.dtb_walker_cache mem_side
Binding port system.cpu.dtb_walker_cache mem_side
Name: system.cpu.dtb_walker_cache.power_state
Binding ports of object system.cpu.dtb_walker_cache.power_state PowerState
Name: system.cpu.dtb_walker_cache.replacement_policy
Binding ports of object system.cpu.dtb_walker_cache.replacement_policy LRURP
Name: system.cpu.dtb_walker_cache.tags
Binding ports of object system.cpu.dtb_walker_cache.tags BaseSetAssoc
Name: system.cpu.dtb_walker_cache.tags.indexing_policy
Binding ports of object system.cpu.dtb_walker_cache.tags.indexing_policy SetAssociative
Name: system.cpu.dtb_walker_cache.tags.power_state
Binding ports of object system.cpu.dtb_walker_cache.tags.power_state PowerState
Name: system.cpu.icache
Binding ports of object system.cpu.icache Cache
Want to bind port system.cpu.icache cpu_side
Want to bind port system.cpu.icache mem_side
Binding port system.cpu.icache mem_side
Name: system.cpu.icache.power_state
Binding ports of object system.cpu.icache.power_state PowerState
Name: system.cpu.icache.replacement_policy
Binding ports of object system.cpu.icache.replacement_policy LRURP
Name: system.cpu.icache.tags
Binding ports of object system.cpu.icache.tags BaseSetAssoc
Name: system.cpu.icache.tags.indexing_policy
Binding ports of object system.cpu.icache.tags.indexing_policy SetAssociative
Name: system.cpu.icache.tags.power_state
Binding ports of object system.cpu.icache.tags.power_state PowerState
Name: system.cpu.interrupts
Binding ports of object system.cpu.interrupts X86LocalApic
Want to bind port system.cpu.interrupts int_requestor
Binding port system.cpu.interrupts int_requestor
Want to bind port system.cpu.interrupts int_responder
Want to bind port system.cpu.interrupts pio
Name: system.cpu.interrupts.clk_domain
Binding ports of object system.cpu.interrupts.clk_domain DerivedClockDomain
Name: system.cpu.isa
Binding ports of object system.cpu.isa X86ISA
Name: system.cpu.itb
Binding ports of object system.cpu.itb X86TLB
Want to bind port system.cpu.itb cpu_side_ports
Want to bind port system.cpu.itb mem_side_port
Binding port system.cpu.itb mem_side_port
Name: system.cpu.itb.walker
Binding ports of object system.cpu.itb.walker X86PagetableWalker
Want to bind port system.cpu.itb.walker port
Binding port system.cpu.itb.walker port
Name: system.cpu.itb.walker.power_state
Binding ports of object system.cpu.itb.walker.power_state PowerState
Name: system.cpu.itb_walker_cache
Binding ports of object system.cpu.itb_walker_cache Cache
Want to bind port system.cpu.itb_walker_cache cpu_side
Want to bind port system.cpu.itb_walker_cache mem_side
Binding port system.cpu.itb_walker_cache mem_side
Name: system.cpu.itb_walker_cache.power_state
Binding ports of object system.cpu.itb_walker_cache.power_state PowerState
Name: system.cpu.itb_walker_cache.replacement_policy
Binding ports of object system.cpu.itb_walker_cache.replacement_policy LRURP
Name: system.cpu.itb_walker_cache.tags
Binding ports of object system.cpu.itb_walker_cache.tags BaseSetAssoc
Name: system.cpu.itb_walker_cache.tags.indexing_policy
Binding ports of object system.cpu.itb_walker_cache.tags.indexing_policy SetAssociative
Name: system.cpu.itb_walker_cache.tags.power_state
Binding ports of object system.cpu.itb_walker_cache.tags.power_state PowerState
Name: system.cpu.power_state
Binding ports of object system.cpu.power_state PowerState
Name: system.cpu.tracer
Binding ports of object system.cpu.tracer ExeTracer
Name: system.cpu_clk_domain
Binding ports of object system.cpu_clk_domain SrcClockDomain
Name: system.cpu_voltage_domain
Binding ports of object system.cpu_voltage_domain VoltageDomain
Name: system.dvfs_handler
Binding ports of object system.dvfs_handler DVFSHandler
Name: system.intrctrl
Binding ports of object system.intrctrl IntrControl
Name: system.iobus
Binding ports of object system.iobus NoncoherentXBar
Want to bind port system.iobus cpu_side_ports
Want to bind port system.iobus default
Binding port system.iobus default
Want to bind port system.iobus mem_side_ports
Binding port system.iobus mem_side_ports
Name: system.iobus.power_state
Binding ports of object system.iobus.power_state PowerState
Name: system.iocache
Binding ports of object system.iocache Cache
Want to bind port system.iocache cpu_side
Want to bind port system.iocache mem_side
Binding port system.iocache mem_side
Name: system.iocache.power_state
Binding ports of object system.iocache.power_state PowerState
Name: system.iocache.replacement_policy
Binding ports of object system.iocache.replacement_policy LRURP
Name: system.iocache.tags
Binding ports of object system.iocache.tags BaseSetAssoc
Name: system.iocache.tags.indexing_policy
Binding ports of object system.iocache.tags.indexing_policy SetAssociative
Name: system.iocache.tags.power_state
Binding ports of object system.iocache.tags.power_state PowerState
Name: system.mem_ctrls
Binding ports of object system.mem_ctrls MemCtrl
Want to bind port system.mem_ctrls port
Name: system.mem_ctrls.dram
Binding ports of object system.mem_ctrls.dram DRAMInterface
Name: system.mem_ctrls.dram.power_state
Binding ports of object system.mem_ctrls.dram.power_state PowerState
Name: system.mem_ctrls.power_state
Binding ports of object system.mem_ctrls.power_state PowerState
Name: system.membus
Binding ports of object system.membus CoherentXBar
Want to bind port system.membus cpu_side_ports
Want to bind port system.membus default
Binding port system.membus default
Want to bind port system.membus mem_side_ports
Binding port system.membus mem_side_ports
Name: system.membus.badaddr_responder
Binding ports of object system.membus.badaddr_responder IsaFake
Want to bind port system.membus.badaddr_responder pio
Name: system.membus.badaddr_responder.power_state
Binding ports of object system.membus.badaddr_responder.power_state PowerState
Name: system.membus.power_state
Binding ports of object system.membus.power_state PowerState
Name: system.membus.snoop_filter
Binding ports of object system.membus.snoop_filter SnoopFilter
Name: system.pc
Binding ports of object system.pc Pc
Name: system.pc.bad_addr
Binding ports of object system.pc.bad_addr IsaFake
Want to bind port system.pc.bad_addr pio
Name: system.pc.bad_addr.power_state
Binding ports of object system.pc.bad_addr.power_state PowerState
Name: system.pc.com_1
Binding ports of object system.pc.com_1 Uart8250
Want to bind port system.pc.com_1 pio
Name: system.pc.com_1.device
Binding ports of object system.pc.com_1.device Terminal
Name: system.pc.com_1.power_state
Binding ports of object system.pc.com_1.power_state PowerState
Name: system.pc.default_bus
Binding ports of object system.pc.default_bus NoncoherentXBar
Want to bind port system.pc.default_bus cpu_side_ports
Want to bind port system.pc.default_bus default
Binding port system.pc.default_bus default
Want to bind port system.pc.default_bus mem_side_ports
Binding port system.pc.default_bus mem_side_ports
Name: system.pc.default_bus.power_state
Binding ports of object system.pc.default_bus.power_state PowerState
Name: system.pc.empty_isa
Binding ports of object system.pc.empty_isa IsaFake
Want to bind port system.pc.empty_isa pio
Name: system.pc.empty_isa.power_state
Binding ports of object system.pc.empty_isa.power_state PowerState
Name: system.pc.fake_com_2
Binding ports of object system.pc.fake_com_2 IsaFake
Want to bind port system.pc.fake_com_2 pio
Name: system.pc.fake_com_2.power_state
Binding ports of object system.pc.fake_com_2.power_state PowerState
Name: system.pc.fake_com_3
Binding ports of object system.pc.fake_com_3 IsaFake
Want to bind port system.pc.fake_com_3 pio
Name: system.pc.fake_com_3.power_state
Binding ports of object system.pc.fake_com_3.power_state PowerState
Name: system.pc.fake_com_4
Binding ports of object system.pc.fake_com_4 IsaFake
Want to bind port system.pc.fake_com_4 pio
Name: system.pc.fake_com_4.power_state
Binding ports of object system.pc.fake_com_4.power_state PowerState
Name: system.pc.fake_floppy
Binding ports of object system.pc.fake_floppy IsaFake
Want to bind port system.pc.fake_floppy pio
Name: system.pc.fake_floppy.power_state
Binding ports of object system.pc.fake_floppy.power_state PowerState
Name: system.pc.pci_host
Binding ports of object system.pc.pci_host GenericPciHost
Want to bind port system.pc.pci_host pio
Name: system.pc.pci_host.power_state
Binding ports of object system.pc.pci_host.power_state PowerState
Name: system.pc.south_bridge
Binding ports of object system.pc.south_bridge SouthBridge
Name: system.pc.south_bridge.cmos
Binding ports of object system.pc.south_bridge.cmos Cmos
Want to bind port system.pc.south_bridge.cmos int_pin
Want to bind port system.pc.south_bridge.cmos pio
Name: system.pc.south_bridge.cmos.power_state
Binding ports of object system.pc.south_bridge.cmos.power_state PowerState
Name: system.pc.south_bridge.dma1
Binding ports of object system.pc.south_bridge.dma1 I8237
Want to bind port system.pc.south_bridge.dma1 pio
Name: system.pc.south_bridge.dma1.power_state
Binding ports of object system.pc.south_bridge.dma1.power_state PowerState
Name: system.pc.south_bridge.ide
Binding ports of object system.pc.south_bridge.ide IdeController
Want to bind port system.pc.south_bridge.ide dma
Binding port system.pc.south_bridge.ide dma
Want to bind port system.pc.south_bridge.ide pio
Name: system.pc.south_bridge.ide.BAR0
Binding ports of object system.pc.south_bridge.ide.BAR0 PciLegacyIoBar
Name: system.pc.south_bridge.ide.BAR1
Binding ports of object system.pc.south_bridge.ide.BAR1 PciLegacyIoBar
Name: system.pc.south_bridge.ide.BAR2
Binding ports of object system.pc.south_bridge.ide.BAR2 PciLegacyIoBar
Name: system.pc.south_bridge.ide.BAR3
Binding ports of object system.pc.south_bridge.ide.BAR3 PciLegacyIoBar
Name: system.pc.south_bridge.ide.BAR4
Binding ports of object system.pc.south_bridge.ide.BAR4 PciIoBar
Name: system.pc.south_bridge.ide.BAR5
Binding ports of object system.pc.south_bridge.ide.BAR5 PciBarNone
Name: system.pc.south_bridge.ide.disks
Binding ports of object system.pc.south_bridge.ide.disks IdeDisk
Name: system.pc.south_bridge.ide.disks.image
Binding ports of object system.pc.south_bridge.ide.disks.image CowDiskImage
Name: system.pc.south_bridge.ide.disks.image.child
Binding ports of object system.pc.south_bridge.ide.disks.image.child RawDiskImage
Name: system.pc.south_bridge.ide.power_state
Binding ports of object system.pc.south_bridge.ide.power_state PowerState
Name: system.pc.south_bridge.io_apic
Binding ports of object system.pc.south_bridge.io_apic I82094AA
Want to bind port system.pc.south_bridge.io_apic inputs
Want to bind port system.pc.south_bridge.io_apic int_requestor
Binding port system.pc.south_bridge.io_apic int_requestor
Want to bind port system.pc.south_bridge.io_apic pio
Name: system.pc.south_bridge.io_apic.power_state
Binding ports of object system.pc.south_bridge.io_apic.power_state PowerState
Name: system.pc.south_bridge.keyboard
Binding ports of object system.pc.south_bridge.keyboard I8042
Want to bind port system.pc.south_bridge.keyboard keyboard_int_pin
Want to bind port system.pc.south_bridge.keyboard mouse_int_pin
Want to bind port system.pc.south_bridge.keyboard pio
Name: system.pc.south_bridge.keyboard.keyboard
Binding ports of object system.pc.south_bridge.keyboard.keyboard PS2Keyboard
Name: system.pc.south_bridge.keyboard.mouse
Binding ports of object system.pc.south_bridge.keyboard.mouse PS2Mouse
Name: system.pc.south_bridge.keyboard.power_state
Binding ports of object system.pc.south_bridge.keyboard.power_state PowerState
Name: system.pc.south_bridge.pic1
Binding ports of object system.pc.south_bridge.pic1 I8259
Want to bind port system.pc.south_bridge.pic1 inputs
Want to bind port system.pc.south_bridge.pic1 output
Want to bind port system.pc.south_bridge.pic1 pio
Name: system.pc.south_bridge.pic1.power_state
Binding ports of object system.pc.south_bridge.pic1.power_state PowerState
Name: system.pc.south_bridge.pic2
Binding ports of object system.pc.south_bridge.pic2 I8259
Want to bind port system.pc.south_bridge.pic2 inputs
Want to bind port system.pc.south_bridge.pic2 output
Want to bind port system.pc.south_bridge.pic2 pio
Name: system.pc.south_bridge.pic2.power_state
Binding ports of object system.pc.south_bridge.pic2.power_state PowerState
Name: system.pc.south_bridge.pit
Binding ports of object system.pc.south_bridge.pit I8254
Want to bind port system.pc.south_bridge.pit int_pin
Want to bind port system.pc.south_bridge.pit pio
Name: system.pc.south_bridge.pit.power_state
Binding ports of object system.pc.south_bridge.pit.power_state PowerState
Name: system.pc.south_bridge.speaker
Binding ports of object system.pc.south_bridge.speaker PcSpeaker
Want to bind port system.pc.south_bridge.speaker pio
Name: system.pc.south_bridge.speaker.power_state
Binding ports of object system.pc.south_bridge.speaker.power_state PowerState
Name: system.voltage_domain
Binding ports of object system.voltage_domain VoltageDomain
Name: system.workload
Binding ports of object system.workload X86FsLinux
Name: system.workload.acpi_description_table_pointer
Binding ports of object system.workload.acpi_description_table_pointer X86ACPIRSDP
Name: system.workload.acpi_description_table_pointer.xsdt
Binding ports of object system.workload.acpi_description_table_pointer.xsdt X86ACPIXSDT
Name: system.workload.e820_table
Binding ports of object system.workload.e820_table X86E820Table
Name: system.workload.e820_table.entries0
Binding ports of object system.workload.e820_table.entries0 X86E820Entry
Name: system.workload.e820_table.entries1
Binding ports of object system.workload.e820_table.entries1 X86E820Entry
Name: system.workload.e820_table.entries2
Binding ports of object system.workload.e820_table.entries2 X86E820Entry
Name: system.workload.e820_table.entries3
Binding ports of object system.workload.e820_table.entries3 X86E820Entry
Name: system.workload.e820_table.entries4
Binding ports of object system.workload.e820_table.entries4 X86E820Entry
Name: system.workload.intel_mp_pointer
Binding ports of object system.workload.intel_mp_pointer X86IntelMPFloatingPointer
Name: system.workload.intel_mp_table
Binding ports of object system.workload.intel_mp_table X86IntelMPConfigTable
Name: system.workload.intel_mp_table.base_entries00
Binding ports of object system.workload.intel_mp_table.base_entries00 X86IntelMPProcessor
Name: system.workload.intel_mp_table.base_entries01
Binding ports of object system.workload.intel_mp_table.base_entries01 X86IntelMPIOAPIC
Name: system.workload.intel_mp_table.base_entries02
Binding ports of object system.workload.intel_mp_table.base_entries02 X86IntelMPBus
Name: system.workload.intel_mp_table.base_entries03
Binding ports of object system.workload.intel_mp_table.base_entries03 X86IntelMPBus
Name: system.workload.intel_mp_table.base_entries04
Binding ports of object system.workload.intel_mp_table.base_entries04 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries05
Binding ports of object system.workload.intel_mp_table.base_entries05 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries06
Binding ports of object system.workload.intel_mp_table.base_entries06 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries07
Binding ports of object system.workload.intel_mp_table.base_entries07 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries08
Binding ports of object system.workload.intel_mp_table.base_entries08 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries09
Binding ports of object system.workload.intel_mp_table.base_entries09 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries10
Binding ports of object system.workload.intel_mp_table.base_entries10 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries11
Binding ports of object system.workload.intel_mp_table.base_entries11 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries12
Binding ports of object system.workload.intel_mp_table.base_entries12 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries13
Binding ports of object system.workload.intel_mp_table.base_entries13 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries14
Binding ports of object system.workload.intel_mp_table.base_entries14 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries15
Binding ports of object system.workload.intel_mp_table.base_entries15 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries16
Binding ports of object system.workload.intel_mp_table.base_entries16 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries17
Binding ports of object system.workload.intel_mp_table.base_entries17 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries18
Binding ports of object system.workload.intel_mp_table.base_entries18 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries19
Binding ports of object system.workload.intel_mp_table.base_entries19 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries20
Binding ports of object system.workload.intel_mp_table.base_entries20 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries21
Binding ports of object system.workload.intel_mp_table.base_entries21 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries22
Binding ports of object system.workload.intel_mp_table.base_entries22 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries23
Binding ports of object system.workload.intel_mp_table.base_entries23 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries24
Binding ports of object system.workload.intel_mp_table.base_entries24 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries25
Binding ports of object system.workload.intel_mp_table.base_entries25 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries26
Binding ports of object system.workload.intel_mp_table.base_entries26 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries27
Binding ports of object system.workload.intel_mp_table.base_entries27 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries28
Binding ports of object system.workload.intel_mp_table.base_entries28 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries29
Binding ports of object system.workload.intel_mp_table.base_entries29 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries30
Binding ports of object system.workload.intel_mp_table.base_entries30 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries31
Binding ports of object system.workload.intel_mp_table.base_entries31 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.base_entries32
Binding ports of object system.workload.intel_mp_table.base_entries32 X86IntelMPIOIntAssignment
Name: system.workload.intel_mp_table.ext_entries
Binding ports of object system.workload.intel_mp_table.ext_entries X86IntelMPBusHierarchy
Name: system.workload.smbios_table
Binding ports of object system.workload.smbios_table X86SMBiosSMBiosTable
Name: system.workload.smbios_table.structures
Binding ports of object system.workload.smbios_table.structures X86SMBiosBiosInformation
Size of external memory: 8589934592
0 s (=) : sc_main Start of Simulation
============================================================
EventQueue Dump  (cycle 188169000)
------------------------------------------------------------
Event system.cpu.dcache.cpu_side_port-CpuSidePort.wrapped_function_event (EventFunctionWrapped)
Flags: 0x7a42
Scheduled for 188170000, priority 0
Event 0.wrapped_function_event (EventFunctionWrapped)
Flags: 0x7a42
Scheduled for 194656250, priority 0
Event 1.wrapped_function_event (EventFunctionWrapped)
Flags: 0x7a42
Scheduled for 194656250, priority 0
Event Event_125 (RTC interrupt)
Flags: 0x7a42
Scheduled for 5000000000, priority 0
Event Event_135 (Intel 8254 Interval timer)
Flags: 0x7a42
Scheduled for 54924621360, priority 0
Event Event_126 (RTC clock tick)
Flags: 0x7a42
Scheduled for 1000000000000, priority 0
============================================================
188169 ns (=) : sc_main End of Simulation
