// Seed: 3953387040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_2 = 0;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    input tri1 id_0,
    input supply0 id_1
    , id_17,
    output wor id_2,
    input tri0 _id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output wire id_7,
    input wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output wand id_12,
    output logic id_13,
    input uwire id_14,
    input wor id_15
);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  always id_13 = -1;
  wire [id_3 : 1] id_18, id_19;
  wire id_20, id_21;
endmodule
