// megafunction wizard: %ALTFP_EXP%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: ALTFP_EXP 

// ============================================================
// File Name: fp32exp.v
// Megafunction Name(s):
// 			ALTFP_EXP
//
// Simulation Library Files(s):
// 			lpm
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.0.0 Build 156 04/24/2013 SJ Full Version
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//altfp_exp DEVICE_FAMILY="Stratix V" PIPELINE=17 ROUNDING="TO_NEAREST" WIDTH_EXP=8 WIDTH_MAN=23 clk_en clock data result
//VERSION_BEGIN 13.0 cbx_altfp_exp 2013:04:24:18:08:47:SJ cbx_altmult_opt 2013:04:24:18:08:47:SJ cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_clshift 2013:04:24:18:08:47:SJ cbx_lpm_compare 2013:04:24:18:08:47:SJ cbx_lpm_mult 2013:04:24:18:08:47:SJ cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_padd 2013:04:24:18:08:47:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="SUB" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=9 dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="ADD" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=9 aclr cin clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="ADD" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=9 dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="SUB" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=8 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="ADD" LPM_REPRESENTATION="SIGNED" LPM_WIDTH=23 dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="SUB" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=31 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="SUB" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=38 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="SUB" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=31 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Stratix V" LPM_DIRECTION="ADD" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=8 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_clshift LPM_PIPELINE=2 LPM_SHIFTTYPE="LOGICAL" LPM_WIDTH=38 LPM_WIDTHDIST=6 aclr clken clock data direction distance result
//VERSION_BEGIN 13.0 cbx_lpm_clshift 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ  VERSION_END

//synthesis_resources = reg 81 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_lpm_clshift
	( 
	aclr,
	clken,
	clock,
	data,
	direction,
	distance,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [37:0]  data;
	input   direction;
	input   [5:0]  distance;
	output   [37:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
	tri0   direction;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	direction_reg;
	reg	[37:0]	pipe_wl1c;
	reg	[37:0]	pipe_wl2c;
	reg	sel_pipel3d1c;
	reg	sel_pipel4d1c;
	reg	sel_pipel5d1c;
	wire  [2:0]  direction_w;
	wire  [31:0]  pad_w;
	wire  [265:0]  sbit_w;
	wire  [5:0]  sel_w;

	// synopsys translate_off
	initial
		direction_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) direction_reg <= 2'b0;
		else if  (clken == 1'b1)   direction_reg <= {direction_w[1:0]};
	// synopsys translate_off
	initial
		pipe_wl1c = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) pipe_wl1c <= 38'b0;
		else if  (clken == 1'b1)   pipe_wl1c <= ((({38{(sel_w[2] & (~ direction_w[0]))}} & {sbit_w[109:76], pad_w[3:0]}) | ({38{(sel_w[2] & direction_w[0])}} & {pad_w[3:0], sbit_w[113:80]})) | ({38{(~ sel_w[2])}} & sbit_w[113:76]));
	// synopsys translate_off
	initial
		pipe_wl2c = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) pipe_wl2c <= 38'b0;
		else if  (clken == 1'b1)   pipe_wl2c <= ((({38{(sel_w[5] & (~ direction_w[1]))}} & {sbit_w[195:190], pad_w[31:0]}) | ({38{(sel_w[5] & direction_w[1])}} & {pad_w[31:0], sbit_w[227:222]})) | ({38{(~ sel_w[5])}} & sbit_w[227:190]));
	// synopsys translate_off
	initial
		sel_pipel3d1c = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sel_pipel3d1c <= 1'b0;
		else if  (clken == 1'b1)   sel_pipel3d1c <= distance[3];
	// synopsys translate_off
	initial
		sel_pipel4d1c = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sel_pipel4d1c <= 1'b0;
		else if  (clken == 1'b1)   sel_pipel4d1c <= distance[4];
	// synopsys translate_off
	initial
		sel_pipel5d1c = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sel_pipel5d1c <= 1'b0;
		else if  (clken == 1'b1)   sel_pipel5d1c <= distance[5];
	assign
		direction_w = {direction_reg[1:0], direction},
		pad_w = {32{1'b0}},
		result = sbit_w[265:228],
		sbit_w = {pipe_wl2c, ((({38{(sel_w[4] & (~ direction_w[1]))}} & {sbit_w[173:152], pad_w[15:0]}) | ({38{(sel_w[4] & direction_w[1])}} & {pad_w[15:0], sbit_w[189:168]})) | ({38{(~ sel_w[4])}} & sbit_w[189:152])), ((({38{(sel_w[3] & (~ direction_w[1]))}} & {sbit_w[143:114], pad_w[7:0]}) | ({38{(sel_w[3] & direction_w[1])}} & {pad_w[7:0], sbit_w[151:122]})) | ({38{(~ sel_w[3])}} & sbit_w[151:114])), pipe_wl1c, ((({38{(sel_w[1] & (~ direction_w[0]))}} & {sbit_w[73:38], pad_w[1:0]}) | ({38{(sel_w[1] & direction_w[0])}} & {pad_w[1:0], sbit_w[75:40]})) | ({38{(~ sel_w[1])}} & sbit_w[75:38])), ((({38{(sel_w[0] & (~ direction_w[0]))}} & {sbit_w[36:0], pad_w[0]}) | ({38{(sel_w[0] & direction_w[0])}} & {pad_w[0], sbit_w[37:1]})) | ({38{(~ sel_w[0])}} & sbit_w[37:0])), data},
		sel_w = {sel_pipel5d1c, sel_pipel4d1c, sel_pipel3d1c, distance[2:0]};
endmodule //fp32exp_lpm_clshift


//lpm_compare DEVICE_FAMILY="Stratix V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=8 agb dataa datab
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_compare 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_compare DEVICE_FAMILY="Stratix V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=5 ageb dataa datab
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_compare 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_compare DEVICE_FAMILY="Stratix V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=8 agb dataa datab
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_compare 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ  VERSION_END


//lpm_mult DEDICATED_MULTIPLIER_CIRCUITRY="YES" DEVICE_FAMILY="Stratix V" LPM_PIPELINE=1 LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=31 LPM_WIDTHB=31 LPM_WIDTHP=62 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_mult 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_padd 2013:04:24:18:08:47:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mult
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [30:0]  dataa;
	input   [30:0]  datab;
	output   [61:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[61:0]	result_output_reg;
	wire	[30:0]	dataa_wire;
	wire	[30:0]	datab_wire;
	wire	[61:0]	result_wire;


	// synopsys translate_off
	initial
		result_output_reg = 0;
	// synopsys translate_on
	always @(posedge clock or posedge aclr)
		if (aclr == 1'b1)	result_output_reg <= 62'b0;
		else if (clken == 1'b1)	result_output_reg <= result_wire[61:0];

	assign dataa_wire = dataa;
	assign datab_wire = datab;
	assign result_wire = dataa_wire * datab_wire;
	assign result = ({result_output_reg});

endmodule //fp32exp_mult


//lpm_mult DEDICATED_MULTIPLIER_CIRCUITRY="YES" DEVICE_FAMILY="Stratix V" LPM_PIPELINE=1 LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=32 LPM_WIDTHB=32 LPM_WIDTHP=64 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_mult 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_padd 2013:04:24:18:08:47:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mult1
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [31:0]  dataa;
	input   [31:0]  datab;
	output   [63:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[63:0]	result_output_reg;
	wire	[31:0]	dataa_wire;
	wire	[31:0]	datab_wire;
	wire	[63:0]	result_wire;


	// synopsys translate_off
	initial
		result_output_reg = 0;
	// synopsys translate_on
	always @(posedge clock or posedge aclr)
		if (aclr == 1'b1)	result_output_reg <= 64'b0;
		else if (clken == 1'b1)	result_output_reg <= result_wire[63:0];

	assign dataa_wire = dataa;
	assign datab_wire = datab;
	assign result_wire = dataa_wire * datab_wire;
	assign result = ({result_output_reg});

endmodule //fp32exp_mult1


//lpm_mult DEDICATED_MULTIPLIER_CIRCUITRY="YES" DEVICE_FAMILY="Stratix V" LPM_PIPELINE=1 LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=32 LPM_WIDTHB=30 LPM_WIDTHP=62 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_mult 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_padd 2013:04:24:18:08:47:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mult12
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [31:0]  dataa;
	input   [29:0]  datab;
	output   [61:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[61:0]	result_output_reg;
	wire	[31:0]	dataa_wire;
	wire	[29:0]	datab_wire;
	wire	[61:0]	result_wire;


	// synopsys translate_off
	initial
		result_output_reg = 0;
	// synopsys translate_on
	always @(posedge clock or posedge aclr)
		if (aclr == 1'b1)	result_output_reg <= 62'b0;
		else if (clken == 1'b1)	result_output_reg <= result_wire[61:0];

	assign dataa_wire = dataa;
	assign datab_wire = datab;
	assign result_wire = dataa_wire * datab_wire;
	assign result = ({result_output_reg});

endmodule //fp32exp_mult12


//lpm_mult DEDICATED_MULTIPLIER_CIRCUITRY="YES" DEVICE_FAMILY="Stratix V" LPM_PIPELINE=2 LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=8 LPM_WIDTHB=38 LPM_WIDTHP=46 aclr clken clock dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_mult 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_padd 2013:04:24:18:08:47:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mult123
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [7:0]  dataa;
	input   [37:0]  datab;
	output   [45:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[7:0]	dataa_input_reg;
	reg	[37:0]	datab_input_reg;
	reg	[45:0]	result_output_reg;
	wire	[7:0]	dataa_wire;
	wire	[37:0]	datab_wire;
	wire	[45:0]	result_wire;


	// synopsys translate_off
	initial
		dataa_input_reg = 0;
	// synopsys translate_on
	always @(posedge clock or posedge aclr)
		if (aclr == 1'b1)	dataa_input_reg <= 8'b0;
		else if (clken == 1'b1)	dataa_input_reg <= dataa;
	// synopsys translate_off
	initial
		datab_input_reg = 0;
	// synopsys translate_on
	always @(posedge clock or posedge aclr)
		if (aclr == 1'b1)	datab_input_reg <= 38'b0;
		else if (clken == 1'b1)	datab_input_reg <= datab;
	// synopsys translate_off
	initial
		result_output_reg = 0;
	// synopsys translate_on
	always @(posedge clock or posedge aclr)
		if (aclr == 1'b1)	result_output_reg <= 46'b0;
		else if (clken == 1'b1)	result_output_reg <= result_wire[45:0];

	assign dataa_wire = dataa_input_reg;
	assign datab_wire = datab_input_reg;
	assign result_wire = dataa_wire * datab_wire;
	assign result = ({result_output_reg});

endmodule //fp32exp_mult123


//lpm_mult DEDICATED_MULTIPLIER_CIRCUITRY="YES" DEVICE_FAMILY="Stratix V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=12 LPM_WIDTHB=9 LPM_WIDTHP=21 dataa datab result
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_mult 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_padd 2013:04:24:18:08:47:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mult1234
	( 
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   [11:0]  dataa;
	input   [8:0]  datab;
	output   [20:0]  result;

	wire	[11:0]	dataa_wire;
	wire	[8:0]	datab_wire;
	wire	[20:0]	result_wire;



	assign dataa_wire = dataa;
	assign datab_wire = datab;
	assign result_wire = dataa_wire * datab_wire;
	assign result = ({result_wire[20:0]});

endmodule //fp32exp_mult1234


//lpm_mux DEVICE_FAMILY="Stratix V" LPM_SIZE=32 LPM_WIDTH=32 LPM_WIDTHS=5 data result sel
//VERSION_BEGIN 13.0 cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ  VERSION_END

//synthesis_resources = lut 331 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [1023:0]  data;
	output   [31:0]  result;
	input   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1023:0]  data;
	tri0   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w10_n10_mux_dataout;
	wire	wire_l1_w10_n11_mux_dataout;
	wire	wire_l1_w10_n12_mux_dataout;
	wire	wire_l1_w10_n13_mux_dataout;
	wire	wire_l1_w10_n14_mux_dataout;
	wire	wire_l1_w10_n15_mux_dataout;
	wire	wire_l1_w10_n1_mux_dataout;
	wire	wire_l1_w10_n2_mux_dataout;
	wire	wire_l1_w10_n3_mux_dataout;
	wire	wire_l1_w10_n4_mux_dataout;
	wire	wire_l1_w10_n5_mux_dataout;
	wire	wire_l1_w10_n6_mux_dataout;
	wire	wire_l1_w10_n7_mux_dataout;
	wire	wire_l1_w10_n8_mux_dataout;
	wire	wire_l1_w10_n9_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w11_n10_mux_dataout;
	wire	wire_l1_w11_n11_mux_dataout;
	wire	wire_l1_w11_n12_mux_dataout;
	wire	wire_l1_w11_n13_mux_dataout;
	wire	wire_l1_w11_n14_mux_dataout;
	wire	wire_l1_w11_n15_mux_dataout;
	wire	wire_l1_w11_n1_mux_dataout;
	wire	wire_l1_w11_n2_mux_dataout;
	wire	wire_l1_w11_n3_mux_dataout;
	wire	wire_l1_w11_n4_mux_dataout;
	wire	wire_l1_w11_n5_mux_dataout;
	wire	wire_l1_w11_n6_mux_dataout;
	wire	wire_l1_w11_n7_mux_dataout;
	wire	wire_l1_w11_n8_mux_dataout;
	wire	wire_l1_w11_n9_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w12_n10_mux_dataout;
	wire	wire_l1_w12_n11_mux_dataout;
	wire	wire_l1_w12_n12_mux_dataout;
	wire	wire_l1_w12_n13_mux_dataout;
	wire	wire_l1_w12_n14_mux_dataout;
	wire	wire_l1_w12_n15_mux_dataout;
	wire	wire_l1_w12_n1_mux_dataout;
	wire	wire_l1_w12_n2_mux_dataout;
	wire	wire_l1_w12_n3_mux_dataout;
	wire	wire_l1_w12_n4_mux_dataout;
	wire	wire_l1_w12_n5_mux_dataout;
	wire	wire_l1_w12_n6_mux_dataout;
	wire	wire_l1_w12_n7_mux_dataout;
	wire	wire_l1_w12_n8_mux_dataout;
	wire	wire_l1_w12_n9_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w13_n10_mux_dataout;
	wire	wire_l1_w13_n11_mux_dataout;
	wire	wire_l1_w13_n12_mux_dataout;
	wire	wire_l1_w13_n13_mux_dataout;
	wire	wire_l1_w13_n14_mux_dataout;
	wire	wire_l1_w13_n15_mux_dataout;
	wire	wire_l1_w13_n1_mux_dataout;
	wire	wire_l1_w13_n2_mux_dataout;
	wire	wire_l1_w13_n3_mux_dataout;
	wire	wire_l1_w13_n4_mux_dataout;
	wire	wire_l1_w13_n5_mux_dataout;
	wire	wire_l1_w13_n6_mux_dataout;
	wire	wire_l1_w13_n7_mux_dataout;
	wire	wire_l1_w13_n8_mux_dataout;
	wire	wire_l1_w13_n9_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w14_n10_mux_dataout;
	wire	wire_l1_w14_n11_mux_dataout;
	wire	wire_l1_w14_n12_mux_dataout;
	wire	wire_l1_w14_n13_mux_dataout;
	wire	wire_l1_w14_n14_mux_dataout;
	wire	wire_l1_w14_n15_mux_dataout;
	wire	wire_l1_w14_n1_mux_dataout;
	wire	wire_l1_w14_n2_mux_dataout;
	wire	wire_l1_w14_n3_mux_dataout;
	wire	wire_l1_w14_n4_mux_dataout;
	wire	wire_l1_w14_n5_mux_dataout;
	wire	wire_l1_w14_n6_mux_dataout;
	wire	wire_l1_w14_n7_mux_dataout;
	wire	wire_l1_w14_n8_mux_dataout;
	wire	wire_l1_w14_n9_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w15_n10_mux_dataout;
	wire	wire_l1_w15_n11_mux_dataout;
	wire	wire_l1_w15_n12_mux_dataout;
	wire	wire_l1_w15_n13_mux_dataout;
	wire	wire_l1_w15_n14_mux_dataout;
	wire	wire_l1_w15_n15_mux_dataout;
	wire	wire_l1_w15_n1_mux_dataout;
	wire	wire_l1_w15_n2_mux_dataout;
	wire	wire_l1_w15_n3_mux_dataout;
	wire	wire_l1_w15_n4_mux_dataout;
	wire	wire_l1_w15_n5_mux_dataout;
	wire	wire_l1_w15_n6_mux_dataout;
	wire	wire_l1_w15_n7_mux_dataout;
	wire	wire_l1_w15_n8_mux_dataout;
	wire	wire_l1_w15_n9_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w16_n10_mux_dataout;
	wire	wire_l1_w16_n11_mux_dataout;
	wire	wire_l1_w16_n12_mux_dataout;
	wire	wire_l1_w16_n13_mux_dataout;
	wire	wire_l1_w16_n14_mux_dataout;
	wire	wire_l1_w16_n15_mux_dataout;
	wire	wire_l1_w16_n1_mux_dataout;
	wire	wire_l1_w16_n2_mux_dataout;
	wire	wire_l1_w16_n3_mux_dataout;
	wire	wire_l1_w16_n4_mux_dataout;
	wire	wire_l1_w16_n5_mux_dataout;
	wire	wire_l1_w16_n6_mux_dataout;
	wire	wire_l1_w16_n7_mux_dataout;
	wire	wire_l1_w16_n8_mux_dataout;
	wire	wire_l1_w16_n9_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w17_n10_mux_dataout;
	wire	wire_l1_w17_n11_mux_dataout;
	wire	wire_l1_w17_n12_mux_dataout;
	wire	wire_l1_w17_n13_mux_dataout;
	wire	wire_l1_w17_n14_mux_dataout;
	wire	wire_l1_w17_n15_mux_dataout;
	wire	wire_l1_w17_n1_mux_dataout;
	wire	wire_l1_w17_n2_mux_dataout;
	wire	wire_l1_w17_n3_mux_dataout;
	wire	wire_l1_w17_n4_mux_dataout;
	wire	wire_l1_w17_n5_mux_dataout;
	wire	wire_l1_w17_n6_mux_dataout;
	wire	wire_l1_w17_n7_mux_dataout;
	wire	wire_l1_w17_n8_mux_dataout;
	wire	wire_l1_w17_n9_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w18_n10_mux_dataout;
	wire	wire_l1_w18_n11_mux_dataout;
	wire	wire_l1_w18_n12_mux_dataout;
	wire	wire_l1_w18_n13_mux_dataout;
	wire	wire_l1_w18_n14_mux_dataout;
	wire	wire_l1_w18_n15_mux_dataout;
	wire	wire_l1_w18_n1_mux_dataout;
	wire	wire_l1_w18_n2_mux_dataout;
	wire	wire_l1_w18_n3_mux_dataout;
	wire	wire_l1_w18_n4_mux_dataout;
	wire	wire_l1_w18_n5_mux_dataout;
	wire	wire_l1_w18_n6_mux_dataout;
	wire	wire_l1_w18_n7_mux_dataout;
	wire	wire_l1_w18_n8_mux_dataout;
	wire	wire_l1_w18_n9_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w19_n10_mux_dataout;
	wire	wire_l1_w19_n11_mux_dataout;
	wire	wire_l1_w19_n12_mux_dataout;
	wire	wire_l1_w19_n13_mux_dataout;
	wire	wire_l1_w19_n14_mux_dataout;
	wire	wire_l1_w19_n15_mux_dataout;
	wire	wire_l1_w19_n1_mux_dataout;
	wire	wire_l1_w19_n2_mux_dataout;
	wire	wire_l1_w19_n3_mux_dataout;
	wire	wire_l1_w19_n4_mux_dataout;
	wire	wire_l1_w19_n5_mux_dataout;
	wire	wire_l1_w19_n6_mux_dataout;
	wire	wire_l1_w19_n7_mux_dataout;
	wire	wire_l1_w19_n8_mux_dataout;
	wire	wire_l1_w19_n9_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n10_mux_dataout;
	wire	wire_l1_w1_n11_mux_dataout;
	wire	wire_l1_w1_n12_mux_dataout;
	wire	wire_l1_w1_n13_mux_dataout;
	wire	wire_l1_w1_n14_mux_dataout;
	wire	wire_l1_w1_n15_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w1_n8_mux_dataout;
	wire	wire_l1_w1_n9_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w20_n10_mux_dataout;
	wire	wire_l1_w20_n11_mux_dataout;
	wire	wire_l1_w20_n12_mux_dataout;
	wire	wire_l1_w20_n13_mux_dataout;
	wire	wire_l1_w20_n14_mux_dataout;
	wire	wire_l1_w20_n15_mux_dataout;
	wire	wire_l1_w20_n1_mux_dataout;
	wire	wire_l1_w20_n2_mux_dataout;
	wire	wire_l1_w20_n3_mux_dataout;
	wire	wire_l1_w20_n4_mux_dataout;
	wire	wire_l1_w20_n5_mux_dataout;
	wire	wire_l1_w20_n6_mux_dataout;
	wire	wire_l1_w20_n7_mux_dataout;
	wire	wire_l1_w20_n8_mux_dataout;
	wire	wire_l1_w20_n9_mux_dataout;
	wire	wire_l1_w21_n0_mux_dataout;
	wire	wire_l1_w21_n10_mux_dataout;
	wire	wire_l1_w21_n11_mux_dataout;
	wire	wire_l1_w21_n12_mux_dataout;
	wire	wire_l1_w21_n13_mux_dataout;
	wire	wire_l1_w21_n14_mux_dataout;
	wire	wire_l1_w21_n15_mux_dataout;
	wire	wire_l1_w21_n1_mux_dataout;
	wire	wire_l1_w21_n2_mux_dataout;
	wire	wire_l1_w21_n3_mux_dataout;
	wire	wire_l1_w21_n4_mux_dataout;
	wire	wire_l1_w21_n5_mux_dataout;
	wire	wire_l1_w21_n6_mux_dataout;
	wire	wire_l1_w21_n7_mux_dataout;
	wire	wire_l1_w21_n8_mux_dataout;
	wire	wire_l1_w21_n9_mux_dataout;
	wire	wire_l1_w22_n0_mux_dataout;
	wire	wire_l1_w22_n10_mux_dataout;
	wire	wire_l1_w22_n11_mux_dataout;
	wire	wire_l1_w22_n12_mux_dataout;
	wire	wire_l1_w22_n13_mux_dataout;
	wire	wire_l1_w22_n14_mux_dataout;
	wire	wire_l1_w22_n15_mux_dataout;
	wire	wire_l1_w22_n1_mux_dataout;
	wire	wire_l1_w22_n2_mux_dataout;
	wire	wire_l1_w22_n3_mux_dataout;
	wire	wire_l1_w22_n4_mux_dataout;
	wire	wire_l1_w22_n5_mux_dataout;
	wire	wire_l1_w22_n6_mux_dataout;
	wire	wire_l1_w22_n7_mux_dataout;
	wire	wire_l1_w22_n8_mux_dataout;
	wire	wire_l1_w22_n9_mux_dataout;
	wire	wire_l1_w23_n0_mux_dataout;
	wire	wire_l1_w23_n10_mux_dataout;
	wire	wire_l1_w23_n11_mux_dataout;
	wire	wire_l1_w23_n12_mux_dataout;
	wire	wire_l1_w23_n13_mux_dataout;
	wire	wire_l1_w23_n14_mux_dataout;
	wire	wire_l1_w23_n15_mux_dataout;
	wire	wire_l1_w23_n1_mux_dataout;
	wire	wire_l1_w23_n2_mux_dataout;
	wire	wire_l1_w23_n3_mux_dataout;
	wire	wire_l1_w23_n4_mux_dataout;
	wire	wire_l1_w23_n5_mux_dataout;
	wire	wire_l1_w23_n6_mux_dataout;
	wire	wire_l1_w23_n7_mux_dataout;
	wire	wire_l1_w23_n8_mux_dataout;
	wire	wire_l1_w23_n9_mux_dataout;
	wire	wire_l1_w24_n0_mux_dataout;
	wire	wire_l1_w24_n10_mux_dataout;
	wire	wire_l1_w24_n11_mux_dataout;
	wire	wire_l1_w24_n12_mux_dataout;
	wire	wire_l1_w24_n13_mux_dataout;
	wire	wire_l1_w24_n14_mux_dataout;
	wire	wire_l1_w24_n15_mux_dataout;
	wire	wire_l1_w24_n1_mux_dataout;
	wire	wire_l1_w24_n2_mux_dataout;
	wire	wire_l1_w24_n3_mux_dataout;
	wire	wire_l1_w24_n4_mux_dataout;
	wire	wire_l1_w24_n5_mux_dataout;
	wire	wire_l1_w24_n6_mux_dataout;
	wire	wire_l1_w24_n7_mux_dataout;
	wire	wire_l1_w24_n8_mux_dataout;
	wire	wire_l1_w24_n9_mux_dataout;
	wire	wire_l1_w25_n0_mux_dataout;
	wire	wire_l1_w25_n10_mux_dataout;
	wire	wire_l1_w25_n11_mux_dataout;
	wire	wire_l1_w25_n12_mux_dataout;
	wire	wire_l1_w25_n13_mux_dataout;
	wire	wire_l1_w25_n14_mux_dataout;
	wire	wire_l1_w25_n15_mux_dataout;
	wire	wire_l1_w25_n1_mux_dataout;
	wire	wire_l1_w25_n2_mux_dataout;
	wire	wire_l1_w25_n3_mux_dataout;
	wire	wire_l1_w25_n4_mux_dataout;
	wire	wire_l1_w25_n5_mux_dataout;
	wire	wire_l1_w25_n6_mux_dataout;
	wire	wire_l1_w25_n7_mux_dataout;
	wire	wire_l1_w25_n8_mux_dataout;
	wire	wire_l1_w25_n9_mux_dataout;
	wire	wire_l1_w26_n0_mux_dataout;
	wire	wire_l1_w26_n10_mux_dataout;
	wire	wire_l1_w26_n11_mux_dataout;
	wire	wire_l1_w26_n12_mux_dataout;
	wire	wire_l1_w26_n13_mux_dataout;
	wire	wire_l1_w26_n14_mux_dataout;
	wire	wire_l1_w26_n15_mux_dataout;
	wire	wire_l1_w26_n1_mux_dataout;
	wire	wire_l1_w26_n2_mux_dataout;
	wire	wire_l1_w26_n3_mux_dataout;
	wire	wire_l1_w26_n4_mux_dataout;
	wire	wire_l1_w26_n5_mux_dataout;
	wire	wire_l1_w26_n6_mux_dataout;
	wire	wire_l1_w26_n7_mux_dataout;
	wire	wire_l1_w26_n8_mux_dataout;
	wire	wire_l1_w26_n9_mux_dataout;
	wire	wire_l1_w27_n0_mux_dataout;
	wire	wire_l1_w27_n10_mux_dataout;
	wire	wire_l1_w27_n11_mux_dataout;
	wire	wire_l1_w27_n12_mux_dataout;
	wire	wire_l1_w27_n13_mux_dataout;
	wire	wire_l1_w27_n14_mux_dataout;
	wire	wire_l1_w27_n15_mux_dataout;
	wire	wire_l1_w27_n1_mux_dataout;
	wire	wire_l1_w27_n2_mux_dataout;
	wire	wire_l1_w27_n3_mux_dataout;
	wire	wire_l1_w27_n4_mux_dataout;
	wire	wire_l1_w27_n5_mux_dataout;
	wire	wire_l1_w27_n6_mux_dataout;
	wire	wire_l1_w27_n7_mux_dataout;
	wire	wire_l1_w27_n8_mux_dataout;
	wire	wire_l1_w27_n9_mux_dataout;
	wire	wire_l1_w28_n0_mux_dataout;
	wire	wire_l1_w28_n10_mux_dataout;
	wire	wire_l1_w28_n11_mux_dataout;
	wire	wire_l1_w28_n12_mux_dataout;
	wire	wire_l1_w28_n13_mux_dataout;
	wire	wire_l1_w28_n14_mux_dataout;
	wire	wire_l1_w28_n15_mux_dataout;
	wire	wire_l1_w28_n1_mux_dataout;
	wire	wire_l1_w28_n2_mux_dataout;
	wire	wire_l1_w28_n3_mux_dataout;
	wire	wire_l1_w28_n4_mux_dataout;
	wire	wire_l1_w28_n5_mux_dataout;
	wire	wire_l1_w28_n6_mux_dataout;
	wire	wire_l1_w28_n7_mux_dataout;
	wire	wire_l1_w28_n8_mux_dataout;
	wire	wire_l1_w28_n9_mux_dataout;
	wire	wire_l1_w29_n0_mux_dataout;
	wire	wire_l1_w29_n10_mux_dataout;
	wire	wire_l1_w29_n11_mux_dataout;
	wire	wire_l1_w29_n12_mux_dataout;
	wire	wire_l1_w29_n13_mux_dataout;
	wire	wire_l1_w29_n14_mux_dataout;
	wire	wire_l1_w29_n15_mux_dataout;
	wire	wire_l1_w29_n1_mux_dataout;
	wire	wire_l1_w29_n2_mux_dataout;
	wire	wire_l1_w29_n3_mux_dataout;
	wire	wire_l1_w29_n4_mux_dataout;
	wire	wire_l1_w29_n5_mux_dataout;
	wire	wire_l1_w29_n6_mux_dataout;
	wire	wire_l1_w29_n7_mux_dataout;
	wire	wire_l1_w29_n8_mux_dataout;
	wire	wire_l1_w29_n9_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n10_mux_dataout;
	wire	wire_l1_w2_n11_mux_dataout;
	wire	wire_l1_w2_n12_mux_dataout;
	wire	wire_l1_w2_n13_mux_dataout;
	wire	wire_l1_w2_n14_mux_dataout;
	wire	wire_l1_w2_n15_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w2_n8_mux_dataout;
	wire	wire_l1_w2_n9_mux_dataout;
	wire	wire_l1_w30_n0_mux_dataout;
	wire	wire_l1_w30_n10_mux_dataout;
	wire	wire_l1_w30_n11_mux_dataout;
	wire	wire_l1_w30_n12_mux_dataout;
	wire	wire_l1_w30_n13_mux_dataout;
	wire	wire_l1_w30_n14_mux_dataout;
	wire	wire_l1_w30_n15_mux_dataout;
	wire	wire_l1_w30_n1_mux_dataout;
	wire	wire_l1_w30_n2_mux_dataout;
	wire	wire_l1_w30_n3_mux_dataout;
	wire	wire_l1_w30_n4_mux_dataout;
	wire	wire_l1_w30_n5_mux_dataout;
	wire	wire_l1_w30_n6_mux_dataout;
	wire	wire_l1_w30_n7_mux_dataout;
	wire	wire_l1_w30_n8_mux_dataout;
	wire	wire_l1_w30_n9_mux_dataout;
	wire	wire_l1_w31_n0_mux_dataout;
	wire	wire_l1_w31_n10_mux_dataout;
	wire	wire_l1_w31_n11_mux_dataout;
	wire	wire_l1_w31_n12_mux_dataout;
	wire	wire_l1_w31_n13_mux_dataout;
	wire	wire_l1_w31_n14_mux_dataout;
	wire	wire_l1_w31_n15_mux_dataout;
	wire	wire_l1_w31_n1_mux_dataout;
	wire	wire_l1_w31_n2_mux_dataout;
	wire	wire_l1_w31_n3_mux_dataout;
	wire	wire_l1_w31_n4_mux_dataout;
	wire	wire_l1_w31_n5_mux_dataout;
	wire	wire_l1_w31_n6_mux_dataout;
	wire	wire_l1_w31_n7_mux_dataout;
	wire	wire_l1_w31_n8_mux_dataout;
	wire	wire_l1_w31_n9_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n10_mux_dataout;
	wire	wire_l1_w3_n11_mux_dataout;
	wire	wire_l1_w3_n12_mux_dataout;
	wire	wire_l1_w3_n13_mux_dataout;
	wire	wire_l1_w3_n14_mux_dataout;
	wire	wire_l1_w3_n15_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w3_n8_mux_dataout;
	wire	wire_l1_w3_n9_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n10_mux_dataout;
	wire	wire_l1_w4_n11_mux_dataout;
	wire	wire_l1_w4_n12_mux_dataout;
	wire	wire_l1_w4_n13_mux_dataout;
	wire	wire_l1_w4_n14_mux_dataout;
	wire	wire_l1_w4_n15_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w4_n8_mux_dataout;
	wire	wire_l1_w4_n9_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n10_mux_dataout;
	wire	wire_l1_w5_n11_mux_dataout;
	wire	wire_l1_w5_n12_mux_dataout;
	wire	wire_l1_w5_n13_mux_dataout;
	wire	wire_l1_w5_n14_mux_dataout;
	wire	wire_l1_w5_n15_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w5_n8_mux_dataout;
	wire	wire_l1_w5_n9_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n10_mux_dataout;
	wire	wire_l1_w6_n11_mux_dataout;
	wire	wire_l1_w6_n12_mux_dataout;
	wire	wire_l1_w6_n13_mux_dataout;
	wire	wire_l1_w6_n14_mux_dataout;
	wire	wire_l1_w6_n15_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w6_n8_mux_dataout;
	wire	wire_l1_w6_n9_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n10_mux_dataout;
	wire	wire_l1_w7_n11_mux_dataout;
	wire	wire_l1_w7_n12_mux_dataout;
	wire	wire_l1_w7_n13_mux_dataout;
	wire	wire_l1_w7_n14_mux_dataout;
	wire	wire_l1_w7_n15_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w7_n8_mux_dataout;
	wire	wire_l1_w7_n9_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w8_n10_mux_dataout;
	wire	wire_l1_w8_n11_mux_dataout;
	wire	wire_l1_w8_n12_mux_dataout;
	wire	wire_l1_w8_n13_mux_dataout;
	wire	wire_l1_w8_n14_mux_dataout;
	wire	wire_l1_w8_n15_mux_dataout;
	wire	wire_l1_w8_n1_mux_dataout;
	wire	wire_l1_w8_n2_mux_dataout;
	wire	wire_l1_w8_n3_mux_dataout;
	wire	wire_l1_w8_n4_mux_dataout;
	wire	wire_l1_w8_n5_mux_dataout;
	wire	wire_l1_w8_n6_mux_dataout;
	wire	wire_l1_w8_n7_mux_dataout;
	wire	wire_l1_w8_n8_mux_dataout;
	wire	wire_l1_w8_n9_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire	wire_l1_w9_n10_mux_dataout;
	wire	wire_l1_w9_n11_mux_dataout;
	wire	wire_l1_w9_n12_mux_dataout;
	wire	wire_l1_w9_n13_mux_dataout;
	wire	wire_l1_w9_n14_mux_dataout;
	wire	wire_l1_w9_n15_mux_dataout;
	wire	wire_l1_w9_n1_mux_dataout;
	wire	wire_l1_w9_n2_mux_dataout;
	wire	wire_l1_w9_n3_mux_dataout;
	wire	wire_l1_w9_n4_mux_dataout;
	wire	wire_l1_w9_n5_mux_dataout;
	wire	wire_l1_w9_n6_mux_dataout;
	wire	wire_l1_w9_n7_mux_dataout;
	wire	wire_l1_w9_n8_mux_dataout;
	wire	wire_l1_w9_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l2_w10_n0_mux_dataout;
	wire	wire_l2_w10_n1_mux_dataout;
	wire	wire_l2_w10_n2_mux_dataout;
	wire	wire_l2_w10_n3_mux_dataout;
	wire	wire_l2_w10_n4_mux_dataout;
	wire	wire_l2_w10_n5_mux_dataout;
	wire	wire_l2_w10_n6_mux_dataout;
	wire	wire_l2_w10_n7_mux_dataout;
	wire	wire_l2_w11_n0_mux_dataout;
	wire	wire_l2_w11_n1_mux_dataout;
	wire	wire_l2_w11_n2_mux_dataout;
	wire	wire_l2_w11_n3_mux_dataout;
	wire	wire_l2_w11_n4_mux_dataout;
	wire	wire_l2_w11_n5_mux_dataout;
	wire	wire_l2_w11_n6_mux_dataout;
	wire	wire_l2_w11_n7_mux_dataout;
	wire	wire_l2_w12_n0_mux_dataout;
	wire	wire_l2_w12_n1_mux_dataout;
	wire	wire_l2_w12_n2_mux_dataout;
	wire	wire_l2_w12_n3_mux_dataout;
	wire	wire_l2_w12_n4_mux_dataout;
	wire	wire_l2_w12_n5_mux_dataout;
	wire	wire_l2_w12_n6_mux_dataout;
	wire	wire_l2_w12_n7_mux_dataout;
	wire	wire_l2_w13_n0_mux_dataout;
	wire	wire_l2_w13_n1_mux_dataout;
	wire	wire_l2_w13_n2_mux_dataout;
	wire	wire_l2_w13_n3_mux_dataout;
	wire	wire_l2_w13_n4_mux_dataout;
	wire	wire_l2_w13_n5_mux_dataout;
	wire	wire_l2_w13_n6_mux_dataout;
	wire	wire_l2_w13_n7_mux_dataout;
	wire	wire_l2_w14_n0_mux_dataout;
	wire	wire_l2_w14_n1_mux_dataout;
	wire	wire_l2_w14_n2_mux_dataout;
	wire	wire_l2_w14_n3_mux_dataout;
	wire	wire_l2_w14_n4_mux_dataout;
	wire	wire_l2_w14_n5_mux_dataout;
	wire	wire_l2_w14_n6_mux_dataout;
	wire	wire_l2_w14_n7_mux_dataout;
	wire	wire_l2_w15_n0_mux_dataout;
	wire	wire_l2_w15_n1_mux_dataout;
	wire	wire_l2_w15_n2_mux_dataout;
	wire	wire_l2_w15_n3_mux_dataout;
	wire	wire_l2_w15_n4_mux_dataout;
	wire	wire_l2_w15_n5_mux_dataout;
	wire	wire_l2_w15_n6_mux_dataout;
	wire	wire_l2_w15_n7_mux_dataout;
	wire	wire_l2_w16_n0_mux_dataout;
	wire	wire_l2_w16_n1_mux_dataout;
	wire	wire_l2_w16_n2_mux_dataout;
	wire	wire_l2_w16_n3_mux_dataout;
	wire	wire_l2_w16_n4_mux_dataout;
	wire	wire_l2_w16_n5_mux_dataout;
	wire	wire_l2_w16_n6_mux_dataout;
	wire	wire_l2_w16_n7_mux_dataout;
	wire	wire_l2_w17_n0_mux_dataout;
	wire	wire_l2_w17_n1_mux_dataout;
	wire	wire_l2_w17_n2_mux_dataout;
	wire	wire_l2_w17_n3_mux_dataout;
	wire	wire_l2_w17_n4_mux_dataout;
	wire	wire_l2_w17_n5_mux_dataout;
	wire	wire_l2_w17_n6_mux_dataout;
	wire	wire_l2_w17_n7_mux_dataout;
	wire	wire_l2_w18_n0_mux_dataout;
	wire	wire_l2_w18_n1_mux_dataout;
	wire	wire_l2_w18_n2_mux_dataout;
	wire	wire_l2_w18_n3_mux_dataout;
	wire	wire_l2_w18_n4_mux_dataout;
	wire	wire_l2_w18_n5_mux_dataout;
	wire	wire_l2_w18_n6_mux_dataout;
	wire	wire_l2_w18_n7_mux_dataout;
	wire	wire_l2_w19_n0_mux_dataout;
	wire	wire_l2_w19_n1_mux_dataout;
	wire	wire_l2_w19_n2_mux_dataout;
	wire	wire_l2_w19_n3_mux_dataout;
	wire	wire_l2_w19_n4_mux_dataout;
	wire	wire_l2_w19_n5_mux_dataout;
	wire	wire_l2_w19_n6_mux_dataout;
	wire	wire_l2_w19_n7_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w1_n4_mux_dataout;
	wire	wire_l2_w1_n5_mux_dataout;
	wire	wire_l2_w1_n6_mux_dataout;
	wire	wire_l2_w1_n7_mux_dataout;
	wire	wire_l2_w20_n0_mux_dataout;
	wire	wire_l2_w20_n1_mux_dataout;
	wire	wire_l2_w20_n2_mux_dataout;
	wire	wire_l2_w20_n3_mux_dataout;
	wire	wire_l2_w20_n4_mux_dataout;
	wire	wire_l2_w20_n5_mux_dataout;
	wire	wire_l2_w20_n6_mux_dataout;
	wire	wire_l2_w20_n7_mux_dataout;
	wire	wire_l2_w21_n0_mux_dataout;
	wire	wire_l2_w21_n1_mux_dataout;
	wire	wire_l2_w21_n2_mux_dataout;
	wire	wire_l2_w21_n3_mux_dataout;
	wire	wire_l2_w21_n4_mux_dataout;
	wire	wire_l2_w21_n5_mux_dataout;
	wire	wire_l2_w21_n6_mux_dataout;
	wire	wire_l2_w21_n7_mux_dataout;
	wire	wire_l2_w22_n0_mux_dataout;
	wire	wire_l2_w22_n1_mux_dataout;
	wire	wire_l2_w22_n2_mux_dataout;
	wire	wire_l2_w22_n3_mux_dataout;
	wire	wire_l2_w22_n4_mux_dataout;
	wire	wire_l2_w22_n5_mux_dataout;
	wire	wire_l2_w22_n6_mux_dataout;
	wire	wire_l2_w22_n7_mux_dataout;
	wire	wire_l2_w23_n0_mux_dataout;
	wire	wire_l2_w23_n1_mux_dataout;
	wire	wire_l2_w23_n2_mux_dataout;
	wire	wire_l2_w23_n3_mux_dataout;
	wire	wire_l2_w23_n4_mux_dataout;
	wire	wire_l2_w23_n5_mux_dataout;
	wire	wire_l2_w23_n6_mux_dataout;
	wire	wire_l2_w23_n7_mux_dataout;
	wire	wire_l2_w24_n0_mux_dataout;
	wire	wire_l2_w24_n1_mux_dataout;
	wire	wire_l2_w24_n2_mux_dataout;
	wire	wire_l2_w24_n3_mux_dataout;
	wire	wire_l2_w24_n4_mux_dataout;
	wire	wire_l2_w24_n5_mux_dataout;
	wire	wire_l2_w24_n6_mux_dataout;
	wire	wire_l2_w24_n7_mux_dataout;
	wire	wire_l2_w25_n0_mux_dataout;
	wire	wire_l2_w25_n1_mux_dataout;
	wire	wire_l2_w25_n2_mux_dataout;
	wire	wire_l2_w25_n3_mux_dataout;
	wire	wire_l2_w25_n4_mux_dataout;
	wire	wire_l2_w25_n5_mux_dataout;
	wire	wire_l2_w25_n6_mux_dataout;
	wire	wire_l2_w25_n7_mux_dataout;
	wire	wire_l2_w26_n0_mux_dataout;
	wire	wire_l2_w26_n1_mux_dataout;
	wire	wire_l2_w26_n2_mux_dataout;
	wire	wire_l2_w26_n3_mux_dataout;
	wire	wire_l2_w26_n4_mux_dataout;
	wire	wire_l2_w26_n5_mux_dataout;
	wire	wire_l2_w26_n6_mux_dataout;
	wire	wire_l2_w26_n7_mux_dataout;
	wire	wire_l2_w27_n0_mux_dataout;
	wire	wire_l2_w27_n1_mux_dataout;
	wire	wire_l2_w27_n2_mux_dataout;
	wire	wire_l2_w27_n3_mux_dataout;
	wire	wire_l2_w27_n4_mux_dataout;
	wire	wire_l2_w27_n5_mux_dataout;
	wire	wire_l2_w27_n6_mux_dataout;
	wire	wire_l2_w27_n7_mux_dataout;
	wire	wire_l2_w28_n0_mux_dataout;
	wire	wire_l2_w28_n1_mux_dataout;
	wire	wire_l2_w28_n2_mux_dataout;
	wire	wire_l2_w28_n3_mux_dataout;
	wire	wire_l2_w28_n4_mux_dataout;
	wire	wire_l2_w28_n5_mux_dataout;
	wire	wire_l2_w28_n6_mux_dataout;
	wire	wire_l2_w28_n7_mux_dataout;
	wire	wire_l2_w29_n0_mux_dataout;
	wire	wire_l2_w29_n1_mux_dataout;
	wire	wire_l2_w29_n2_mux_dataout;
	wire	wire_l2_w29_n3_mux_dataout;
	wire	wire_l2_w29_n4_mux_dataout;
	wire	wire_l2_w29_n5_mux_dataout;
	wire	wire_l2_w29_n6_mux_dataout;
	wire	wire_l2_w29_n7_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w2_n4_mux_dataout;
	wire	wire_l2_w2_n5_mux_dataout;
	wire	wire_l2_w2_n6_mux_dataout;
	wire	wire_l2_w2_n7_mux_dataout;
	wire	wire_l2_w30_n0_mux_dataout;
	wire	wire_l2_w30_n1_mux_dataout;
	wire	wire_l2_w30_n2_mux_dataout;
	wire	wire_l2_w30_n3_mux_dataout;
	wire	wire_l2_w30_n4_mux_dataout;
	wire	wire_l2_w30_n5_mux_dataout;
	wire	wire_l2_w30_n6_mux_dataout;
	wire	wire_l2_w30_n7_mux_dataout;
	wire	wire_l2_w31_n0_mux_dataout;
	wire	wire_l2_w31_n1_mux_dataout;
	wire	wire_l2_w31_n2_mux_dataout;
	wire	wire_l2_w31_n3_mux_dataout;
	wire	wire_l2_w31_n4_mux_dataout;
	wire	wire_l2_w31_n5_mux_dataout;
	wire	wire_l2_w31_n6_mux_dataout;
	wire	wire_l2_w31_n7_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w3_n4_mux_dataout;
	wire	wire_l2_w3_n5_mux_dataout;
	wire	wire_l2_w3_n6_mux_dataout;
	wire	wire_l2_w3_n7_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w4_n4_mux_dataout;
	wire	wire_l2_w4_n5_mux_dataout;
	wire	wire_l2_w4_n6_mux_dataout;
	wire	wire_l2_w4_n7_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w5_n4_mux_dataout;
	wire	wire_l2_w5_n5_mux_dataout;
	wire	wire_l2_w5_n6_mux_dataout;
	wire	wire_l2_w5_n7_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w6_n4_mux_dataout;
	wire	wire_l2_w6_n5_mux_dataout;
	wire	wire_l2_w6_n6_mux_dataout;
	wire	wire_l2_w6_n7_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w7_n4_mux_dataout;
	wire	wire_l2_w7_n5_mux_dataout;
	wire	wire_l2_w7_n6_mux_dataout;
	wire	wire_l2_w7_n7_mux_dataout;
	wire	wire_l2_w8_n0_mux_dataout;
	wire	wire_l2_w8_n1_mux_dataout;
	wire	wire_l2_w8_n2_mux_dataout;
	wire	wire_l2_w8_n3_mux_dataout;
	wire	wire_l2_w8_n4_mux_dataout;
	wire	wire_l2_w8_n5_mux_dataout;
	wire	wire_l2_w8_n6_mux_dataout;
	wire	wire_l2_w8_n7_mux_dataout;
	wire	wire_l2_w9_n0_mux_dataout;
	wire	wire_l2_w9_n1_mux_dataout;
	wire	wire_l2_w9_n2_mux_dataout;
	wire	wire_l2_w9_n3_mux_dataout;
	wire	wire_l2_w9_n4_mux_dataout;
	wire	wire_l2_w9_n5_mux_dataout;
	wire	wire_l2_w9_n6_mux_dataout;
	wire	wire_l2_w9_n7_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l3_w10_n0_mux_dataout;
	wire	wire_l3_w10_n1_mux_dataout;
	wire	wire_l3_w10_n2_mux_dataout;
	wire	wire_l3_w10_n3_mux_dataout;
	wire	wire_l3_w11_n0_mux_dataout;
	wire	wire_l3_w11_n1_mux_dataout;
	wire	wire_l3_w11_n2_mux_dataout;
	wire	wire_l3_w11_n3_mux_dataout;
	wire	wire_l3_w12_n0_mux_dataout;
	wire	wire_l3_w12_n1_mux_dataout;
	wire	wire_l3_w12_n2_mux_dataout;
	wire	wire_l3_w12_n3_mux_dataout;
	wire	wire_l3_w13_n0_mux_dataout;
	wire	wire_l3_w13_n1_mux_dataout;
	wire	wire_l3_w13_n2_mux_dataout;
	wire	wire_l3_w13_n3_mux_dataout;
	wire	wire_l3_w14_n0_mux_dataout;
	wire	wire_l3_w14_n1_mux_dataout;
	wire	wire_l3_w14_n2_mux_dataout;
	wire	wire_l3_w14_n3_mux_dataout;
	wire	wire_l3_w15_n0_mux_dataout;
	wire	wire_l3_w15_n1_mux_dataout;
	wire	wire_l3_w15_n2_mux_dataout;
	wire	wire_l3_w15_n3_mux_dataout;
	wire	wire_l3_w16_n0_mux_dataout;
	wire	wire_l3_w16_n1_mux_dataout;
	wire	wire_l3_w16_n2_mux_dataout;
	wire	wire_l3_w16_n3_mux_dataout;
	wire	wire_l3_w17_n0_mux_dataout;
	wire	wire_l3_w17_n1_mux_dataout;
	wire	wire_l3_w17_n2_mux_dataout;
	wire	wire_l3_w17_n3_mux_dataout;
	wire	wire_l3_w18_n0_mux_dataout;
	wire	wire_l3_w18_n1_mux_dataout;
	wire	wire_l3_w18_n2_mux_dataout;
	wire	wire_l3_w18_n3_mux_dataout;
	wire	wire_l3_w19_n0_mux_dataout;
	wire	wire_l3_w19_n1_mux_dataout;
	wire	wire_l3_w19_n2_mux_dataout;
	wire	wire_l3_w19_n3_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w1_n2_mux_dataout;
	wire	wire_l3_w1_n3_mux_dataout;
	wire	wire_l3_w20_n0_mux_dataout;
	wire	wire_l3_w20_n1_mux_dataout;
	wire	wire_l3_w20_n2_mux_dataout;
	wire	wire_l3_w20_n3_mux_dataout;
	wire	wire_l3_w21_n0_mux_dataout;
	wire	wire_l3_w21_n1_mux_dataout;
	wire	wire_l3_w21_n2_mux_dataout;
	wire	wire_l3_w21_n3_mux_dataout;
	wire	wire_l3_w22_n0_mux_dataout;
	wire	wire_l3_w22_n1_mux_dataout;
	wire	wire_l3_w22_n2_mux_dataout;
	wire	wire_l3_w22_n3_mux_dataout;
	wire	wire_l3_w23_n0_mux_dataout;
	wire	wire_l3_w23_n1_mux_dataout;
	wire	wire_l3_w23_n2_mux_dataout;
	wire	wire_l3_w23_n3_mux_dataout;
	wire	wire_l3_w24_n0_mux_dataout;
	wire	wire_l3_w24_n1_mux_dataout;
	wire	wire_l3_w24_n2_mux_dataout;
	wire	wire_l3_w24_n3_mux_dataout;
	wire	wire_l3_w25_n0_mux_dataout;
	wire	wire_l3_w25_n1_mux_dataout;
	wire	wire_l3_w25_n2_mux_dataout;
	wire	wire_l3_w25_n3_mux_dataout;
	wire	wire_l3_w26_n0_mux_dataout;
	wire	wire_l3_w26_n1_mux_dataout;
	wire	wire_l3_w26_n2_mux_dataout;
	wire	wire_l3_w26_n3_mux_dataout;
	wire	wire_l3_w27_n0_mux_dataout;
	wire	wire_l3_w27_n1_mux_dataout;
	wire	wire_l3_w27_n2_mux_dataout;
	wire	wire_l3_w27_n3_mux_dataout;
	wire	wire_l3_w28_n0_mux_dataout;
	wire	wire_l3_w28_n1_mux_dataout;
	wire	wire_l3_w28_n2_mux_dataout;
	wire	wire_l3_w28_n3_mux_dataout;
	wire	wire_l3_w29_n0_mux_dataout;
	wire	wire_l3_w29_n1_mux_dataout;
	wire	wire_l3_w29_n2_mux_dataout;
	wire	wire_l3_w29_n3_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w2_n2_mux_dataout;
	wire	wire_l3_w2_n3_mux_dataout;
	wire	wire_l3_w30_n0_mux_dataout;
	wire	wire_l3_w30_n1_mux_dataout;
	wire	wire_l3_w30_n2_mux_dataout;
	wire	wire_l3_w30_n3_mux_dataout;
	wire	wire_l3_w31_n0_mux_dataout;
	wire	wire_l3_w31_n1_mux_dataout;
	wire	wire_l3_w31_n2_mux_dataout;
	wire	wire_l3_w31_n3_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w3_n2_mux_dataout;
	wire	wire_l3_w3_n3_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w4_n2_mux_dataout;
	wire	wire_l3_w4_n3_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w5_n2_mux_dataout;
	wire	wire_l3_w5_n3_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w6_n2_mux_dataout;
	wire	wire_l3_w6_n3_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w7_n2_mux_dataout;
	wire	wire_l3_w7_n3_mux_dataout;
	wire	wire_l3_w8_n0_mux_dataout;
	wire	wire_l3_w8_n1_mux_dataout;
	wire	wire_l3_w8_n2_mux_dataout;
	wire	wire_l3_w8_n3_mux_dataout;
	wire	wire_l3_w9_n0_mux_dataout;
	wire	wire_l3_w9_n1_mux_dataout;
	wire	wire_l3_w9_n2_mux_dataout;
	wire	wire_l3_w9_n3_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l4_w10_n0_mux_dataout;
	wire	wire_l4_w10_n1_mux_dataout;
	wire	wire_l4_w11_n0_mux_dataout;
	wire	wire_l4_w11_n1_mux_dataout;
	wire	wire_l4_w12_n0_mux_dataout;
	wire	wire_l4_w12_n1_mux_dataout;
	wire	wire_l4_w13_n0_mux_dataout;
	wire	wire_l4_w13_n1_mux_dataout;
	wire	wire_l4_w14_n0_mux_dataout;
	wire	wire_l4_w14_n1_mux_dataout;
	wire	wire_l4_w15_n0_mux_dataout;
	wire	wire_l4_w15_n1_mux_dataout;
	wire	wire_l4_w16_n0_mux_dataout;
	wire	wire_l4_w16_n1_mux_dataout;
	wire	wire_l4_w17_n0_mux_dataout;
	wire	wire_l4_w17_n1_mux_dataout;
	wire	wire_l4_w18_n0_mux_dataout;
	wire	wire_l4_w18_n1_mux_dataout;
	wire	wire_l4_w19_n0_mux_dataout;
	wire	wire_l4_w19_n1_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w1_n1_mux_dataout;
	wire	wire_l4_w20_n0_mux_dataout;
	wire	wire_l4_w20_n1_mux_dataout;
	wire	wire_l4_w21_n0_mux_dataout;
	wire	wire_l4_w21_n1_mux_dataout;
	wire	wire_l4_w22_n0_mux_dataout;
	wire	wire_l4_w22_n1_mux_dataout;
	wire	wire_l4_w23_n0_mux_dataout;
	wire	wire_l4_w23_n1_mux_dataout;
	wire	wire_l4_w24_n0_mux_dataout;
	wire	wire_l4_w24_n1_mux_dataout;
	wire	wire_l4_w25_n0_mux_dataout;
	wire	wire_l4_w25_n1_mux_dataout;
	wire	wire_l4_w26_n0_mux_dataout;
	wire	wire_l4_w26_n1_mux_dataout;
	wire	wire_l4_w27_n0_mux_dataout;
	wire	wire_l4_w27_n1_mux_dataout;
	wire	wire_l4_w28_n0_mux_dataout;
	wire	wire_l4_w28_n1_mux_dataout;
	wire	wire_l4_w29_n0_mux_dataout;
	wire	wire_l4_w29_n1_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w2_n1_mux_dataout;
	wire	wire_l4_w30_n0_mux_dataout;
	wire	wire_l4_w30_n1_mux_dataout;
	wire	wire_l4_w31_n0_mux_dataout;
	wire	wire_l4_w31_n1_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w3_n1_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w4_n1_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w5_n1_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w6_n1_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w7_n1_mux_dataout;
	wire	wire_l4_w8_n0_mux_dataout;
	wire	wire_l4_w8_n1_mux_dataout;
	wire	wire_l4_w9_n0_mux_dataout;
	wire	wire_l4_w9_n1_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire	wire_l5_w10_n0_mux_dataout;
	wire	wire_l5_w11_n0_mux_dataout;
	wire	wire_l5_w12_n0_mux_dataout;
	wire	wire_l5_w13_n0_mux_dataout;
	wire	wire_l5_w14_n0_mux_dataout;
	wire	wire_l5_w15_n0_mux_dataout;
	wire	wire_l5_w16_n0_mux_dataout;
	wire	wire_l5_w17_n0_mux_dataout;
	wire	wire_l5_w18_n0_mux_dataout;
	wire	wire_l5_w19_n0_mux_dataout;
	wire	wire_l5_w1_n0_mux_dataout;
	wire	wire_l5_w20_n0_mux_dataout;
	wire	wire_l5_w21_n0_mux_dataout;
	wire	wire_l5_w22_n0_mux_dataout;
	wire	wire_l5_w23_n0_mux_dataout;
	wire	wire_l5_w24_n0_mux_dataout;
	wire	wire_l5_w25_n0_mux_dataout;
	wire	wire_l5_w26_n0_mux_dataout;
	wire	wire_l5_w27_n0_mux_dataout;
	wire	wire_l5_w28_n0_mux_dataout;
	wire	wire_l5_w29_n0_mux_dataout;
	wire	wire_l5_w2_n0_mux_dataout;
	wire	wire_l5_w30_n0_mux_dataout;
	wire	wire_l5_w31_n0_mux_dataout;
	wire	wire_l5_w3_n0_mux_dataout;
	wire	wire_l5_w4_n0_mux_dataout;
	wire	wire_l5_w5_n0_mux_dataout;
	wire	wire_l5_w6_n0_mux_dataout;
	wire	wire_l5_w7_n0_mux_dataout;
	wire	wire_l5_w8_n0_mux_dataout;
	wire	wire_l5_w9_n0_mux_dataout;
	wire  [1983:0]  data_wire;
	wire  [31:0]  result_wire_ext;
	wire  [24:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[32] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[672] : data_wire[640];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[736] : data_wire[704];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[800] : data_wire[768];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[864] : data_wire[832];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[928] : data_wire[896];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[992] : data_wire[960];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[96] : data_wire[64];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[160] : data_wire[128];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[224] : data_wire[192];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[288] : data_wire[256];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[352] : data_wire[320];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[416] : data_wire[384];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[480] : data_wire[448];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[544] : data_wire[512];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[608] : data_wire[576];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[10];
	assign		wire_l1_w10_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[682] : data_wire[650];
	assign		wire_l1_w10_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[746] : data_wire[714];
	assign		wire_l1_w10_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[810] : data_wire[778];
	assign		wire_l1_w10_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[874] : data_wire[842];
	assign		wire_l1_w10_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[938] : data_wire[906];
	assign		wire_l1_w10_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1002] : data_wire[970];
	assign		wire_l1_w10_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[74];
	assign		wire_l1_w10_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[138];
	assign		wire_l1_w10_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[202];
	assign		wire_l1_w10_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[298] : data_wire[266];
	assign		wire_l1_w10_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[330];
	assign		wire_l1_w10_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[426] : data_wire[394];
	assign		wire_l1_w10_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[490] : data_wire[458];
	assign		wire_l1_w10_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[554] : data_wire[522];
	assign		wire_l1_w10_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[618] : data_wire[586];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[11];
	assign		wire_l1_w11_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[683] : data_wire[651];
	assign		wire_l1_w11_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[747] : data_wire[715];
	assign		wire_l1_w11_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[811] : data_wire[779];
	assign		wire_l1_w11_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[875] : data_wire[843];
	assign		wire_l1_w11_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[939] : data_wire[907];
	assign		wire_l1_w11_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1003] : data_wire[971];
	assign		wire_l1_w11_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[75];
	assign		wire_l1_w11_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[139];
	assign		wire_l1_w11_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[203];
	assign		wire_l1_w11_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[299] : data_wire[267];
	assign		wire_l1_w11_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[331];
	assign		wire_l1_w11_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[427] : data_wire[395];
	assign		wire_l1_w11_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[491] : data_wire[459];
	assign		wire_l1_w11_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[555] : data_wire[523];
	assign		wire_l1_w11_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[619] : data_wire[587];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[12];
	assign		wire_l1_w12_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[684] : data_wire[652];
	assign		wire_l1_w12_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[748] : data_wire[716];
	assign		wire_l1_w12_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[812] : data_wire[780];
	assign		wire_l1_w12_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[876] : data_wire[844];
	assign		wire_l1_w12_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[940] : data_wire[908];
	assign		wire_l1_w12_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1004] : data_wire[972];
	assign		wire_l1_w12_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[76];
	assign		wire_l1_w12_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[140];
	assign		wire_l1_w12_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[204];
	assign		wire_l1_w12_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[300] : data_wire[268];
	assign		wire_l1_w12_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[332];
	assign		wire_l1_w12_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[428] : data_wire[396];
	assign		wire_l1_w12_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[492] : data_wire[460];
	assign		wire_l1_w12_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[556] : data_wire[524];
	assign		wire_l1_w12_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[620] : data_wire[588];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[13];
	assign		wire_l1_w13_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[685] : data_wire[653];
	assign		wire_l1_w13_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[749] : data_wire[717];
	assign		wire_l1_w13_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[813] : data_wire[781];
	assign		wire_l1_w13_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[877] : data_wire[845];
	assign		wire_l1_w13_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[941] : data_wire[909];
	assign		wire_l1_w13_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1005] : data_wire[973];
	assign		wire_l1_w13_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[77];
	assign		wire_l1_w13_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[141];
	assign		wire_l1_w13_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[205];
	assign		wire_l1_w13_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[301] : data_wire[269];
	assign		wire_l1_w13_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[333];
	assign		wire_l1_w13_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[429] : data_wire[397];
	assign		wire_l1_w13_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[493] : data_wire[461];
	assign		wire_l1_w13_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[557] : data_wire[525];
	assign		wire_l1_w13_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[621] : data_wire[589];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[14];
	assign		wire_l1_w14_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[686] : data_wire[654];
	assign		wire_l1_w14_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[750] : data_wire[718];
	assign		wire_l1_w14_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[814] : data_wire[782];
	assign		wire_l1_w14_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[878] : data_wire[846];
	assign		wire_l1_w14_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[942] : data_wire[910];
	assign		wire_l1_w14_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1006] : data_wire[974];
	assign		wire_l1_w14_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[78];
	assign		wire_l1_w14_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[142];
	assign		wire_l1_w14_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[206];
	assign		wire_l1_w14_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[302] : data_wire[270];
	assign		wire_l1_w14_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[334];
	assign		wire_l1_w14_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[430] : data_wire[398];
	assign		wire_l1_w14_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[462];
	assign		wire_l1_w14_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[558] : data_wire[526];
	assign		wire_l1_w14_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[622] : data_wire[590];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[15];
	assign		wire_l1_w15_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[687] : data_wire[655];
	assign		wire_l1_w15_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[751] : data_wire[719];
	assign		wire_l1_w15_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[815] : data_wire[783];
	assign		wire_l1_w15_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[879] : data_wire[847];
	assign		wire_l1_w15_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[943] : data_wire[911];
	assign		wire_l1_w15_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1007] : data_wire[975];
	assign		wire_l1_w15_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[79];
	assign		wire_l1_w15_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[143];
	assign		wire_l1_w15_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[207];
	assign		wire_l1_w15_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[303] : data_wire[271];
	assign		wire_l1_w15_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[335];
	assign		wire_l1_w15_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[431] : data_wire[399];
	assign		wire_l1_w15_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[463];
	assign		wire_l1_w15_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[559] : data_wire[527];
	assign		wire_l1_w15_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[623] : data_wire[591];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[48] : data_wire[16];
	assign		wire_l1_w16_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[688] : data_wire[656];
	assign		wire_l1_w16_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[752] : data_wire[720];
	assign		wire_l1_w16_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[816] : data_wire[784];
	assign		wire_l1_w16_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[880] : data_wire[848];
	assign		wire_l1_w16_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[944] : data_wire[912];
	assign		wire_l1_w16_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1008] : data_wire[976];
	assign		wire_l1_w16_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[112] : data_wire[80];
	assign		wire_l1_w16_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[176] : data_wire[144];
	assign		wire_l1_w16_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[240] : data_wire[208];
	assign		wire_l1_w16_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[304] : data_wire[272];
	assign		wire_l1_w16_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[368] : data_wire[336];
	assign		wire_l1_w16_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[432] : data_wire[400];
	assign		wire_l1_w16_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[496] : data_wire[464];
	assign		wire_l1_w16_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[560] : data_wire[528];
	assign		wire_l1_w16_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[624] : data_wire[592];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[49] : data_wire[17];
	assign		wire_l1_w17_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[689] : data_wire[657];
	assign		wire_l1_w17_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[753] : data_wire[721];
	assign		wire_l1_w17_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[817] : data_wire[785];
	assign		wire_l1_w17_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[881] : data_wire[849];
	assign		wire_l1_w17_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[945] : data_wire[913];
	assign		wire_l1_w17_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1009] : data_wire[977];
	assign		wire_l1_w17_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[113] : data_wire[81];
	assign		wire_l1_w17_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[177] : data_wire[145];
	assign		wire_l1_w17_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[241] : data_wire[209];
	assign		wire_l1_w17_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[305] : data_wire[273];
	assign		wire_l1_w17_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[369] : data_wire[337];
	assign		wire_l1_w17_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[433] : data_wire[401];
	assign		wire_l1_w17_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[497] : data_wire[465];
	assign		wire_l1_w17_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[561] : data_wire[529];
	assign		wire_l1_w17_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[625] : data_wire[593];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[50] : data_wire[18];
	assign		wire_l1_w18_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[690] : data_wire[658];
	assign		wire_l1_w18_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[754] : data_wire[722];
	assign		wire_l1_w18_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[818] : data_wire[786];
	assign		wire_l1_w18_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[882] : data_wire[850];
	assign		wire_l1_w18_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[946] : data_wire[914];
	assign		wire_l1_w18_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1010] : data_wire[978];
	assign		wire_l1_w18_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[114] : data_wire[82];
	assign		wire_l1_w18_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[178] : data_wire[146];
	assign		wire_l1_w18_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[242] : data_wire[210];
	assign		wire_l1_w18_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[306] : data_wire[274];
	assign		wire_l1_w18_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[370] : data_wire[338];
	assign		wire_l1_w18_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[434] : data_wire[402];
	assign		wire_l1_w18_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[498] : data_wire[466];
	assign		wire_l1_w18_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[562] : data_wire[530];
	assign		wire_l1_w18_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[626] : data_wire[594];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[51] : data_wire[19];
	assign		wire_l1_w19_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[691] : data_wire[659];
	assign		wire_l1_w19_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[755] : data_wire[723];
	assign		wire_l1_w19_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[819] : data_wire[787];
	assign		wire_l1_w19_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[883] : data_wire[851];
	assign		wire_l1_w19_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[947] : data_wire[915];
	assign		wire_l1_w19_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1011] : data_wire[979];
	assign		wire_l1_w19_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[115] : data_wire[83];
	assign		wire_l1_w19_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[179] : data_wire[147];
	assign		wire_l1_w19_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[243] : data_wire[211];
	assign		wire_l1_w19_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[307] : data_wire[275];
	assign		wire_l1_w19_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[371] : data_wire[339];
	assign		wire_l1_w19_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[435] : data_wire[403];
	assign		wire_l1_w19_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[499] : data_wire[467];
	assign		wire_l1_w19_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[563] : data_wire[531];
	assign		wire_l1_w19_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[627] : data_wire[595];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[33] : data_wire[1];
	assign		wire_l1_w1_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[673] : data_wire[641];
	assign		wire_l1_w1_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[737] : data_wire[705];
	assign		wire_l1_w1_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[801] : data_wire[769];
	assign		wire_l1_w1_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[865] : data_wire[833];
	assign		wire_l1_w1_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[929] : data_wire[897];
	assign		wire_l1_w1_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[993] : data_wire[961];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[97] : data_wire[65];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[161] : data_wire[129];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[225] : data_wire[193];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[289] : data_wire[257];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[353] : data_wire[321];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[417] : data_wire[385];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[481] : data_wire[449];
	assign		wire_l1_w1_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[545] : data_wire[513];
	assign		wire_l1_w1_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[609] : data_wire[577];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[52] : data_wire[20];
	assign		wire_l1_w20_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[692] : data_wire[660];
	assign		wire_l1_w20_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[756] : data_wire[724];
	assign		wire_l1_w20_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[820] : data_wire[788];
	assign		wire_l1_w20_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[884] : data_wire[852];
	assign		wire_l1_w20_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[948] : data_wire[916];
	assign		wire_l1_w20_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1012] : data_wire[980];
	assign		wire_l1_w20_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[116] : data_wire[84];
	assign		wire_l1_w20_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[180] : data_wire[148];
	assign		wire_l1_w20_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[244] : data_wire[212];
	assign		wire_l1_w20_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[308] : data_wire[276];
	assign		wire_l1_w20_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[372] : data_wire[340];
	assign		wire_l1_w20_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[436] : data_wire[404];
	assign		wire_l1_w20_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[500] : data_wire[468];
	assign		wire_l1_w20_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[564] : data_wire[532];
	assign		wire_l1_w20_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[628] : data_wire[596];
	assign		wire_l1_w21_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[53] : data_wire[21];
	assign		wire_l1_w21_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[693] : data_wire[661];
	assign		wire_l1_w21_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[757] : data_wire[725];
	assign		wire_l1_w21_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[821] : data_wire[789];
	assign		wire_l1_w21_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[885] : data_wire[853];
	assign		wire_l1_w21_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[949] : data_wire[917];
	assign		wire_l1_w21_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1013] : data_wire[981];
	assign		wire_l1_w21_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[117] : data_wire[85];
	assign		wire_l1_w21_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[181] : data_wire[149];
	assign		wire_l1_w21_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[245] : data_wire[213];
	assign		wire_l1_w21_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[309] : data_wire[277];
	assign		wire_l1_w21_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[373] : data_wire[341];
	assign		wire_l1_w21_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[437] : data_wire[405];
	assign		wire_l1_w21_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[501] : data_wire[469];
	assign		wire_l1_w21_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[565] : data_wire[533];
	assign		wire_l1_w21_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[629] : data_wire[597];
	assign		wire_l1_w22_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[54] : data_wire[22];
	assign		wire_l1_w22_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[694] : data_wire[662];
	assign		wire_l1_w22_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[758] : data_wire[726];
	assign		wire_l1_w22_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[822] : data_wire[790];
	assign		wire_l1_w22_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[886] : data_wire[854];
	assign		wire_l1_w22_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[950] : data_wire[918];
	assign		wire_l1_w22_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1014] : data_wire[982];
	assign		wire_l1_w22_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[118] : data_wire[86];
	assign		wire_l1_w22_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[182] : data_wire[150];
	assign		wire_l1_w22_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[246] : data_wire[214];
	assign		wire_l1_w22_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[310] : data_wire[278];
	assign		wire_l1_w22_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[374] : data_wire[342];
	assign		wire_l1_w22_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[438] : data_wire[406];
	assign		wire_l1_w22_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[502] : data_wire[470];
	assign		wire_l1_w22_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[566] : data_wire[534];
	assign		wire_l1_w22_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[630] : data_wire[598];
	assign		wire_l1_w23_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[55] : data_wire[23];
	assign		wire_l1_w23_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[695] : data_wire[663];
	assign		wire_l1_w23_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[759] : data_wire[727];
	assign		wire_l1_w23_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[823] : data_wire[791];
	assign		wire_l1_w23_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[887] : data_wire[855];
	assign		wire_l1_w23_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[951] : data_wire[919];
	assign		wire_l1_w23_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1015] : data_wire[983];
	assign		wire_l1_w23_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[119] : data_wire[87];
	assign		wire_l1_w23_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[183] : data_wire[151];
	assign		wire_l1_w23_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[247] : data_wire[215];
	assign		wire_l1_w23_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[311] : data_wire[279];
	assign		wire_l1_w23_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[375] : data_wire[343];
	assign		wire_l1_w23_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[439] : data_wire[407];
	assign		wire_l1_w23_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[503] : data_wire[471];
	assign		wire_l1_w23_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[567] : data_wire[535];
	assign		wire_l1_w23_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[631] : data_wire[599];
	assign		wire_l1_w24_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[56] : data_wire[24];
	assign		wire_l1_w24_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[696] : data_wire[664];
	assign		wire_l1_w24_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[760] : data_wire[728];
	assign		wire_l1_w24_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[824] : data_wire[792];
	assign		wire_l1_w24_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[888] : data_wire[856];
	assign		wire_l1_w24_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[952] : data_wire[920];
	assign		wire_l1_w24_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1016] : data_wire[984];
	assign		wire_l1_w24_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[88];
	assign		wire_l1_w24_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[152];
	assign		wire_l1_w24_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[216];
	assign		wire_l1_w24_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[312] : data_wire[280];
	assign		wire_l1_w24_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[344];
	assign		wire_l1_w24_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[440] : data_wire[408];
	assign		wire_l1_w24_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[504] : data_wire[472];
	assign		wire_l1_w24_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[568] : data_wire[536];
	assign		wire_l1_w24_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[632] : data_wire[600];
	assign		wire_l1_w25_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[57] : data_wire[25];
	assign		wire_l1_w25_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[697] : data_wire[665];
	assign		wire_l1_w25_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[761] : data_wire[729];
	assign		wire_l1_w25_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[825] : data_wire[793];
	assign		wire_l1_w25_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[889] : data_wire[857];
	assign		wire_l1_w25_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[953] : data_wire[921];
	assign		wire_l1_w25_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1017] : data_wire[985];
	assign		wire_l1_w25_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[89];
	assign		wire_l1_w25_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[153];
	assign		wire_l1_w25_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[217];
	assign		wire_l1_w25_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[313] : data_wire[281];
	assign		wire_l1_w25_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[345];
	assign		wire_l1_w25_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[441] : data_wire[409];
	assign		wire_l1_w25_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[505] : data_wire[473];
	assign		wire_l1_w25_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[569] : data_wire[537];
	assign		wire_l1_w25_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[633] : data_wire[601];
	assign		wire_l1_w26_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[58] : data_wire[26];
	assign		wire_l1_w26_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[698] : data_wire[666];
	assign		wire_l1_w26_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[762] : data_wire[730];
	assign		wire_l1_w26_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[826] : data_wire[794];
	assign		wire_l1_w26_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[890] : data_wire[858];
	assign		wire_l1_w26_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[954] : data_wire[922];
	assign		wire_l1_w26_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1018] : data_wire[986];
	assign		wire_l1_w26_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[90];
	assign		wire_l1_w26_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[154];
	assign		wire_l1_w26_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[218];
	assign		wire_l1_w26_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[314] : data_wire[282];
	assign		wire_l1_w26_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[378] : data_wire[346];
	assign		wire_l1_w26_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[442] : data_wire[410];
	assign		wire_l1_w26_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[506] : data_wire[474];
	assign		wire_l1_w26_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[570] : data_wire[538];
	assign		wire_l1_w26_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[634] : data_wire[602];
	assign		wire_l1_w27_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[59] : data_wire[27];
	assign		wire_l1_w27_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[699] : data_wire[667];
	assign		wire_l1_w27_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[763] : data_wire[731];
	assign		wire_l1_w27_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[827] : data_wire[795];
	assign		wire_l1_w27_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[891] : data_wire[859];
	assign		wire_l1_w27_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[955] : data_wire[923];
	assign		wire_l1_w27_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1019] : data_wire[987];
	assign		wire_l1_w27_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[91];
	assign		wire_l1_w27_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[155];
	assign		wire_l1_w27_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[219];
	assign		wire_l1_w27_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[315] : data_wire[283];
	assign		wire_l1_w27_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[379] : data_wire[347];
	assign		wire_l1_w27_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[443] : data_wire[411];
	assign		wire_l1_w27_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[507] : data_wire[475];
	assign		wire_l1_w27_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[571] : data_wire[539];
	assign		wire_l1_w27_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[635] : data_wire[603];
	assign		wire_l1_w28_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[60] : data_wire[28];
	assign		wire_l1_w28_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[700] : data_wire[668];
	assign		wire_l1_w28_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[764] : data_wire[732];
	assign		wire_l1_w28_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[828] : data_wire[796];
	assign		wire_l1_w28_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[892] : data_wire[860];
	assign		wire_l1_w28_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[956] : data_wire[924];
	assign		wire_l1_w28_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1020] : data_wire[988];
	assign		wire_l1_w28_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[92];
	assign		wire_l1_w28_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[156];
	assign		wire_l1_w28_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[220];
	assign		wire_l1_w28_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[316] : data_wire[284];
	assign		wire_l1_w28_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[380] : data_wire[348];
	assign		wire_l1_w28_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[444] : data_wire[412];
	assign		wire_l1_w28_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[508] : data_wire[476];
	assign		wire_l1_w28_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[572] : data_wire[540];
	assign		wire_l1_w28_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[636] : data_wire[604];
	assign		wire_l1_w29_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[61] : data_wire[29];
	assign		wire_l1_w29_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[701] : data_wire[669];
	assign		wire_l1_w29_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[765] : data_wire[733];
	assign		wire_l1_w29_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[829] : data_wire[797];
	assign		wire_l1_w29_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[893] : data_wire[861];
	assign		wire_l1_w29_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[957] : data_wire[925];
	assign		wire_l1_w29_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1021] : data_wire[989];
	assign		wire_l1_w29_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[93];
	assign		wire_l1_w29_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[157];
	assign		wire_l1_w29_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[221];
	assign		wire_l1_w29_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[317] : data_wire[285];
	assign		wire_l1_w29_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[381] : data_wire[349];
	assign		wire_l1_w29_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[445] : data_wire[413];
	assign		wire_l1_w29_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[509] : data_wire[477];
	assign		wire_l1_w29_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[573] : data_wire[541];
	assign		wire_l1_w29_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[637] : data_wire[605];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[34] : data_wire[2];
	assign		wire_l1_w2_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[674] : data_wire[642];
	assign		wire_l1_w2_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[738] : data_wire[706];
	assign		wire_l1_w2_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[802] : data_wire[770];
	assign		wire_l1_w2_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[866] : data_wire[834];
	assign		wire_l1_w2_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[930] : data_wire[898];
	assign		wire_l1_w2_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[994] : data_wire[962];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[98] : data_wire[66];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[162] : data_wire[130];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[226] : data_wire[194];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[290] : data_wire[258];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[354] : data_wire[322];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[418] : data_wire[386];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[482] : data_wire[450];
	assign		wire_l1_w2_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[546] : data_wire[514];
	assign		wire_l1_w2_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[610] : data_wire[578];
	assign		wire_l1_w30_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[62] : data_wire[30];
	assign		wire_l1_w30_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[702] : data_wire[670];
	assign		wire_l1_w30_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[766] : data_wire[734];
	assign		wire_l1_w30_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[830] : data_wire[798];
	assign		wire_l1_w30_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[894] : data_wire[862];
	assign		wire_l1_w30_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[958] : data_wire[926];
	assign		wire_l1_w30_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1022] : data_wire[990];
	assign		wire_l1_w30_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[94];
	assign		wire_l1_w30_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[158];
	assign		wire_l1_w30_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[222];
	assign		wire_l1_w30_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[318] : data_wire[286];
	assign		wire_l1_w30_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[382] : data_wire[350];
	assign		wire_l1_w30_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[446] : data_wire[414];
	assign		wire_l1_w30_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[510] : data_wire[478];
	assign		wire_l1_w30_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[574] : data_wire[542];
	assign		wire_l1_w30_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[638] : data_wire[606];
	assign		wire_l1_w31_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[31];
	assign		wire_l1_w31_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[703] : data_wire[671];
	assign		wire_l1_w31_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[767] : data_wire[735];
	assign		wire_l1_w31_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[831] : data_wire[799];
	assign		wire_l1_w31_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[895] : data_wire[863];
	assign		wire_l1_w31_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[959] : data_wire[927];
	assign		wire_l1_w31_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1023] : data_wire[991];
	assign		wire_l1_w31_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[95];
	assign		wire_l1_w31_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[159];
	assign		wire_l1_w31_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[223];
	assign		wire_l1_w31_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[319] : data_wire[287];
	assign		wire_l1_w31_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[383] : data_wire[351];
	assign		wire_l1_w31_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[447] : data_wire[415];
	assign		wire_l1_w31_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[511] : data_wire[479];
	assign		wire_l1_w31_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[575] : data_wire[543];
	assign		wire_l1_w31_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[639] : data_wire[607];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[35] : data_wire[3];
	assign		wire_l1_w3_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[675] : data_wire[643];
	assign		wire_l1_w3_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[739] : data_wire[707];
	assign		wire_l1_w3_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[803] : data_wire[771];
	assign		wire_l1_w3_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[867] : data_wire[835];
	assign		wire_l1_w3_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[931] : data_wire[899];
	assign		wire_l1_w3_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[995] : data_wire[963];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[99] : data_wire[67];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[163] : data_wire[131];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[227] : data_wire[195];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[291] : data_wire[259];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[355] : data_wire[323];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[419] : data_wire[387];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[483] : data_wire[451];
	assign		wire_l1_w3_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[547] : data_wire[515];
	assign		wire_l1_w3_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[611] : data_wire[579];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[36] : data_wire[4];
	assign		wire_l1_w4_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[676] : data_wire[644];
	assign		wire_l1_w4_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[740] : data_wire[708];
	assign		wire_l1_w4_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[804] : data_wire[772];
	assign		wire_l1_w4_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[868] : data_wire[836];
	assign		wire_l1_w4_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[932] : data_wire[900];
	assign		wire_l1_w4_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[996] : data_wire[964];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[100] : data_wire[68];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[164] : data_wire[132];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[228] : data_wire[196];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[292] : data_wire[260];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[356] : data_wire[324];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[420] : data_wire[388];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[484] : data_wire[452];
	assign		wire_l1_w4_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[548] : data_wire[516];
	assign		wire_l1_w4_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[612] : data_wire[580];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[37] : data_wire[5];
	assign		wire_l1_w5_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[677] : data_wire[645];
	assign		wire_l1_w5_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[741] : data_wire[709];
	assign		wire_l1_w5_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[805] : data_wire[773];
	assign		wire_l1_w5_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[869] : data_wire[837];
	assign		wire_l1_w5_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[933] : data_wire[901];
	assign		wire_l1_w5_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[997] : data_wire[965];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[101] : data_wire[69];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[165] : data_wire[133];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[229] : data_wire[197];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[293] : data_wire[261];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[357] : data_wire[325];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[421] : data_wire[389];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[485] : data_wire[453];
	assign		wire_l1_w5_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[549] : data_wire[517];
	assign		wire_l1_w5_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[613] : data_wire[581];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[38] : data_wire[6];
	assign		wire_l1_w6_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[678] : data_wire[646];
	assign		wire_l1_w6_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[742] : data_wire[710];
	assign		wire_l1_w6_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[806] : data_wire[774];
	assign		wire_l1_w6_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[870] : data_wire[838];
	assign		wire_l1_w6_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[934] : data_wire[902];
	assign		wire_l1_w6_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[998] : data_wire[966];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[102] : data_wire[70];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[166] : data_wire[134];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[230] : data_wire[198];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[294] : data_wire[262];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[358] : data_wire[326];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[422] : data_wire[390];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[486] : data_wire[454];
	assign		wire_l1_w6_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[550] : data_wire[518];
	assign		wire_l1_w6_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[614] : data_wire[582];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[39] : data_wire[7];
	assign		wire_l1_w7_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[679] : data_wire[647];
	assign		wire_l1_w7_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[743] : data_wire[711];
	assign		wire_l1_w7_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[807] : data_wire[775];
	assign		wire_l1_w7_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[871] : data_wire[839];
	assign		wire_l1_w7_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[935] : data_wire[903];
	assign		wire_l1_w7_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[999] : data_wire[967];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[103] : data_wire[71];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[167] : data_wire[135];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[231] : data_wire[199];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[295] : data_wire[263];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[359] : data_wire[327];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[423] : data_wire[391];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[487] : data_wire[455];
	assign		wire_l1_w7_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[551] : data_wire[519];
	assign		wire_l1_w7_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[615] : data_wire[583];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[8];
	assign		wire_l1_w8_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[680] : data_wire[648];
	assign		wire_l1_w8_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[744] : data_wire[712];
	assign		wire_l1_w8_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[808] : data_wire[776];
	assign		wire_l1_w8_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[872] : data_wire[840];
	assign		wire_l1_w8_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[936] : data_wire[904];
	assign		wire_l1_w8_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1000] : data_wire[968];
	assign		wire_l1_w8_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[72];
	assign		wire_l1_w8_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[136];
	assign		wire_l1_w8_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[200];
	assign		wire_l1_w8_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[296] : data_wire[264];
	assign		wire_l1_w8_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[328];
	assign		wire_l1_w8_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[424] : data_wire[392];
	assign		wire_l1_w8_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[488] : data_wire[456];
	assign		wire_l1_w8_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[552] : data_wire[520];
	assign		wire_l1_w8_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[616] : data_wire[584];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[9];
	assign		wire_l1_w9_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[681] : data_wire[649];
	assign		wire_l1_w9_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[745] : data_wire[713];
	assign		wire_l1_w9_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[809] : data_wire[777];
	assign		wire_l1_w9_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[873] : data_wire[841];
	assign		wire_l1_w9_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[937] : data_wire[905];
	assign		wire_l1_w9_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1001] : data_wire[969];
	assign		wire_l1_w9_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[73];
	assign		wire_l1_w9_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[137];
	assign		wire_l1_w9_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[201];
	assign		wire_l1_w9_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[297] : data_wire[265];
	assign		wire_l1_w9_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[329];
	assign		wire_l1_w9_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[425] : data_wire[393];
	assign		wire_l1_w9_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[489] : data_wire[457];
	assign		wire_l1_w9_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[553] : data_wire[521];
	assign		wire_l1_w9_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[617] : data_wire[585];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1025] : data_wire[1024];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1027] : data_wire[1026];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1029] : data_wire[1028];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1031] : data_wire[1030];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1033] : data_wire[1032];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1035] : data_wire[1034];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1037] : data_wire[1036];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1039] : data_wire[1038];
	assign		wire_l2_w10_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1185] : data_wire[1184];
	assign		wire_l2_w10_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1187] : data_wire[1186];
	assign		wire_l2_w10_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1189] : data_wire[1188];
	assign		wire_l2_w10_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1191] : data_wire[1190];
	assign		wire_l2_w10_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1193] : data_wire[1192];
	assign		wire_l2_w10_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1195] : data_wire[1194];
	assign		wire_l2_w10_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1197] : data_wire[1196];
	assign		wire_l2_w10_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1199] : data_wire[1198];
	assign		wire_l2_w11_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1201] : data_wire[1200];
	assign		wire_l2_w11_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1203] : data_wire[1202];
	assign		wire_l2_w11_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1205] : data_wire[1204];
	assign		wire_l2_w11_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1207] : data_wire[1206];
	assign		wire_l2_w11_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1209] : data_wire[1208];
	assign		wire_l2_w11_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1211] : data_wire[1210];
	assign		wire_l2_w11_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1213] : data_wire[1212];
	assign		wire_l2_w11_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1215] : data_wire[1214];
	assign		wire_l2_w12_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1217] : data_wire[1216];
	assign		wire_l2_w12_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1219] : data_wire[1218];
	assign		wire_l2_w12_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1221] : data_wire[1220];
	assign		wire_l2_w12_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1223] : data_wire[1222];
	assign		wire_l2_w12_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1225] : data_wire[1224];
	assign		wire_l2_w12_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1227] : data_wire[1226];
	assign		wire_l2_w12_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1229] : data_wire[1228];
	assign		wire_l2_w12_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1231] : data_wire[1230];
	assign		wire_l2_w13_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1233] : data_wire[1232];
	assign		wire_l2_w13_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1235] : data_wire[1234];
	assign		wire_l2_w13_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1237] : data_wire[1236];
	assign		wire_l2_w13_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1239] : data_wire[1238];
	assign		wire_l2_w13_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1241] : data_wire[1240];
	assign		wire_l2_w13_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1243] : data_wire[1242];
	assign		wire_l2_w13_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1245] : data_wire[1244];
	assign		wire_l2_w13_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1247] : data_wire[1246];
	assign		wire_l2_w14_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1249] : data_wire[1248];
	assign		wire_l2_w14_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1251] : data_wire[1250];
	assign		wire_l2_w14_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1253] : data_wire[1252];
	assign		wire_l2_w14_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1255] : data_wire[1254];
	assign		wire_l2_w14_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1257] : data_wire[1256];
	assign		wire_l2_w14_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1259] : data_wire[1258];
	assign		wire_l2_w14_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1261] : data_wire[1260];
	assign		wire_l2_w14_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1263] : data_wire[1262];
	assign		wire_l2_w15_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1265] : data_wire[1264];
	assign		wire_l2_w15_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1267] : data_wire[1266];
	assign		wire_l2_w15_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1269] : data_wire[1268];
	assign		wire_l2_w15_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1271] : data_wire[1270];
	assign		wire_l2_w15_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1273] : data_wire[1272];
	assign		wire_l2_w15_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1275] : data_wire[1274];
	assign		wire_l2_w15_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1277] : data_wire[1276];
	assign		wire_l2_w15_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1279] : data_wire[1278];
	assign		wire_l2_w16_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1281] : data_wire[1280];
	assign		wire_l2_w16_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1283] : data_wire[1282];
	assign		wire_l2_w16_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1285] : data_wire[1284];
	assign		wire_l2_w16_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1287] : data_wire[1286];
	assign		wire_l2_w16_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1289] : data_wire[1288];
	assign		wire_l2_w16_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1291] : data_wire[1290];
	assign		wire_l2_w16_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1293] : data_wire[1292];
	assign		wire_l2_w16_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1295] : data_wire[1294];
	assign		wire_l2_w17_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1297] : data_wire[1296];
	assign		wire_l2_w17_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1299] : data_wire[1298];
	assign		wire_l2_w17_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1301] : data_wire[1300];
	assign		wire_l2_w17_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1303] : data_wire[1302];
	assign		wire_l2_w17_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1305] : data_wire[1304];
	assign		wire_l2_w17_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1307] : data_wire[1306];
	assign		wire_l2_w17_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1309] : data_wire[1308];
	assign		wire_l2_w17_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1311] : data_wire[1310];
	assign		wire_l2_w18_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1313] : data_wire[1312];
	assign		wire_l2_w18_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1315] : data_wire[1314];
	assign		wire_l2_w18_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1317] : data_wire[1316];
	assign		wire_l2_w18_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1319] : data_wire[1318];
	assign		wire_l2_w18_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1321] : data_wire[1320];
	assign		wire_l2_w18_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1323] : data_wire[1322];
	assign		wire_l2_w18_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1325] : data_wire[1324];
	assign		wire_l2_w18_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1327] : data_wire[1326];
	assign		wire_l2_w19_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1329] : data_wire[1328];
	assign		wire_l2_w19_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1331] : data_wire[1330];
	assign		wire_l2_w19_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1333] : data_wire[1332];
	assign		wire_l2_w19_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1335] : data_wire[1334];
	assign		wire_l2_w19_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1337] : data_wire[1336];
	assign		wire_l2_w19_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1339] : data_wire[1338];
	assign		wire_l2_w19_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1341] : data_wire[1340];
	assign		wire_l2_w19_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1343] : data_wire[1342];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1041] : data_wire[1040];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1043] : data_wire[1042];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1045] : data_wire[1044];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1047] : data_wire[1046];
	assign		wire_l2_w1_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1049] : data_wire[1048];
	assign		wire_l2_w1_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1051] : data_wire[1050];
	assign		wire_l2_w1_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1053] : data_wire[1052];
	assign		wire_l2_w1_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1055] : data_wire[1054];
	assign		wire_l2_w20_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1345] : data_wire[1344];
	assign		wire_l2_w20_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1347] : data_wire[1346];
	assign		wire_l2_w20_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1349] : data_wire[1348];
	assign		wire_l2_w20_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1351] : data_wire[1350];
	assign		wire_l2_w20_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1353] : data_wire[1352];
	assign		wire_l2_w20_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1355] : data_wire[1354];
	assign		wire_l2_w20_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1357] : data_wire[1356];
	assign		wire_l2_w20_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1359] : data_wire[1358];
	assign		wire_l2_w21_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1361] : data_wire[1360];
	assign		wire_l2_w21_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1363] : data_wire[1362];
	assign		wire_l2_w21_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1365] : data_wire[1364];
	assign		wire_l2_w21_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1367] : data_wire[1366];
	assign		wire_l2_w21_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1369] : data_wire[1368];
	assign		wire_l2_w21_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1371] : data_wire[1370];
	assign		wire_l2_w21_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1373] : data_wire[1372];
	assign		wire_l2_w21_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1375] : data_wire[1374];
	assign		wire_l2_w22_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1377] : data_wire[1376];
	assign		wire_l2_w22_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1379] : data_wire[1378];
	assign		wire_l2_w22_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1381] : data_wire[1380];
	assign		wire_l2_w22_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1383] : data_wire[1382];
	assign		wire_l2_w22_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1385] : data_wire[1384];
	assign		wire_l2_w22_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1387] : data_wire[1386];
	assign		wire_l2_w22_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1389] : data_wire[1388];
	assign		wire_l2_w22_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1391] : data_wire[1390];
	assign		wire_l2_w23_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1393] : data_wire[1392];
	assign		wire_l2_w23_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1395] : data_wire[1394];
	assign		wire_l2_w23_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1397] : data_wire[1396];
	assign		wire_l2_w23_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1399] : data_wire[1398];
	assign		wire_l2_w23_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1401] : data_wire[1400];
	assign		wire_l2_w23_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1403] : data_wire[1402];
	assign		wire_l2_w23_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1405] : data_wire[1404];
	assign		wire_l2_w23_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1407] : data_wire[1406];
	assign		wire_l2_w24_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1409] : data_wire[1408];
	assign		wire_l2_w24_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1411] : data_wire[1410];
	assign		wire_l2_w24_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1413] : data_wire[1412];
	assign		wire_l2_w24_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1415] : data_wire[1414];
	assign		wire_l2_w24_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1417] : data_wire[1416];
	assign		wire_l2_w24_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1419] : data_wire[1418];
	assign		wire_l2_w24_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1421] : data_wire[1420];
	assign		wire_l2_w24_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1423] : data_wire[1422];
	assign		wire_l2_w25_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1425] : data_wire[1424];
	assign		wire_l2_w25_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1427] : data_wire[1426];
	assign		wire_l2_w25_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1429] : data_wire[1428];
	assign		wire_l2_w25_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1431] : data_wire[1430];
	assign		wire_l2_w25_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1433] : data_wire[1432];
	assign		wire_l2_w25_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1435] : data_wire[1434];
	assign		wire_l2_w25_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1437] : data_wire[1436];
	assign		wire_l2_w25_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1439] : data_wire[1438];
	assign		wire_l2_w26_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1441] : data_wire[1440];
	assign		wire_l2_w26_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1443] : data_wire[1442];
	assign		wire_l2_w26_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1445] : data_wire[1444];
	assign		wire_l2_w26_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1447] : data_wire[1446];
	assign		wire_l2_w26_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1449] : data_wire[1448];
	assign		wire_l2_w26_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1451] : data_wire[1450];
	assign		wire_l2_w26_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1453] : data_wire[1452];
	assign		wire_l2_w26_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1455] : data_wire[1454];
	assign		wire_l2_w27_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1457] : data_wire[1456];
	assign		wire_l2_w27_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1459] : data_wire[1458];
	assign		wire_l2_w27_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1461] : data_wire[1460];
	assign		wire_l2_w27_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1463] : data_wire[1462];
	assign		wire_l2_w27_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1465] : data_wire[1464];
	assign		wire_l2_w27_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1467] : data_wire[1466];
	assign		wire_l2_w27_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1469] : data_wire[1468];
	assign		wire_l2_w27_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1471] : data_wire[1470];
	assign		wire_l2_w28_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1473] : data_wire[1472];
	assign		wire_l2_w28_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1475] : data_wire[1474];
	assign		wire_l2_w28_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1477] : data_wire[1476];
	assign		wire_l2_w28_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1479] : data_wire[1478];
	assign		wire_l2_w28_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1481] : data_wire[1480];
	assign		wire_l2_w28_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1483] : data_wire[1482];
	assign		wire_l2_w28_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1485] : data_wire[1484];
	assign		wire_l2_w28_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1487] : data_wire[1486];
	assign		wire_l2_w29_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1489] : data_wire[1488];
	assign		wire_l2_w29_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1491] : data_wire[1490];
	assign		wire_l2_w29_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1493] : data_wire[1492];
	assign		wire_l2_w29_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1495] : data_wire[1494];
	assign		wire_l2_w29_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1497] : data_wire[1496];
	assign		wire_l2_w29_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1499] : data_wire[1498];
	assign		wire_l2_w29_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1501] : data_wire[1500];
	assign		wire_l2_w29_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1503] : data_wire[1502];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1057] : data_wire[1056];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1059] : data_wire[1058];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1061] : data_wire[1060];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1063] : data_wire[1062];
	assign		wire_l2_w2_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1065] : data_wire[1064];
	assign		wire_l2_w2_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1067] : data_wire[1066];
	assign		wire_l2_w2_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1069] : data_wire[1068];
	assign		wire_l2_w2_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1071] : data_wire[1070];
	assign		wire_l2_w30_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1505] : data_wire[1504];
	assign		wire_l2_w30_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1507] : data_wire[1506];
	assign		wire_l2_w30_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1509] : data_wire[1508];
	assign		wire_l2_w30_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1511] : data_wire[1510];
	assign		wire_l2_w30_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1513] : data_wire[1512];
	assign		wire_l2_w30_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1515] : data_wire[1514];
	assign		wire_l2_w30_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1517] : data_wire[1516];
	assign		wire_l2_w30_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1519] : data_wire[1518];
	assign		wire_l2_w31_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1521] : data_wire[1520];
	assign		wire_l2_w31_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1523] : data_wire[1522];
	assign		wire_l2_w31_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1525] : data_wire[1524];
	assign		wire_l2_w31_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1527] : data_wire[1526];
	assign		wire_l2_w31_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1529] : data_wire[1528];
	assign		wire_l2_w31_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1531] : data_wire[1530];
	assign		wire_l2_w31_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1533] : data_wire[1532];
	assign		wire_l2_w31_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1535] : data_wire[1534];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1073] : data_wire[1072];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1075] : data_wire[1074];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1077] : data_wire[1076];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1079] : data_wire[1078];
	assign		wire_l2_w3_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1081] : data_wire[1080];
	assign		wire_l2_w3_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1083] : data_wire[1082];
	assign		wire_l2_w3_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1085] : data_wire[1084];
	assign		wire_l2_w3_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1087] : data_wire[1086];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1089] : data_wire[1088];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1091] : data_wire[1090];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1093] : data_wire[1092];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1095] : data_wire[1094];
	assign		wire_l2_w4_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1097] : data_wire[1096];
	assign		wire_l2_w4_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1099] : data_wire[1098];
	assign		wire_l2_w4_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1101] : data_wire[1100];
	assign		wire_l2_w4_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1103] : data_wire[1102];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1105] : data_wire[1104];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1107] : data_wire[1106];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1109] : data_wire[1108];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1111] : data_wire[1110];
	assign		wire_l2_w5_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1113] : data_wire[1112];
	assign		wire_l2_w5_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1115] : data_wire[1114];
	assign		wire_l2_w5_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1117] : data_wire[1116];
	assign		wire_l2_w5_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1119] : data_wire[1118];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1121] : data_wire[1120];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1123] : data_wire[1122];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1125] : data_wire[1124];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1127] : data_wire[1126];
	assign		wire_l2_w6_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1129] : data_wire[1128];
	assign		wire_l2_w6_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1131] : data_wire[1130];
	assign		wire_l2_w6_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1133] : data_wire[1132];
	assign		wire_l2_w6_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1135] : data_wire[1134];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1137] : data_wire[1136];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1139] : data_wire[1138];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1141] : data_wire[1140];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1143] : data_wire[1142];
	assign		wire_l2_w7_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1145] : data_wire[1144];
	assign		wire_l2_w7_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1147] : data_wire[1146];
	assign		wire_l2_w7_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1149] : data_wire[1148];
	assign		wire_l2_w7_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1151] : data_wire[1150];
	assign		wire_l2_w8_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1153] : data_wire[1152];
	assign		wire_l2_w8_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1155] : data_wire[1154];
	assign		wire_l2_w8_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1157] : data_wire[1156];
	assign		wire_l2_w8_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1159] : data_wire[1158];
	assign		wire_l2_w8_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1161] : data_wire[1160];
	assign		wire_l2_w8_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1163] : data_wire[1162];
	assign		wire_l2_w8_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1165] : data_wire[1164];
	assign		wire_l2_w8_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1167] : data_wire[1166];
	assign		wire_l2_w9_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1169] : data_wire[1168];
	assign		wire_l2_w9_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1171] : data_wire[1170];
	assign		wire_l2_w9_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1173] : data_wire[1172];
	assign		wire_l2_w9_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1175] : data_wire[1174];
	assign		wire_l2_w9_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1177] : data_wire[1176];
	assign		wire_l2_w9_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1179] : data_wire[1178];
	assign		wire_l2_w9_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1181] : data_wire[1180];
	assign		wire_l2_w9_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1183] : data_wire[1182];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1537] : data_wire[1536];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1539] : data_wire[1538];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1541] : data_wire[1540];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1543] : data_wire[1542];
	assign		wire_l3_w10_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1617] : data_wire[1616];
	assign		wire_l3_w10_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1619] : data_wire[1618];
	assign		wire_l3_w10_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1621] : data_wire[1620];
	assign		wire_l3_w10_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1623] : data_wire[1622];
	assign		wire_l3_w11_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1625] : data_wire[1624];
	assign		wire_l3_w11_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1627] : data_wire[1626];
	assign		wire_l3_w11_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1629] : data_wire[1628];
	assign		wire_l3_w11_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1631] : data_wire[1630];
	assign		wire_l3_w12_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1633] : data_wire[1632];
	assign		wire_l3_w12_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1635] : data_wire[1634];
	assign		wire_l3_w12_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1637] : data_wire[1636];
	assign		wire_l3_w12_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1639] : data_wire[1638];
	assign		wire_l3_w13_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1641] : data_wire[1640];
	assign		wire_l3_w13_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1643] : data_wire[1642];
	assign		wire_l3_w13_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1645] : data_wire[1644];
	assign		wire_l3_w13_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1647] : data_wire[1646];
	assign		wire_l3_w14_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1649] : data_wire[1648];
	assign		wire_l3_w14_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1651] : data_wire[1650];
	assign		wire_l3_w14_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1653] : data_wire[1652];
	assign		wire_l3_w14_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1655] : data_wire[1654];
	assign		wire_l3_w15_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1657] : data_wire[1656];
	assign		wire_l3_w15_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1659] : data_wire[1658];
	assign		wire_l3_w15_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1661] : data_wire[1660];
	assign		wire_l3_w15_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1663] : data_wire[1662];
	assign		wire_l3_w16_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1665] : data_wire[1664];
	assign		wire_l3_w16_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1667] : data_wire[1666];
	assign		wire_l3_w16_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1669] : data_wire[1668];
	assign		wire_l3_w16_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1671] : data_wire[1670];
	assign		wire_l3_w17_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1673] : data_wire[1672];
	assign		wire_l3_w17_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1675] : data_wire[1674];
	assign		wire_l3_w17_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1677] : data_wire[1676];
	assign		wire_l3_w17_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1679] : data_wire[1678];
	assign		wire_l3_w18_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1681] : data_wire[1680];
	assign		wire_l3_w18_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1683] : data_wire[1682];
	assign		wire_l3_w18_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1685] : data_wire[1684];
	assign		wire_l3_w18_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1687] : data_wire[1686];
	assign		wire_l3_w19_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1689] : data_wire[1688];
	assign		wire_l3_w19_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1691] : data_wire[1690];
	assign		wire_l3_w19_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1693] : data_wire[1692];
	assign		wire_l3_w19_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1695] : data_wire[1694];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1545] : data_wire[1544];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1547] : data_wire[1546];
	assign		wire_l3_w1_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1549] : data_wire[1548];
	assign		wire_l3_w1_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1551] : data_wire[1550];
	assign		wire_l3_w20_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1697] : data_wire[1696];
	assign		wire_l3_w20_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1699] : data_wire[1698];
	assign		wire_l3_w20_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1701] : data_wire[1700];
	assign		wire_l3_w20_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1703] : data_wire[1702];
	assign		wire_l3_w21_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1705] : data_wire[1704];
	assign		wire_l3_w21_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1707] : data_wire[1706];
	assign		wire_l3_w21_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1709] : data_wire[1708];
	assign		wire_l3_w21_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1711] : data_wire[1710];
	assign		wire_l3_w22_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1713] : data_wire[1712];
	assign		wire_l3_w22_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1715] : data_wire[1714];
	assign		wire_l3_w22_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1717] : data_wire[1716];
	assign		wire_l3_w22_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1719] : data_wire[1718];
	assign		wire_l3_w23_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1721] : data_wire[1720];
	assign		wire_l3_w23_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1723] : data_wire[1722];
	assign		wire_l3_w23_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1725] : data_wire[1724];
	assign		wire_l3_w23_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1727] : data_wire[1726];
	assign		wire_l3_w24_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1729] : data_wire[1728];
	assign		wire_l3_w24_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1731] : data_wire[1730];
	assign		wire_l3_w24_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1733] : data_wire[1732];
	assign		wire_l3_w24_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1735] : data_wire[1734];
	assign		wire_l3_w25_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1737] : data_wire[1736];
	assign		wire_l3_w25_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1739] : data_wire[1738];
	assign		wire_l3_w25_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1741] : data_wire[1740];
	assign		wire_l3_w25_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1743] : data_wire[1742];
	assign		wire_l3_w26_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1745] : data_wire[1744];
	assign		wire_l3_w26_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1747] : data_wire[1746];
	assign		wire_l3_w26_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1749] : data_wire[1748];
	assign		wire_l3_w26_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1751] : data_wire[1750];
	assign		wire_l3_w27_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1753] : data_wire[1752];
	assign		wire_l3_w27_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1755] : data_wire[1754];
	assign		wire_l3_w27_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1757] : data_wire[1756];
	assign		wire_l3_w27_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1759] : data_wire[1758];
	assign		wire_l3_w28_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1761] : data_wire[1760];
	assign		wire_l3_w28_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1763] : data_wire[1762];
	assign		wire_l3_w28_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1765] : data_wire[1764];
	assign		wire_l3_w28_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1767] : data_wire[1766];
	assign		wire_l3_w29_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1769] : data_wire[1768];
	assign		wire_l3_w29_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1771] : data_wire[1770];
	assign		wire_l3_w29_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1773] : data_wire[1772];
	assign		wire_l3_w29_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1775] : data_wire[1774];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1553] : data_wire[1552];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1555] : data_wire[1554];
	assign		wire_l3_w2_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1557] : data_wire[1556];
	assign		wire_l3_w2_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1559] : data_wire[1558];
	assign		wire_l3_w30_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1777] : data_wire[1776];
	assign		wire_l3_w30_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1779] : data_wire[1778];
	assign		wire_l3_w30_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1781] : data_wire[1780];
	assign		wire_l3_w30_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1783] : data_wire[1782];
	assign		wire_l3_w31_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1785] : data_wire[1784];
	assign		wire_l3_w31_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1787] : data_wire[1786];
	assign		wire_l3_w31_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1789] : data_wire[1788];
	assign		wire_l3_w31_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1791] : data_wire[1790];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1561] : data_wire[1560];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1563] : data_wire[1562];
	assign		wire_l3_w3_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1565] : data_wire[1564];
	assign		wire_l3_w3_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1567] : data_wire[1566];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1569] : data_wire[1568];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1571] : data_wire[1570];
	assign		wire_l3_w4_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1573] : data_wire[1572];
	assign		wire_l3_w4_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1575] : data_wire[1574];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1577] : data_wire[1576];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1579] : data_wire[1578];
	assign		wire_l3_w5_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1581] : data_wire[1580];
	assign		wire_l3_w5_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1583] : data_wire[1582];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1585] : data_wire[1584];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1587] : data_wire[1586];
	assign		wire_l3_w6_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1589] : data_wire[1588];
	assign		wire_l3_w6_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1591] : data_wire[1590];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1593] : data_wire[1592];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1595] : data_wire[1594];
	assign		wire_l3_w7_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1597] : data_wire[1596];
	assign		wire_l3_w7_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1599] : data_wire[1598];
	assign		wire_l3_w8_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1601] : data_wire[1600];
	assign		wire_l3_w8_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1603] : data_wire[1602];
	assign		wire_l3_w8_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1605] : data_wire[1604];
	assign		wire_l3_w8_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1607] : data_wire[1606];
	assign		wire_l3_w9_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1609] : data_wire[1608];
	assign		wire_l3_w9_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1611] : data_wire[1610];
	assign		wire_l3_w9_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1613] : data_wire[1612];
	assign		wire_l3_w9_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1615] : data_wire[1614];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1793] : data_wire[1792];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1795] : data_wire[1794];
	assign		wire_l4_w10_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1833] : data_wire[1832];
	assign		wire_l4_w10_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1835] : data_wire[1834];
	assign		wire_l4_w11_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1837] : data_wire[1836];
	assign		wire_l4_w11_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1839] : data_wire[1838];
	assign		wire_l4_w12_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1841] : data_wire[1840];
	assign		wire_l4_w12_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1843] : data_wire[1842];
	assign		wire_l4_w13_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1845] : data_wire[1844];
	assign		wire_l4_w13_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1847] : data_wire[1846];
	assign		wire_l4_w14_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1849] : data_wire[1848];
	assign		wire_l4_w14_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1851] : data_wire[1850];
	assign		wire_l4_w15_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1853] : data_wire[1852];
	assign		wire_l4_w15_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1855] : data_wire[1854];
	assign		wire_l4_w16_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1857] : data_wire[1856];
	assign		wire_l4_w16_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1859] : data_wire[1858];
	assign		wire_l4_w17_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1861] : data_wire[1860];
	assign		wire_l4_w17_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1863] : data_wire[1862];
	assign		wire_l4_w18_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1865] : data_wire[1864];
	assign		wire_l4_w18_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1867] : data_wire[1866];
	assign		wire_l4_w19_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1869] : data_wire[1868];
	assign		wire_l4_w19_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1871] : data_wire[1870];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1797] : data_wire[1796];
	assign		wire_l4_w1_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1799] : data_wire[1798];
	assign		wire_l4_w20_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1873] : data_wire[1872];
	assign		wire_l4_w20_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1875] : data_wire[1874];
	assign		wire_l4_w21_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1877] : data_wire[1876];
	assign		wire_l4_w21_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1879] : data_wire[1878];
	assign		wire_l4_w22_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1881] : data_wire[1880];
	assign		wire_l4_w22_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1883] : data_wire[1882];
	assign		wire_l4_w23_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1885] : data_wire[1884];
	assign		wire_l4_w23_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1887] : data_wire[1886];
	assign		wire_l4_w24_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1889] : data_wire[1888];
	assign		wire_l4_w24_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1891] : data_wire[1890];
	assign		wire_l4_w25_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1893] : data_wire[1892];
	assign		wire_l4_w25_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1895] : data_wire[1894];
	assign		wire_l4_w26_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1897] : data_wire[1896];
	assign		wire_l4_w26_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1899] : data_wire[1898];
	assign		wire_l4_w27_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1901] : data_wire[1900];
	assign		wire_l4_w27_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1903] : data_wire[1902];
	assign		wire_l4_w28_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1905] : data_wire[1904];
	assign		wire_l4_w28_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1907] : data_wire[1906];
	assign		wire_l4_w29_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1909] : data_wire[1908];
	assign		wire_l4_w29_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1911] : data_wire[1910];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1801] : data_wire[1800];
	assign		wire_l4_w2_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1803] : data_wire[1802];
	assign		wire_l4_w30_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1913] : data_wire[1912];
	assign		wire_l4_w30_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1915] : data_wire[1914];
	assign		wire_l4_w31_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1917] : data_wire[1916];
	assign		wire_l4_w31_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1919] : data_wire[1918];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1805] : data_wire[1804];
	assign		wire_l4_w3_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1807] : data_wire[1806];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1809] : data_wire[1808];
	assign		wire_l4_w4_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1811] : data_wire[1810];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1813] : data_wire[1812];
	assign		wire_l4_w5_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1815] : data_wire[1814];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1817] : data_wire[1816];
	assign		wire_l4_w6_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1819] : data_wire[1818];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1821] : data_wire[1820];
	assign		wire_l4_w7_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1823] : data_wire[1822];
	assign		wire_l4_w8_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1825] : data_wire[1824];
	assign		wire_l4_w8_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1827] : data_wire[1826];
	assign		wire_l4_w9_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1829] : data_wire[1828];
	assign		wire_l4_w9_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1831] : data_wire[1830];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1921] : data_wire[1920];
	assign		wire_l5_w10_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1941] : data_wire[1940];
	assign		wire_l5_w11_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1943] : data_wire[1942];
	assign		wire_l5_w12_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1945] : data_wire[1944];
	assign		wire_l5_w13_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1947] : data_wire[1946];
	assign		wire_l5_w14_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1949] : data_wire[1948];
	assign		wire_l5_w15_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1951] : data_wire[1950];
	assign		wire_l5_w16_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1953] : data_wire[1952];
	assign		wire_l5_w17_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1955] : data_wire[1954];
	assign		wire_l5_w18_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1957] : data_wire[1956];
	assign		wire_l5_w19_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1959] : data_wire[1958];
	assign		wire_l5_w1_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1923] : data_wire[1922];
	assign		wire_l5_w20_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1961] : data_wire[1960];
	assign		wire_l5_w21_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1963] : data_wire[1962];
	assign		wire_l5_w22_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1965] : data_wire[1964];
	assign		wire_l5_w23_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1967] : data_wire[1966];
	assign		wire_l5_w24_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1969] : data_wire[1968];
	assign		wire_l5_w25_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1971] : data_wire[1970];
	assign		wire_l5_w26_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1973] : data_wire[1972];
	assign		wire_l5_w27_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1975] : data_wire[1974];
	assign		wire_l5_w28_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1977] : data_wire[1976];
	assign		wire_l5_w29_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1979] : data_wire[1978];
	assign		wire_l5_w2_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1925] : data_wire[1924];
	assign		wire_l5_w30_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1981] : data_wire[1980];
	assign		wire_l5_w31_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1983] : data_wire[1982];
	assign		wire_l5_w3_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1927] : data_wire[1926];
	assign		wire_l5_w4_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1929] : data_wire[1928];
	assign		wire_l5_w5_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1931] : data_wire[1930];
	assign		wire_l5_w6_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1933] : data_wire[1932];
	assign		wire_l5_w7_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1935] : data_wire[1934];
	assign		wire_l5_w8_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1937] : data_wire[1936];
	assign		wire_l5_w9_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1939] : data_wire[1938];
	assign
		data_wire = {wire_l4_w31_n1_mux_dataout, wire_l4_w31_n0_mux_dataout, wire_l4_w30_n1_mux_dataout, wire_l4_w30_n0_mux_dataout, wire_l4_w29_n1_mux_dataout, wire_l4_w29_n0_mux_dataout, wire_l4_w28_n1_mux_dataout, wire_l4_w28_n0_mux_dataout, wire_l4_w27_n1_mux_dataout, wire_l4_w27_n0_mux_dataout, wire_l4_w26_n1_mux_dataout, wire_l4_w26_n0_mux_dataout, wire_l4_w25_n1_mux_dataout, wire_l4_w25_n0_mux_dataout, wire_l4_w24_n1_mux_dataout, wire_l4_w24_n0_mux_dataout, wire_l4_w23_n1_mux_dataout, wire_l4_w23_n0_mux_dataout, wire_l4_w22_n1_mux_dataout, wire_l4_w22_n0_mux_dataout, wire_l4_w21_n1_mux_dataout, wire_l4_w21_n0_mux_dataout, wire_l4_w20_n1_mux_dataout, wire_l4_w20_n0_mux_dataout, wire_l4_w19_n1_mux_dataout, wire_l4_w19_n0_mux_dataout, wire_l4_w18_n1_mux_dataout, wire_l4_w18_n0_mux_dataout, wire_l4_w17_n1_mux_dataout, wire_l4_w17_n0_mux_dataout, wire_l4_w16_n1_mux_dataout, wire_l4_w16_n0_mux_dataout, wire_l4_w15_n1_mux_dataout, wire_l4_w15_n0_mux_dataout, wire_l4_w14_n1_mux_dataout, wire_l4_w14_n0_mux_dataout, wire_l4_w13_n1_mux_dataout, wire_l4_w13_n0_mux_dataout, wire_l4_w12_n1_mux_dataout, wire_l4_w12_n0_mux_dataout, wire_l4_w11_n1_mux_dataout, wire_l4_w11_n0_mux_dataout, wire_l4_w10_n1_mux_dataout, wire_l4_w10_n0_mux_dataout, wire_l4_w9_n1_mux_dataout, wire_l4_w9_n0_mux_dataout, wire_l4_w8_n1_mux_dataout, wire_l4_w8_n0_mux_dataout, wire_l4_w7_n1_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n1_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n1_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n1_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n1_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n1_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n1_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w31_n3_mux_dataout, wire_l3_w31_n2_mux_dataout, wire_l3_w31_n1_mux_dataout, wire_l3_w31_n0_mux_dataout, wire_l3_w30_n3_mux_dataout, wire_l3_w30_n2_mux_dataout, wire_l3_w30_n1_mux_dataout, wire_l3_w30_n0_mux_dataout, wire_l3_w29_n3_mux_dataout, wire_l3_w29_n2_mux_dataout
, wire_l3_w29_n1_mux_dataout, wire_l3_w29_n0_mux_dataout, wire_l3_w28_n3_mux_dataout, wire_l3_w28_n2_mux_dataout, wire_l3_w28_n1_mux_dataout, wire_l3_w28_n0_mux_dataout, wire_l3_w27_n3_mux_dataout, wire_l3_w27_n2_mux_dataout, wire_l3_w27_n1_mux_dataout, wire_l3_w27_n0_mux_dataout, wire_l3_w26_n3_mux_dataout, wire_l3_w26_n2_mux_dataout, wire_l3_w26_n1_mux_dataout, wire_l3_w26_n0_mux_dataout, wire_l3_w25_n3_mux_dataout, wire_l3_w25_n2_mux_dataout, wire_l3_w25_n1_mux_dataout, wire_l3_w25_n0_mux_dataout, wire_l3_w24_n3_mux_dataout, wire_l3_w24_n2_mux_dataout, wire_l3_w24_n1_mux_dataout, wire_l3_w24_n0_mux_dataout, wire_l3_w23_n3_mux_dataout, wire_l3_w23_n2_mux_dataout, wire_l3_w23_n1_mux_dataout, wire_l3_w23_n0_mux_dataout, wire_l3_w22_n3_mux_dataout, wire_l3_w22_n2_mux_dataout, wire_l3_w22_n1_mux_dataout, wire_l3_w22_n0_mux_dataout, wire_l3_w21_n3_mux_dataout, wire_l3_w21_n2_mux_dataout, wire_l3_w21_n1_mux_dataout, wire_l3_w21_n0_mux_dataout, wire_l3_w20_n3_mux_dataout, wire_l3_w20_n2_mux_dataout, wire_l3_w20_n1_mux_dataout, wire_l3_w20_n0_mux_dataout, wire_l3_w19_n3_mux_dataout, wire_l3_w19_n2_mux_dataout, wire_l3_w19_n1_mux_dataout, wire_l3_w19_n0_mux_dataout, wire_l3_w18_n3_mux_dataout, wire_l3_w18_n2_mux_dataout, wire_l3_w18_n1_mux_dataout, wire_l3_w18_n0_mux_dataout, wire_l3_w17_n3_mux_dataout, wire_l3_w17_n2_mux_dataout, wire_l3_w17_n1_mux_dataout, wire_l3_w17_n0_mux_dataout, wire_l3_w16_n3_mux_dataout, wire_l3_w16_n2_mux_dataout, wire_l3_w16_n1_mux_dataout, wire_l3_w16_n0_mux_dataout, wire_l3_w15_n3_mux_dataout, wire_l3_w15_n2_mux_dataout, wire_l3_w15_n1_mux_dataout, wire_l3_w15_n0_mux_dataout, wire_l3_w14_n3_mux_dataout, wire_l3_w14_n2_mux_dataout, wire_l3_w14_n1_mux_dataout, wire_l3_w14_n0_mux_dataout, wire_l3_w13_n3_mux_dataout, wire_l3_w13_n2_mux_dataout, wire_l3_w13_n1_mux_dataout, wire_l3_w13_n0_mux_dataout, wire_l3_w12_n3_mux_dataout, wire_l3_w12_n2_mux_dataout, wire_l3_w12_n1_mux_dataout, wire_l3_w12_n0_mux_dataout, wire_l3_w11_n3_mux_dataout, wire_l3_w11_n2_mux_dataout, wire_l3_w11_n1_mux_dataout, wire_l3_w11_n0_mux_dataout
, wire_l3_w10_n3_mux_dataout, wire_l3_w10_n2_mux_dataout, wire_l3_w10_n1_mux_dataout, wire_l3_w10_n0_mux_dataout, wire_l3_w9_n3_mux_dataout, wire_l3_w9_n2_mux_dataout, wire_l3_w9_n1_mux_dataout, wire_l3_w9_n0_mux_dataout, wire_l3_w8_n3_mux_dataout, wire_l3_w8_n2_mux_dataout, wire_l3_w8_n1_mux_dataout, wire_l3_w8_n0_mux_dataout, wire_l3_w7_n3_mux_dataout, wire_l3_w7_n2_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n3_mux_dataout, wire_l3_w6_n2_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n3_mux_dataout, wire_l3_w5_n2_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n3_mux_dataout, wire_l3_w4_n2_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n3_mux_dataout, wire_l3_w3_n2_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n3_mux_dataout, wire_l3_w2_n2_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n3_mux_dataout, wire_l3_w1_n2_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w31_n7_mux_dataout, wire_l2_w31_n6_mux_dataout, wire_l2_w31_n5_mux_dataout, wire_l2_w31_n4_mux_dataout, wire_l2_w31_n3_mux_dataout, wire_l2_w31_n2_mux_dataout, wire_l2_w31_n1_mux_dataout, wire_l2_w31_n0_mux_dataout, wire_l2_w30_n7_mux_dataout, wire_l2_w30_n6_mux_dataout, wire_l2_w30_n5_mux_dataout, wire_l2_w30_n4_mux_dataout, wire_l2_w30_n3_mux_dataout, wire_l2_w30_n2_mux_dataout, wire_l2_w30_n1_mux_dataout, wire_l2_w30_n0_mux_dataout, wire_l2_w29_n7_mux_dataout, wire_l2_w29_n6_mux_dataout, wire_l2_w29_n5_mux_dataout, wire_l2_w29_n4_mux_dataout, wire_l2_w29_n3_mux_dataout, wire_l2_w29_n2_mux_dataout, wire_l2_w29_n1_mux_dataout, wire_l2_w29_n0_mux_dataout, wire_l2_w28_n7_mux_dataout, wire_l2_w28_n6_mux_dataout, wire_l2_w28_n5_mux_dataout, wire_l2_w28_n4_mux_dataout, wire_l2_w28_n3_mux_dataout, wire_l2_w28_n2_mux_dataout, wire_l2_w28_n1_mux_dataout
, wire_l2_w28_n0_mux_dataout, wire_l2_w27_n7_mux_dataout, wire_l2_w27_n6_mux_dataout, wire_l2_w27_n5_mux_dataout, wire_l2_w27_n4_mux_dataout, wire_l2_w27_n3_mux_dataout, wire_l2_w27_n2_mux_dataout, wire_l2_w27_n1_mux_dataout, wire_l2_w27_n0_mux_dataout, wire_l2_w26_n7_mux_dataout, wire_l2_w26_n6_mux_dataout, wire_l2_w26_n5_mux_dataout, wire_l2_w26_n4_mux_dataout, wire_l2_w26_n3_mux_dataout, wire_l2_w26_n2_mux_dataout, wire_l2_w26_n1_mux_dataout, wire_l2_w26_n0_mux_dataout, wire_l2_w25_n7_mux_dataout, wire_l2_w25_n6_mux_dataout, wire_l2_w25_n5_mux_dataout, wire_l2_w25_n4_mux_dataout, wire_l2_w25_n3_mux_dataout, wire_l2_w25_n2_mux_dataout, wire_l2_w25_n1_mux_dataout, wire_l2_w25_n0_mux_dataout, wire_l2_w24_n7_mux_dataout, wire_l2_w24_n6_mux_dataout, wire_l2_w24_n5_mux_dataout, wire_l2_w24_n4_mux_dataout, wire_l2_w24_n3_mux_dataout, wire_l2_w24_n2_mux_dataout, wire_l2_w24_n1_mux_dataout, wire_l2_w24_n0_mux_dataout, wire_l2_w23_n7_mux_dataout, wire_l2_w23_n6_mux_dataout, wire_l2_w23_n5_mux_dataout, wire_l2_w23_n4_mux_dataout, wire_l2_w23_n3_mux_dataout, wire_l2_w23_n2_mux_dataout, wire_l2_w23_n1_mux_dataout, wire_l2_w23_n0_mux_dataout, wire_l2_w22_n7_mux_dataout, wire_l2_w22_n6_mux_dataout, wire_l2_w22_n5_mux_dataout, wire_l2_w22_n4_mux_dataout, wire_l2_w22_n3_mux_dataout, wire_l2_w22_n2_mux_dataout, wire_l2_w22_n1_mux_dataout, wire_l2_w22_n0_mux_dataout, wire_l2_w21_n7_mux_dataout, wire_l2_w21_n6_mux_dataout, wire_l2_w21_n5_mux_dataout, wire_l2_w21_n4_mux_dataout, wire_l2_w21_n3_mux_dataout, wire_l2_w21_n2_mux_dataout, wire_l2_w21_n1_mux_dataout, wire_l2_w21_n0_mux_dataout, wire_l2_w20_n7_mux_dataout, wire_l2_w20_n6_mux_dataout, wire_l2_w20_n5_mux_dataout, wire_l2_w20_n4_mux_dataout, wire_l2_w20_n3_mux_dataout, wire_l2_w20_n2_mux_dataout, wire_l2_w20_n1_mux_dataout, wire_l2_w20_n0_mux_dataout, wire_l2_w19_n7_mux_dataout, wire_l2_w19_n6_mux_dataout, wire_l2_w19_n5_mux_dataout, wire_l2_w19_n4_mux_dataout, wire_l2_w19_n3_mux_dataout, wire_l2_w19_n2_mux_dataout, wire_l2_w19_n1_mux_dataout, wire_l2_w19_n0_mux_dataout, wire_l2_w18_n7_mux_dataout
, wire_l2_w18_n6_mux_dataout, wire_l2_w18_n5_mux_dataout, wire_l2_w18_n4_mux_dataout, wire_l2_w18_n3_mux_dataout, wire_l2_w18_n2_mux_dataout, wire_l2_w18_n1_mux_dataout, wire_l2_w18_n0_mux_dataout, wire_l2_w17_n7_mux_dataout, wire_l2_w17_n6_mux_dataout, wire_l2_w17_n5_mux_dataout, wire_l2_w17_n4_mux_dataout, wire_l2_w17_n3_mux_dataout, wire_l2_w17_n2_mux_dataout, wire_l2_w17_n1_mux_dataout, wire_l2_w17_n0_mux_dataout, wire_l2_w16_n7_mux_dataout, wire_l2_w16_n6_mux_dataout, wire_l2_w16_n5_mux_dataout, wire_l2_w16_n4_mux_dataout, wire_l2_w16_n3_mux_dataout, wire_l2_w16_n2_mux_dataout, wire_l2_w16_n1_mux_dataout, wire_l2_w16_n0_mux_dataout, wire_l2_w15_n7_mux_dataout, wire_l2_w15_n6_mux_dataout, wire_l2_w15_n5_mux_dataout, wire_l2_w15_n4_mux_dataout, wire_l2_w15_n3_mux_dataout, wire_l2_w15_n2_mux_dataout, wire_l2_w15_n1_mux_dataout, wire_l2_w15_n0_mux_dataout, wire_l2_w14_n7_mux_dataout, wire_l2_w14_n6_mux_dataout, wire_l2_w14_n5_mux_dataout, wire_l2_w14_n4_mux_dataout, wire_l2_w14_n3_mux_dataout, wire_l2_w14_n2_mux_dataout, wire_l2_w14_n1_mux_dataout, wire_l2_w14_n0_mux_dataout, wire_l2_w13_n7_mux_dataout, wire_l2_w13_n6_mux_dataout, wire_l2_w13_n5_mux_dataout, wire_l2_w13_n4_mux_dataout, wire_l2_w13_n3_mux_dataout, wire_l2_w13_n2_mux_dataout, wire_l2_w13_n1_mux_dataout, wire_l2_w13_n0_mux_dataout, wire_l2_w12_n7_mux_dataout, wire_l2_w12_n6_mux_dataout, wire_l2_w12_n5_mux_dataout, wire_l2_w12_n4_mux_dataout, wire_l2_w12_n3_mux_dataout, wire_l2_w12_n2_mux_dataout, wire_l2_w12_n1_mux_dataout, wire_l2_w12_n0_mux_dataout, wire_l2_w11_n7_mux_dataout, wire_l2_w11_n6_mux_dataout, wire_l2_w11_n5_mux_dataout, wire_l2_w11_n4_mux_dataout, wire_l2_w11_n3_mux_dataout, wire_l2_w11_n2_mux_dataout, wire_l2_w11_n1_mux_dataout, wire_l2_w11_n0_mux_dataout, wire_l2_w10_n7_mux_dataout, wire_l2_w10_n6_mux_dataout, wire_l2_w10_n5_mux_dataout, wire_l2_w10_n4_mux_dataout, wire_l2_w10_n3_mux_dataout, wire_l2_w10_n2_mux_dataout, wire_l2_w10_n1_mux_dataout, wire_l2_w10_n0_mux_dataout, wire_l2_w9_n7_mux_dataout, wire_l2_w9_n6_mux_dataout, wire_l2_w9_n5_mux_dataout
, wire_l2_w9_n4_mux_dataout, wire_l2_w9_n3_mux_dataout, wire_l2_w9_n2_mux_dataout, wire_l2_w9_n1_mux_dataout, wire_l2_w9_n0_mux_dataout, wire_l2_w8_n7_mux_dataout, wire_l2_w8_n6_mux_dataout, wire_l2_w8_n5_mux_dataout, wire_l2_w8_n4_mux_dataout, wire_l2_w8_n3_mux_dataout, wire_l2_w8_n2_mux_dataout, wire_l2_w8_n1_mux_dataout, wire_l2_w8_n0_mux_dataout, wire_l2_w7_n7_mux_dataout, wire_l2_w7_n6_mux_dataout, wire_l2_w7_n5_mux_dataout, wire_l2_w7_n4_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n7_mux_dataout, wire_l2_w6_n6_mux_dataout, wire_l2_w6_n5_mux_dataout, wire_l2_w6_n4_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n7_mux_dataout, wire_l2_w5_n6_mux_dataout, wire_l2_w5_n5_mux_dataout, wire_l2_w5_n4_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n7_mux_dataout, wire_l2_w4_n6_mux_dataout, wire_l2_w4_n5_mux_dataout, wire_l2_w4_n4_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n7_mux_dataout, wire_l2_w3_n6_mux_dataout, wire_l2_w3_n5_mux_dataout, wire_l2_w3_n4_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n7_mux_dataout, wire_l2_w2_n6_mux_dataout, wire_l2_w2_n5_mux_dataout, wire_l2_w2_n4_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n7_mux_dataout, wire_l2_w1_n6_mux_dataout, wire_l2_w1_n5_mux_dataout, wire_l2_w1_n4_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout
, wire_l2_w0_n0_mux_dataout, wire_l1_w31_n15_mux_dataout, wire_l1_w31_n14_mux_dataout, wire_l1_w31_n13_mux_dataout, wire_l1_w31_n12_mux_dataout, wire_l1_w31_n11_mux_dataout, wire_l1_w31_n10_mux_dataout, wire_l1_w31_n9_mux_dataout, wire_l1_w31_n8_mux_dataout, wire_l1_w31_n7_mux_dataout, wire_l1_w31_n6_mux_dataout, wire_l1_w31_n5_mux_dataout, wire_l1_w31_n4_mux_dataout, wire_l1_w31_n3_mux_dataout, wire_l1_w31_n2_mux_dataout, wire_l1_w31_n1_mux_dataout, wire_l1_w31_n0_mux_dataout, wire_l1_w30_n15_mux_dataout, wire_l1_w30_n14_mux_dataout, wire_l1_w30_n13_mux_dataout, wire_l1_w30_n12_mux_dataout, wire_l1_w30_n11_mux_dataout, wire_l1_w30_n10_mux_dataout, wire_l1_w30_n9_mux_dataout, wire_l1_w30_n8_mux_dataout, wire_l1_w30_n7_mux_dataout, wire_l1_w30_n6_mux_dataout, wire_l1_w30_n5_mux_dataout, wire_l1_w30_n4_mux_dataout, wire_l1_w30_n3_mux_dataout, wire_l1_w30_n2_mux_dataout, wire_l1_w30_n1_mux_dataout, wire_l1_w30_n0_mux_dataout, wire_l1_w29_n15_mux_dataout, wire_l1_w29_n14_mux_dataout, wire_l1_w29_n13_mux_dataout, wire_l1_w29_n12_mux_dataout, wire_l1_w29_n11_mux_dataout, wire_l1_w29_n10_mux_dataout, wire_l1_w29_n9_mux_dataout, wire_l1_w29_n8_mux_dataout, wire_l1_w29_n7_mux_dataout, wire_l1_w29_n6_mux_dataout, wire_l1_w29_n5_mux_dataout, wire_l1_w29_n4_mux_dataout, wire_l1_w29_n3_mux_dataout, wire_l1_w29_n2_mux_dataout, wire_l1_w29_n1_mux_dataout, wire_l1_w29_n0_mux_dataout, wire_l1_w28_n15_mux_dataout, wire_l1_w28_n14_mux_dataout, wire_l1_w28_n13_mux_dataout, wire_l1_w28_n12_mux_dataout, wire_l1_w28_n11_mux_dataout, wire_l1_w28_n10_mux_dataout, wire_l1_w28_n9_mux_dataout, wire_l1_w28_n8_mux_dataout, wire_l1_w28_n7_mux_dataout, wire_l1_w28_n6_mux_dataout, wire_l1_w28_n5_mux_dataout, wire_l1_w28_n4_mux_dataout, wire_l1_w28_n3_mux_dataout, wire_l1_w28_n2_mux_dataout, wire_l1_w28_n1_mux_dataout, wire_l1_w28_n0_mux_dataout, wire_l1_w27_n15_mux_dataout, wire_l1_w27_n14_mux_dataout, wire_l1_w27_n13_mux_dataout, wire_l1_w27_n12_mux_dataout, wire_l1_w27_n11_mux_dataout, wire_l1_w27_n10_mux_dataout, wire_l1_w27_n9_mux_dataout, wire_l1_w27_n8_mux_dataout
, wire_l1_w27_n7_mux_dataout, wire_l1_w27_n6_mux_dataout, wire_l1_w27_n5_mux_dataout, wire_l1_w27_n4_mux_dataout, wire_l1_w27_n3_mux_dataout, wire_l1_w27_n2_mux_dataout, wire_l1_w27_n1_mux_dataout, wire_l1_w27_n0_mux_dataout, wire_l1_w26_n15_mux_dataout, wire_l1_w26_n14_mux_dataout, wire_l1_w26_n13_mux_dataout, wire_l1_w26_n12_mux_dataout, wire_l1_w26_n11_mux_dataout, wire_l1_w26_n10_mux_dataout, wire_l1_w26_n9_mux_dataout, wire_l1_w26_n8_mux_dataout, wire_l1_w26_n7_mux_dataout, wire_l1_w26_n6_mux_dataout, wire_l1_w26_n5_mux_dataout, wire_l1_w26_n4_mux_dataout, wire_l1_w26_n3_mux_dataout, wire_l1_w26_n2_mux_dataout, wire_l1_w26_n1_mux_dataout, wire_l1_w26_n0_mux_dataout, wire_l1_w25_n15_mux_dataout, wire_l1_w25_n14_mux_dataout, wire_l1_w25_n13_mux_dataout, wire_l1_w25_n12_mux_dataout, wire_l1_w25_n11_mux_dataout, wire_l1_w25_n10_mux_dataout, wire_l1_w25_n9_mux_dataout, wire_l1_w25_n8_mux_dataout, wire_l1_w25_n7_mux_dataout, wire_l1_w25_n6_mux_dataout, wire_l1_w25_n5_mux_dataout, wire_l1_w25_n4_mux_dataout, wire_l1_w25_n3_mux_dataout, wire_l1_w25_n2_mux_dataout, wire_l1_w25_n1_mux_dataout, wire_l1_w25_n0_mux_dataout, wire_l1_w24_n15_mux_dataout, wire_l1_w24_n14_mux_dataout, wire_l1_w24_n13_mux_dataout, wire_l1_w24_n12_mux_dataout, wire_l1_w24_n11_mux_dataout, wire_l1_w24_n10_mux_dataout, wire_l1_w24_n9_mux_dataout, wire_l1_w24_n8_mux_dataout, wire_l1_w24_n7_mux_dataout, wire_l1_w24_n6_mux_dataout, wire_l1_w24_n5_mux_dataout, wire_l1_w24_n4_mux_dataout, wire_l1_w24_n3_mux_dataout, wire_l1_w24_n2_mux_dataout, wire_l1_w24_n1_mux_dataout, wire_l1_w24_n0_mux_dataout, wire_l1_w23_n15_mux_dataout, wire_l1_w23_n14_mux_dataout, wire_l1_w23_n13_mux_dataout, wire_l1_w23_n12_mux_dataout, wire_l1_w23_n11_mux_dataout, wire_l1_w23_n10_mux_dataout, wire_l1_w23_n9_mux_dataout, wire_l1_w23_n8_mux_dataout, wire_l1_w23_n7_mux_dataout, wire_l1_w23_n6_mux_dataout, wire_l1_w23_n5_mux_dataout, wire_l1_w23_n4_mux_dataout, wire_l1_w23_n3_mux_dataout, wire_l1_w23_n2_mux_dataout, wire_l1_w23_n1_mux_dataout, wire_l1_w23_n0_mux_dataout, wire_l1_w22_n15_mux_dataout
, wire_l1_w22_n14_mux_dataout, wire_l1_w22_n13_mux_dataout, wire_l1_w22_n12_mux_dataout, wire_l1_w22_n11_mux_dataout, wire_l1_w22_n10_mux_dataout, wire_l1_w22_n9_mux_dataout, wire_l1_w22_n8_mux_dataout, wire_l1_w22_n7_mux_dataout, wire_l1_w22_n6_mux_dataout, wire_l1_w22_n5_mux_dataout, wire_l1_w22_n4_mux_dataout, wire_l1_w22_n3_mux_dataout, wire_l1_w22_n2_mux_dataout, wire_l1_w22_n1_mux_dataout, wire_l1_w22_n0_mux_dataout, wire_l1_w21_n15_mux_dataout, wire_l1_w21_n14_mux_dataout, wire_l1_w21_n13_mux_dataout, wire_l1_w21_n12_mux_dataout, wire_l1_w21_n11_mux_dataout, wire_l1_w21_n10_mux_dataout, wire_l1_w21_n9_mux_dataout, wire_l1_w21_n8_mux_dataout, wire_l1_w21_n7_mux_dataout, wire_l1_w21_n6_mux_dataout, wire_l1_w21_n5_mux_dataout, wire_l1_w21_n4_mux_dataout, wire_l1_w21_n3_mux_dataout, wire_l1_w21_n2_mux_dataout, wire_l1_w21_n1_mux_dataout, wire_l1_w21_n0_mux_dataout, wire_l1_w20_n15_mux_dataout, wire_l1_w20_n14_mux_dataout, wire_l1_w20_n13_mux_dataout, wire_l1_w20_n12_mux_dataout, wire_l1_w20_n11_mux_dataout, wire_l1_w20_n10_mux_dataout, wire_l1_w20_n9_mux_dataout, wire_l1_w20_n8_mux_dataout, wire_l1_w20_n7_mux_dataout, wire_l1_w20_n6_mux_dataout, wire_l1_w20_n5_mux_dataout, wire_l1_w20_n4_mux_dataout, wire_l1_w20_n3_mux_dataout, wire_l1_w20_n2_mux_dataout, wire_l1_w20_n1_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n15_mux_dataout, wire_l1_w19_n14_mux_dataout, wire_l1_w19_n13_mux_dataout, wire_l1_w19_n12_mux_dataout, wire_l1_w19_n11_mux_dataout, wire_l1_w19_n10_mux_dataout, wire_l1_w19_n9_mux_dataout, wire_l1_w19_n8_mux_dataout, wire_l1_w19_n7_mux_dataout, wire_l1_w19_n6_mux_dataout, wire_l1_w19_n5_mux_dataout, wire_l1_w19_n4_mux_dataout, wire_l1_w19_n3_mux_dataout, wire_l1_w19_n2_mux_dataout, wire_l1_w19_n1_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n15_mux_dataout, wire_l1_w18_n14_mux_dataout, wire_l1_w18_n13_mux_dataout, wire_l1_w18_n12_mux_dataout, wire_l1_w18_n11_mux_dataout, wire_l1_w18_n10_mux_dataout, wire_l1_w18_n9_mux_dataout, wire_l1_w18_n8_mux_dataout, wire_l1_w18_n7_mux_dataout, wire_l1_w18_n6_mux_dataout
, wire_l1_w18_n5_mux_dataout, wire_l1_w18_n4_mux_dataout, wire_l1_w18_n3_mux_dataout, wire_l1_w18_n2_mux_dataout, wire_l1_w18_n1_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n15_mux_dataout, wire_l1_w17_n14_mux_dataout, wire_l1_w17_n13_mux_dataout, wire_l1_w17_n12_mux_dataout, wire_l1_w17_n11_mux_dataout, wire_l1_w17_n10_mux_dataout, wire_l1_w17_n9_mux_dataout, wire_l1_w17_n8_mux_dataout, wire_l1_w17_n7_mux_dataout, wire_l1_w17_n6_mux_dataout, wire_l1_w17_n5_mux_dataout, wire_l1_w17_n4_mux_dataout, wire_l1_w17_n3_mux_dataout, wire_l1_w17_n2_mux_dataout, wire_l1_w17_n1_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n15_mux_dataout, wire_l1_w16_n14_mux_dataout, wire_l1_w16_n13_mux_dataout, wire_l1_w16_n12_mux_dataout, wire_l1_w16_n11_mux_dataout, wire_l1_w16_n10_mux_dataout, wire_l1_w16_n9_mux_dataout, wire_l1_w16_n8_mux_dataout, wire_l1_w16_n7_mux_dataout, wire_l1_w16_n6_mux_dataout, wire_l1_w16_n5_mux_dataout, wire_l1_w16_n4_mux_dataout, wire_l1_w16_n3_mux_dataout, wire_l1_w16_n2_mux_dataout, wire_l1_w16_n1_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n15_mux_dataout, wire_l1_w15_n14_mux_dataout, wire_l1_w15_n13_mux_dataout, wire_l1_w15_n12_mux_dataout, wire_l1_w15_n11_mux_dataout, wire_l1_w15_n10_mux_dataout, wire_l1_w15_n9_mux_dataout, wire_l1_w15_n8_mux_dataout, wire_l1_w15_n7_mux_dataout, wire_l1_w15_n6_mux_dataout, wire_l1_w15_n5_mux_dataout, wire_l1_w15_n4_mux_dataout, wire_l1_w15_n3_mux_dataout, wire_l1_w15_n2_mux_dataout, wire_l1_w15_n1_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n15_mux_dataout, wire_l1_w14_n14_mux_dataout, wire_l1_w14_n13_mux_dataout, wire_l1_w14_n12_mux_dataout, wire_l1_w14_n11_mux_dataout, wire_l1_w14_n10_mux_dataout, wire_l1_w14_n9_mux_dataout, wire_l1_w14_n8_mux_dataout, wire_l1_w14_n7_mux_dataout, wire_l1_w14_n6_mux_dataout, wire_l1_w14_n5_mux_dataout, wire_l1_w14_n4_mux_dataout, wire_l1_w14_n3_mux_dataout, wire_l1_w14_n2_mux_dataout, wire_l1_w14_n1_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n15_mux_dataout, wire_l1_w13_n14_mux_dataout, wire_l1_w13_n13_mux_dataout
, wire_l1_w13_n12_mux_dataout, wire_l1_w13_n11_mux_dataout, wire_l1_w13_n10_mux_dataout, wire_l1_w13_n9_mux_dataout, wire_l1_w13_n8_mux_dataout, wire_l1_w13_n7_mux_dataout, wire_l1_w13_n6_mux_dataout, wire_l1_w13_n5_mux_dataout, wire_l1_w13_n4_mux_dataout, wire_l1_w13_n3_mux_dataout, wire_l1_w13_n2_mux_dataout, wire_l1_w13_n1_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n15_mux_dataout, wire_l1_w12_n14_mux_dataout, wire_l1_w12_n13_mux_dataout, wire_l1_w12_n12_mux_dataout, wire_l1_w12_n11_mux_dataout, wire_l1_w12_n10_mux_dataout, wire_l1_w12_n9_mux_dataout, wire_l1_w12_n8_mux_dataout, wire_l1_w12_n7_mux_dataout, wire_l1_w12_n6_mux_dataout, wire_l1_w12_n5_mux_dataout, wire_l1_w12_n4_mux_dataout, wire_l1_w12_n3_mux_dataout, wire_l1_w12_n2_mux_dataout, wire_l1_w12_n1_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n15_mux_dataout, wire_l1_w11_n14_mux_dataout, wire_l1_w11_n13_mux_dataout, wire_l1_w11_n12_mux_dataout, wire_l1_w11_n11_mux_dataout, wire_l1_w11_n10_mux_dataout, wire_l1_w11_n9_mux_dataout, wire_l1_w11_n8_mux_dataout, wire_l1_w11_n7_mux_dataout, wire_l1_w11_n6_mux_dataout, wire_l1_w11_n5_mux_dataout, wire_l1_w11_n4_mux_dataout, wire_l1_w11_n3_mux_dataout, wire_l1_w11_n2_mux_dataout, wire_l1_w11_n1_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n15_mux_dataout, wire_l1_w10_n14_mux_dataout, wire_l1_w10_n13_mux_dataout, wire_l1_w10_n12_mux_dataout, wire_l1_w10_n11_mux_dataout, wire_l1_w10_n10_mux_dataout, wire_l1_w10_n9_mux_dataout, wire_l1_w10_n8_mux_dataout, wire_l1_w10_n7_mux_dataout, wire_l1_w10_n6_mux_dataout, wire_l1_w10_n5_mux_dataout, wire_l1_w10_n4_mux_dataout, wire_l1_w10_n3_mux_dataout, wire_l1_w10_n2_mux_dataout, wire_l1_w10_n1_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n15_mux_dataout, wire_l1_w9_n14_mux_dataout, wire_l1_w9_n13_mux_dataout, wire_l1_w9_n12_mux_dataout, wire_l1_w9_n11_mux_dataout, wire_l1_w9_n10_mux_dataout, wire_l1_w9_n9_mux_dataout, wire_l1_w9_n8_mux_dataout, wire_l1_w9_n7_mux_dataout, wire_l1_w9_n6_mux_dataout, wire_l1_w9_n5_mux_dataout, wire_l1_w9_n4_mux_dataout
, wire_l1_w9_n3_mux_dataout, wire_l1_w9_n2_mux_dataout, wire_l1_w9_n1_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n15_mux_dataout, wire_l1_w8_n14_mux_dataout, wire_l1_w8_n13_mux_dataout, wire_l1_w8_n12_mux_dataout, wire_l1_w8_n11_mux_dataout, wire_l1_w8_n10_mux_dataout, wire_l1_w8_n9_mux_dataout, wire_l1_w8_n8_mux_dataout, wire_l1_w8_n7_mux_dataout, wire_l1_w8_n6_mux_dataout, wire_l1_w8_n5_mux_dataout, wire_l1_w8_n4_mux_dataout, wire_l1_w8_n3_mux_dataout, wire_l1_w8_n2_mux_dataout, wire_l1_w8_n1_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n15_mux_dataout, wire_l1_w7_n14_mux_dataout, wire_l1_w7_n13_mux_dataout, wire_l1_w7_n12_mux_dataout, wire_l1_w7_n11_mux_dataout, wire_l1_w7_n10_mux_dataout, wire_l1_w7_n9_mux_dataout, wire_l1_w7_n8_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n15_mux_dataout, wire_l1_w6_n14_mux_dataout, wire_l1_w6_n13_mux_dataout, wire_l1_w6_n12_mux_dataout, wire_l1_w6_n11_mux_dataout, wire_l1_w6_n10_mux_dataout, wire_l1_w6_n9_mux_dataout, wire_l1_w6_n8_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n15_mux_dataout, wire_l1_w5_n14_mux_dataout, wire_l1_w5_n13_mux_dataout, wire_l1_w5_n12_mux_dataout, wire_l1_w5_n11_mux_dataout, wire_l1_w5_n10_mux_dataout, wire_l1_w5_n9_mux_dataout, wire_l1_w5_n8_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n15_mux_dataout, wire_l1_w4_n14_mux_dataout, wire_l1_w4_n13_mux_dataout, wire_l1_w4_n12_mux_dataout, wire_l1_w4_n11_mux_dataout, wire_l1_w4_n10_mux_dataout, wire_l1_w4_n9_mux_dataout
, wire_l1_w4_n8_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n15_mux_dataout, wire_l1_w3_n14_mux_dataout, wire_l1_w3_n13_mux_dataout, wire_l1_w3_n12_mux_dataout, wire_l1_w3_n11_mux_dataout, wire_l1_w3_n10_mux_dataout, wire_l1_w3_n9_mux_dataout, wire_l1_w3_n8_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n15_mux_dataout, wire_l1_w2_n14_mux_dataout, wire_l1_w2_n13_mux_dataout, wire_l1_w2_n12_mux_dataout, wire_l1_w2_n11_mux_dataout, wire_l1_w2_n10_mux_dataout, wire_l1_w2_n9_mux_dataout, wire_l1_w2_n8_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n15_mux_dataout, wire_l1_w1_n14_mux_dataout, wire_l1_w1_n13_mux_dataout, wire_l1_w1_n12_mux_dataout, wire_l1_w1_n11_mux_dataout, wire_l1_w1_n10_mux_dataout, wire_l1_w1_n9_mux_dataout, wire_l1_w1_n8_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l5_w31_n0_mux_dataout, wire_l5_w30_n0_mux_dataout, wire_l5_w29_n0_mux_dataout, wire_l5_w28_n0_mux_dataout, wire_l5_w27_n0_mux_dataout, wire_l5_w26_n0_mux_dataout, wire_l5_w25_n0_mux_dataout, wire_l5_w24_n0_mux_dataout, wire_l5_w23_n0_mux_dataout, wire_l5_w22_n0_mux_dataout, wire_l5_w21_n0_mux_dataout, wire_l5_w20_n0_mux_dataout, wire_l5_w19_n0_mux_dataout, wire_l5_w18_n0_mux_dataout, wire_l5_w17_n0_mux_dataout, wire_l5_w16_n0_mux_dataout, wire_l5_w15_n0_mux_dataout, wire_l5_w14_n0_mux_dataout, wire_l5_w13_n0_mux_dataout, wire_l5_w12_n0_mux_dataout, wire_l5_w11_n0_mux_dataout, wire_l5_w10_n0_mux_dataout, wire_l5_w9_n0_mux_dataout, wire_l5_w8_n0_mux_dataout, wire_l5_w7_n0_mux_dataout, wire_l5_w6_n0_mux_dataout, wire_l5_w5_n0_mux_dataout, wire_l5_w4_n0_mux_dataout, wire_l5_w3_n0_mux_dataout, wire_l5_w2_n0_mux_dataout, wire_l5_w1_n0_mux_dataout, wire_l5_w0_n0_mux_dataout},
		sel_wire = {sel[4], {5{1'b0}}, sel[3], {5{1'b0}}, sel[2], {5{1'b0}}, sel[1], {5{1'b0}}, sel[0]};
endmodule //fp32exp_mux


//lpm_mux DEVICE_FAMILY="Stratix V" LPM_SIZE=32 LPM_WIDTH=21 LPM_WIDTHS=5 data result sel
//VERSION_BEGIN 13.0 cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ  VERSION_END

//synthesis_resources = lut 217 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mux1
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [671:0]  data;
	output   [20:0]  result;
	input   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [671:0]  data;
	tri0   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w10_n10_mux_dataout;
	wire	wire_l1_w10_n11_mux_dataout;
	wire	wire_l1_w10_n12_mux_dataout;
	wire	wire_l1_w10_n13_mux_dataout;
	wire	wire_l1_w10_n14_mux_dataout;
	wire	wire_l1_w10_n15_mux_dataout;
	wire	wire_l1_w10_n1_mux_dataout;
	wire	wire_l1_w10_n2_mux_dataout;
	wire	wire_l1_w10_n3_mux_dataout;
	wire	wire_l1_w10_n4_mux_dataout;
	wire	wire_l1_w10_n5_mux_dataout;
	wire	wire_l1_w10_n6_mux_dataout;
	wire	wire_l1_w10_n7_mux_dataout;
	wire	wire_l1_w10_n8_mux_dataout;
	wire	wire_l1_w10_n9_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w11_n10_mux_dataout;
	wire	wire_l1_w11_n11_mux_dataout;
	wire	wire_l1_w11_n12_mux_dataout;
	wire	wire_l1_w11_n13_mux_dataout;
	wire	wire_l1_w11_n14_mux_dataout;
	wire	wire_l1_w11_n15_mux_dataout;
	wire	wire_l1_w11_n1_mux_dataout;
	wire	wire_l1_w11_n2_mux_dataout;
	wire	wire_l1_w11_n3_mux_dataout;
	wire	wire_l1_w11_n4_mux_dataout;
	wire	wire_l1_w11_n5_mux_dataout;
	wire	wire_l1_w11_n6_mux_dataout;
	wire	wire_l1_w11_n7_mux_dataout;
	wire	wire_l1_w11_n8_mux_dataout;
	wire	wire_l1_w11_n9_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w12_n10_mux_dataout;
	wire	wire_l1_w12_n11_mux_dataout;
	wire	wire_l1_w12_n12_mux_dataout;
	wire	wire_l1_w12_n13_mux_dataout;
	wire	wire_l1_w12_n14_mux_dataout;
	wire	wire_l1_w12_n15_mux_dataout;
	wire	wire_l1_w12_n1_mux_dataout;
	wire	wire_l1_w12_n2_mux_dataout;
	wire	wire_l1_w12_n3_mux_dataout;
	wire	wire_l1_w12_n4_mux_dataout;
	wire	wire_l1_w12_n5_mux_dataout;
	wire	wire_l1_w12_n6_mux_dataout;
	wire	wire_l1_w12_n7_mux_dataout;
	wire	wire_l1_w12_n8_mux_dataout;
	wire	wire_l1_w12_n9_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w13_n10_mux_dataout;
	wire	wire_l1_w13_n11_mux_dataout;
	wire	wire_l1_w13_n12_mux_dataout;
	wire	wire_l1_w13_n13_mux_dataout;
	wire	wire_l1_w13_n14_mux_dataout;
	wire	wire_l1_w13_n15_mux_dataout;
	wire	wire_l1_w13_n1_mux_dataout;
	wire	wire_l1_w13_n2_mux_dataout;
	wire	wire_l1_w13_n3_mux_dataout;
	wire	wire_l1_w13_n4_mux_dataout;
	wire	wire_l1_w13_n5_mux_dataout;
	wire	wire_l1_w13_n6_mux_dataout;
	wire	wire_l1_w13_n7_mux_dataout;
	wire	wire_l1_w13_n8_mux_dataout;
	wire	wire_l1_w13_n9_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w14_n10_mux_dataout;
	wire	wire_l1_w14_n11_mux_dataout;
	wire	wire_l1_w14_n12_mux_dataout;
	wire	wire_l1_w14_n13_mux_dataout;
	wire	wire_l1_w14_n14_mux_dataout;
	wire	wire_l1_w14_n15_mux_dataout;
	wire	wire_l1_w14_n1_mux_dataout;
	wire	wire_l1_w14_n2_mux_dataout;
	wire	wire_l1_w14_n3_mux_dataout;
	wire	wire_l1_w14_n4_mux_dataout;
	wire	wire_l1_w14_n5_mux_dataout;
	wire	wire_l1_w14_n6_mux_dataout;
	wire	wire_l1_w14_n7_mux_dataout;
	wire	wire_l1_w14_n8_mux_dataout;
	wire	wire_l1_w14_n9_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w15_n10_mux_dataout;
	wire	wire_l1_w15_n11_mux_dataout;
	wire	wire_l1_w15_n12_mux_dataout;
	wire	wire_l1_w15_n13_mux_dataout;
	wire	wire_l1_w15_n14_mux_dataout;
	wire	wire_l1_w15_n15_mux_dataout;
	wire	wire_l1_w15_n1_mux_dataout;
	wire	wire_l1_w15_n2_mux_dataout;
	wire	wire_l1_w15_n3_mux_dataout;
	wire	wire_l1_w15_n4_mux_dataout;
	wire	wire_l1_w15_n5_mux_dataout;
	wire	wire_l1_w15_n6_mux_dataout;
	wire	wire_l1_w15_n7_mux_dataout;
	wire	wire_l1_w15_n8_mux_dataout;
	wire	wire_l1_w15_n9_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w16_n10_mux_dataout;
	wire	wire_l1_w16_n11_mux_dataout;
	wire	wire_l1_w16_n12_mux_dataout;
	wire	wire_l1_w16_n13_mux_dataout;
	wire	wire_l1_w16_n14_mux_dataout;
	wire	wire_l1_w16_n15_mux_dataout;
	wire	wire_l1_w16_n1_mux_dataout;
	wire	wire_l1_w16_n2_mux_dataout;
	wire	wire_l1_w16_n3_mux_dataout;
	wire	wire_l1_w16_n4_mux_dataout;
	wire	wire_l1_w16_n5_mux_dataout;
	wire	wire_l1_w16_n6_mux_dataout;
	wire	wire_l1_w16_n7_mux_dataout;
	wire	wire_l1_w16_n8_mux_dataout;
	wire	wire_l1_w16_n9_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w17_n10_mux_dataout;
	wire	wire_l1_w17_n11_mux_dataout;
	wire	wire_l1_w17_n12_mux_dataout;
	wire	wire_l1_w17_n13_mux_dataout;
	wire	wire_l1_w17_n14_mux_dataout;
	wire	wire_l1_w17_n15_mux_dataout;
	wire	wire_l1_w17_n1_mux_dataout;
	wire	wire_l1_w17_n2_mux_dataout;
	wire	wire_l1_w17_n3_mux_dataout;
	wire	wire_l1_w17_n4_mux_dataout;
	wire	wire_l1_w17_n5_mux_dataout;
	wire	wire_l1_w17_n6_mux_dataout;
	wire	wire_l1_w17_n7_mux_dataout;
	wire	wire_l1_w17_n8_mux_dataout;
	wire	wire_l1_w17_n9_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w18_n10_mux_dataout;
	wire	wire_l1_w18_n11_mux_dataout;
	wire	wire_l1_w18_n12_mux_dataout;
	wire	wire_l1_w18_n13_mux_dataout;
	wire	wire_l1_w18_n14_mux_dataout;
	wire	wire_l1_w18_n15_mux_dataout;
	wire	wire_l1_w18_n1_mux_dataout;
	wire	wire_l1_w18_n2_mux_dataout;
	wire	wire_l1_w18_n3_mux_dataout;
	wire	wire_l1_w18_n4_mux_dataout;
	wire	wire_l1_w18_n5_mux_dataout;
	wire	wire_l1_w18_n6_mux_dataout;
	wire	wire_l1_w18_n7_mux_dataout;
	wire	wire_l1_w18_n8_mux_dataout;
	wire	wire_l1_w18_n9_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w19_n10_mux_dataout;
	wire	wire_l1_w19_n11_mux_dataout;
	wire	wire_l1_w19_n12_mux_dataout;
	wire	wire_l1_w19_n13_mux_dataout;
	wire	wire_l1_w19_n14_mux_dataout;
	wire	wire_l1_w19_n15_mux_dataout;
	wire	wire_l1_w19_n1_mux_dataout;
	wire	wire_l1_w19_n2_mux_dataout;
	wire	wire_l1_w19_n3_mux_dataout;
	wire	wire_l1_w19_n4_mux_dataout;
	wire	wire_l1_w19_n5_mux_dataout;
	wire	wire_l1_w19_n6_mux_dataout;
	wire	wire_l1_w19_n7_mux_dataout;
	wire	wire_l1_w19_n8_mux_dataout;
	wire	wire_l1_w19_n9_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n10_mux_dataout;
	wire	wire_l1_w1_n11_mux_dataout;
	wire	wire_l1_w1_n12_mux_dataout;
	wire	wire_l1_w1_n13_mux_dataout;
	wire	wire_l1_w1_n14_mux_dataout;
	wire	wire_l1_w1_n15_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w1_n8_mux_dataout;
	wire	wire_l1_w1_n9_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w20_n10_mux_dataout;
	wire	wire_l1_w20_n11_mux_dataout;
	wire	wire_l1_w20_n12_mux_dataout;
	wire	wire_l1_w20_n13_mux_dataout;
	wire	wire_l1_w20_n14_mux_dataout;
	wire	wire_l1_w20_n15_mux_dataout;
	wire	wire_l1_w20_n1_mux_dataout;
	wire	wire_l1_w20_n2_mux_dataout;
	wire	wire_l1_w20_n3_mux_dataout;
	wire	wire_l1_w20_n4_mux_dataout;
	wire	wire_l1_w20_n5_mux_dataout;
	wire	wire_l1_w20_n6_mux_dataout;
	wire	wire_l1_w20_n7_mux_dataout;
	wire	wire_l1_w20_n8_mux_dataout;
	wire	wire_l1_w20_n9_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n10_mux_dataout;
	wire	wire_l1_w2_n11_mux_dataout;
	wire	wire_l1_w2_n12_mux_dataout;
	wire	wire_l1_w2_n13_mux_dataout;
	wire	wire_l1_w2_n14_mux_dataout;
	wire	wire_l1_w2_n15_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w2_n8_mux_dataout;
	wire	wire_l1_w2_n9_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n10_mux_dataout;
	wire	wire_l1_w3_n11_mux_dataout;
	wire	wire_l1_w3_n12_mux_dataout;
	wire	wire_l1_w3_n13_mux_dataout;
	wire	wire_l1_w3_n14_mux_dataout;
	wire	wire_l1_w3_n15_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w3_n8_mux_dataout;
	wire	wire_l1_w3_n9_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n10_mux_dataout;
	wire	wire_l1_w4_n11_mux_dataout;
	wire	wire_l1_w4_n12_mux_dataout;
	wire	wire_l1_w4_n13_mux_dataout;
	wire	wire_l1_w4_n14_mux_dataout;
	wire	wire_l1_w4_n15_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w4_n8_mux_dataout;
	wire	wire_l1_w4_n9_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n10_mux_dataout;
	wire	wire_l1_w5_n11_mux_dataout;
	wire	wire_l1_w5_n12_mux_dataout;
	wire	wire_l1_w5_n13_mux_dataout;
	wire	wire_l1_w5_n14_mux_dataout;
	wire	wire_l1_w5_n15_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w5_n8_mux_dataout;
	wire	wire_l1_w5_n9_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n10_mux_dataout;
	wire	wire_l1_w6_n11_mux_dataout;
	wire	wire_l1_w6_n12_mux_dataout;
	wire	wire_l1_w6_n13_mux_dataout;
	wire	wire_l1_w6_n14_mux_dataout;
	wire	wire_l1_w6_n15_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w6_n8_mux_dataout;
	wire	wire_l1_w6_n9_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n10_mux_dataout;
	wire	wire_l1_w7_n11_mux_dataout;
	wire	wire_l1_w7_n12_mux_dataout;
	wire	wire_l1_w7_n13_mux_dataout;
	wire	wire_l1_w7_n14_mux_dataout;
	wire	wire_l1_w7_n15_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w7_n8_mux_dataout;
	wire	wire_l1_w7_n9_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w8_n10_mux_dataout;
	wire	wire_l1_w8_n11_mux_dataout;
	wire	wire_l1_w8_n12_mux_dataout;
	wire	wire_l1_w8_n13_mux_dataout;
	wire	wire_l1_w8_n14_mux_dataout;
	wire	wire_l1_w8_n15_mux_dataout;
	wire	wire_l1_w8_n1_mux_dataout;
	wire	wire_l1_w8_n2_mux_dataout;
	wire	wire_l1_w8_n3_mux_dataout;
	wire	wire_l1_w8_n4_mux_dataout;
	wire	wire_l1_w8_n5_mux_dataout;
	wire	wire_l1_w8_n6_mux_dataout;
	wire	wire_l1_w8_n7_mux_dataout;
	wire	wire_l1_w8_n8_mux_dataout;
	wire	wire_l1_w8_n9_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire	wire_l1_w9_n10_mux_dataout;
	wire	wire_l1_w9_n11_mux_dataout;
	wire	wire_l1_w9_n12_mux_dataout;
	wire	wire_l1_w9_n13_mux_dataout;
	wire	wire_l1_w9_n14_mux_dataout;
	wire	wire_l1_w9_n15_mux_dataout;
	wire	wire_l1_w9_n1_mux_dataout;
	wire	wire_l1_w9_n2_mux_dataout;
	wire	wire_l1_w9_n3_mux_dataout;
	wire	wire_l1_w9_n4_mux_dataout;
	wire	wire_l1_w9_n5_mux_dataout;
	wire	wire_l1_w9_n6_mux_dataout;
	wire	wire_l1_w9_n7_mux_dataout;
	wire	wire_l1_w9_n8_mux_dataout;
	wire	wire_l1_w9_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l2_w10_n0_mux_dataout;
	wire	wire_l2_w10_n1_mux_dataout;
	wire	wire_l2_w10_n2_mux_dataout;
	wire	wire_l2_w10_n3_mux_dataout;
	wire	wire_l2_w10_n4_mux_dataout;
	wire	wire_l2_w10_n5_mux_dataout;
	wire	wire_l2_w10_n6_mux_dataout;
	wire	wire_l2_w10_n7_mux_dataout;
	wire	wire_l2_w11_n0_mux_dataout;
	wire	wire_l2_w11_n1_mux_dataout;
	wire	wire_l2_w11_n2_mux_dataout;
	wire	wire_l2_w11_n3_mux_dataout;
	wire	wire_l2_w11_n4_mux_dataout;
	wire	wire_l2_w11_n5_mux_dataout;
	wire	wire_l2_w11_n6_mux_dataout;
	wire	wire_l2_w11_n7_mux_dataout;
	wire	wire_l2_w12_n0_mux_dataout;
	wire	wire_l2_w12_n1_mux_dataout;
	wire	wire_l2_w12_n2_mux_dataout;
	wire	wire_l2_w12_n3_mux_dataout;
	wire	wire_l2_w12_n4_mux_dataout;
	wire	wire_l2_w12_n5_mux_dataout;
	wire	wire_l2_w12_n6_mux_dataout;
	wire	wire_l2_w12_n7_mux_dataout;
	wire	wire_l2_w13_n0_mux_dataout;
	wire	wire_l2_w13_n1_mux_dataout;
	wire	wire_l2_w13_n2_mux_dataout;
	wire	wire_l2_w13_n3_mux_dataout;
	wire	wire_l2_w13_n4_mux_dataout;
	wire	wire_l2_w13_n5_mux_dataout;
	wire	wire_l2_w13_n6_mux_dataout;
	wire	wire_l2_w13_n7_mux_dataout;
	wire	wire_l2_w14_n0_mux_dataout;
	wire	wire_l2_w14_n1_mux_dataout;
	wire	wire_l2_w14_n2_mux_dataout;
	wire	wire_l2_w14_n3_mux_dataout;
	wire	wire_l2_w14_n4_mux_dataout;
	wire	wire_l2_w14_n5_mux_dataout;
	wire	wire_l2_w14_n6_mux_dataout;
	wire	wire_l2_w14_n7_mux_dataout;
	wire	wire_l2_w15_n0_mux_dataout;
	wire	wire_l2_w15_n1_mux_dataout;
	wire	wire_l2_w15_n2_mux_dataout;
	wire	wire_l2_w15_n3_mux_dataout;
	wire	wire_l2_w15_n4_mux_dataout;
	wire	wire_l2_w15_n5_mux_dataout;
	wire	wire_l2_w15_n6_mux_dataout;
	wire	wire_l2_w15_n7_mux_dataout;
	wire	wire_l2_w16_n0_mux_dataout;
	wire	wire_l2_w16_n1_mux_dataout;
	wire	wire_l2_w16_n2_mux_dataout;
	wire	wire_l2_w16_n3_mux_dataout;
	wire	wire_l2_w16_n4_mux_dataout;
	wire	wire_l2_w16_n5_mux_dataout;
	wire	wire_l2_w16_n6_mux_dataout;
	wire	wire_l2_w16_n7_mux_dataout;
	wire	wire_l2_w17_n0_mux_dataout;
	wire	wire_l2_w17_n1_mux_dataout;
	wire	wire_l2_w17_n2_mux_dataout;
	wire	wire_l2_w17_n3_mux_dataout;
	wire	wire_l2_w17_n4_mux_dataout;
	wire	wire_l2_w17_n5_mux_dataout;
	wire	wire_l2_w17_n6_mux_dataout;
	wire	wire_l2_w17_n7_mux_dataout;
	wire	wire_l2_w18_n0_mux_dataout;
	wire	wire_l2_w18_n1_mux_dataout;
	wire	wire_l2_w18_n2_mux_dataout;
	wire	wire_l2_w18_n3_mux_dataout;
	wire	wire_l2_w18_n4_mux_dataout;
	wire	wire_l2_w18_n5_mux_dataout;
	wire	wire_l2_w18_n6_mux_dataout;
	wire	wire_l2_w18_n7_mux_dataout;
	wire	wire_l2_w19_n0_mux_dataout;
	wire	wire_l2_w19_n1_mux_dataout;
	wire	wire_l2_w19_n2_mux_dataout;
	wire	wire_l2_w19_n3_mux_dataout;
	wire	wire_l2_w19_n4_mux_dataout;
	wire	wire_l2_w19_n5_mux_dataout;
	wire	wire_l2_w19_n6_mux_dataout;
	wire	wire_l2_w19_n7_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w1_n4_mux_dataout;
	wire	wire_l2_w1_n5_mux_dataout;
	wire	wire_l2_w1_n6_mux_dataout;
	wire	wire_l2_w1_n7_mux_dataout;
	wire	wire_l2_w20_n0_mux_dataout;
	wire	wire_l2_w20_n1_mux_dataout;
	wire	wire_l2_w20_n2_mux_dataout;
	wire	wire_l2_w20_n3_mux_dataout;
	wire	wire_l2_w20_n4_mux_dataout;
	wire	wire_l2_w20_n5_mux_dataout;
	wire	wire_l2_w20_n6_mux_dataout;
	wire	wire_l2_w20_n7_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w2_n4_mux_dataout;
	wire	wire_l2_w2_n5_mux_dataout;
	wire	wire_l2_w2_n6_mux_dataout;
	wire	wire_l2_w2_n7_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w3_n4_mux_dataout;
	wire	wire_l2_w3_n5_mux_dataout;
	wire	wire_l2_w3_n6_mux_dataout;
	wire	wire_l2_w3_n7_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w4_n4_mux_dataout;
	wire	wire_l2_w4_n5_mux_dataout;
	wire	wire_l2_w4_n6_mux_dataout;
	wire	wire_l2_w4_n7_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w5_n4_mux_dataout;
	wire	wire_l2_w5_n5_mux_dataout;
	wire	wire_l2_w5_n6_mux_dataout;
	wire	wire_l2_w5_n7_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w6_n4_mux_dataout;
	wire	wire_l2_w6_n5_mux_dataout;
	wire	wire_l2_w6_n6_mux_dataout;
	wire	wire_l2_w6_n7_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w7_n4_mux_dataout;
	wire	wire_l2_w7_n5_mux_dataout;
	wire	wire_l2_w7_n6_mux_dataout;
	wire	wire_l2_w7_n7_mux_dataout;
	wire	wire_l2_w8_n0_mux_dataout;
	wire	wire_l2_w8_n1_mux_dataout;
	wire	wire_l2_w8_n2_mux_dataout;
	wire	wire_l2_w8_n3_mux_dataout;
	wire	wire_l2_w8_n4_mux_dataout;
	wire	wire_l2_w8_n5_mux_dataout;
	wire	wire_l2_w8_n6_mux_dataout;
	wire	wire_l2_w8_n7_mux_dataout;
	wire	wire_l2_w9_n0_mux_dataout;
	wire	wire_l2_w9_n1_mux_dataout;
	wire	wire_l2_w9_n2_mux_dataout;
	wire	wire_l2_w9_n3_mux_dataout;
	wire	wire_l2_w9_n4_mux_dataout;
	wire	wire_l2_w9_n5_mux_dataout;
	wire	wire_l2_w9_n6_mux_dataout;
	wire	wire_l2_w9_n7_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l3_w10_n0_mux_dataout;
	wire	wire_l3_w10_n1_mux_dataout;
	wire	wire_l3_w10_n2_mux_dataout;
	wire	wire_l3_w10_n3_mux_dataout;
	wire	wire_l3_w11_n0_mux_dataout;
	wire	wire_l3_w11_n1_mux_dataout;
	wire	wire_l3_w11_n2_mux_dataout;
	wire	wire_l3_w11_n3_mux_dataout;
	wire	wire_l3_w12_n0_mux_dataout;
	wire	wire_l3_w12_n1_mux_dataout;
	wire	wire_l3_w12_n2_mux_dataout;
	wire	wire_l3_w12_n3_mux_dataout;
	wire	wire_l3_w13_n0_mux_dataout;
	wire	wire_l3_w13_n1_mux_dataout;
	wire	wire_l3_w13_n2_mux_dataout;
	wire	wire_l3_w13_n3_mux_dataout;
	wire	wire_l3_w14_n0_mux_dataout;
	wire	wire_l3_w14_n1_mux_dataout;
	wire	wire_l3_w14_n2_mux_dataout;
	wire	wire_l3_w14_n3_mux_dataout;
	wire	wire_l3_w15_n0_mux_dataout;
	wire	wire_l3_w15_n1_mux_dataout;
	wire	wire_l3_w15_n2_mux_dataout;
	wire	wire_l3_w15_n3_mux_dataout;
	wire	wire_l3_w16_n0_mux_dataout;
	wire	wire_l3_w16_n1_mux_dataout;
	wire	wire_l3_w16_n2_mux_dataout;
	wire	wire_l3_w16_n3_mux_dataout;
	wire	wire_l3_w17_n0_mux_dataout;
	wire	wire_l3_w17_n1_mux_dataout;
	wire	wire_l3_w17_n2_mux_dataout;
	wire	wire_l3_w17_n3_mux_dataout;
	wire	wire_l3_w18_n0_mux_dataout;
	wire	wire_l3_w18_n1_mux_dataout;
	wire	wire_l3_w18_n2_mux_dataout;
	wire	wire_l3_w18_n3_mux_dataout;
	wire	wire_l3_w19_n0_mux_dataout;
	wire	wire_l3_w19_n1_mux_dataout;
	wire	wire_l3_w19_n2_mux_dataout;
	wire	wire_l3_w19_n3_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w1_n2_mux_dataout;
	wire	wire_l3_w1_n3_mux_dataout;
	wire	wire_l3_w20_n0_mux_dataout;
	wire	wire_l3_w20_n1_mux_dataout;
	wire	wire_l3_w20_n2_mux_dataout;
	wire	wire_l3_w20_n3_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w2_n2_mux_dataout;
	wire	wire_l3_w2_n3_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w3_n2_mux_dataout;
	wire	wire_l3_w3_n3_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w4_n2_mux_dataout;
	wire	wire_l3_w4_n3_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w5_n2_mux_dataout;
	wire	wire_l3_w5_n3_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w6_n2_mux_dataout;
	wire	wire_l3_w6_n3_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w7_n2_mux_dataout;
	wire	wire_l3_w7_n3_mux_dataout;
	wire	wire_l3_w8_n0_mux_dataout;
	wire	wire_l3_w8_n1_mux_dataout;
	wire	wire_l3_w8_n2_mux_dataout;
	wire	wire_l3_w8_n3_mux_dataout;
	wire	wire_l3_w9_n0_mux_dataout;
	wire	wire_l3_w9_n1_mux_dataout;
	wire	wire_l3_w9_n2_mux_dataout;
	wire	wire_l3_w9_n3_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l4_w10_n0_mux_dataout;
	wire	wire_l4_w10_n1_mux_dataout;
	wire	wire_l4_w11_n0_mux_dataout;
	wire	wire_l4_w11_n1_mux_dataout;
	wire	wire_l4_w12_n0_mux_dataout;
	wire	wire_l4_w12_n1_mux_dataout;
	wire	wire_l4_w13_n0_mux_dataout;
	wire	wire_l4_w13_n1_mux_dataout;
	wire	wire_l4_w14_n0_mux_dataout;
	wire	wire_l4_w14_n1_mux_dataout;
	wire	wire_l4_w15_n0_mux_dataout;
	wire	wire_l4_w15_n1_mux_dataout;
	wire	wire_l4_w16_n0_mux_dataout;
	wire	wire_l4_w16_n1_mux_dataout;
	wire	wire_l4_w17_n0_mux_dataout;
	wire	wire_l4_w17_n1_mux_dataout;
	wire	wire_l4_w18_n0_mux_dataout;
	wire	wire_l4_w18_n1_mux_dataout;
	wire	wire_l4_w19_n0_mux_dataout;
	wire	wire_l4_w19_n1_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w1_n1_mux_dataout;
	wire	wire_l4_w20_n0_mux_dataout;
	wire	wire_l4_w20_n1_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w2_n1_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w3_n1_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w4_n1_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w5_n1_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w6_n1_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w7_n1_mux_dataout;
	wire	wire_l4_w8_n0_mux_dataout;
	wire	wire_l4_w8_n1_mux_dataout;
	wire	wire_l4_w9_n0_mux_dataout;
	wire	wire_l4_w9_n1_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire	wire_l5_w10_n0_mux_dataout;
	wire	wire_l5_w11_n0_mux_dataout;
	wire	wire_l5_w12_n0_mux_dataout;
	wire	wire_l5_w13_n0_mux_dataout;
	wire	wire_l5_w14_n0_mux_dataout;
	wire	wire_l5_w15_n0_mux_dataout;
	wire	wire_l5_w16_n0_mux_dataout;
	wire	wire_l5_w17_n0_mux_dataout;
	wire	wire_l5_w18_n0_mux_dataout;
	wire	wire_l5_w19_n0_mux_dataout;
	wire	wire_l5_w1_n0_mux_dataout;
	wire	wire_l5_w20_n0_mux_dataout;
	wire	wire_l5_w2_n0_mux_dataout;
	wire	wire_l5_w3_n0_mux_dataout;
	wire	wire_l5_w4_n0_mux_dataout;
	wire	wire_l5_w5_n0_mux_dataout;
	wire	wire_l5_w6_n0_mux_dataout;
	wire	wire_l5_w7_n0_mux_dataout;
	wire	wire_l5_w8_n0_mux_dataout;
	wire	wire_l5_w9_n0_mux_dataout;
	wire  [1301:0]  data_wire;
	wire  [20:0]  result_wire_ext;
	wire  [24:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[21] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[441] : data_wire[420];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[483] : data_wire[462];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[525] : data_wire[504];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[567] : data_wire[546];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[609] : data_wire[588];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[651] : data_wire[630];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[63] : data_wire[42];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[84];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[147] : data_wire[126];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[168];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[231] : data_wire[210];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[273] : data_wire[252];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[315] : data_wire[294];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[357] : data_wire[336];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[399] : data_wire[378];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[10];
	assign		wire_l1_w10_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[451] : data_wire[430];
	assign		wire_l1_w10_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[493] : data_wire[472];
	assign		wire_l1_w10_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[535] : data_wire[514];
	assign		wire_l1_w10_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[577] : data_wire[556];
	assign		wire_l1_w10_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[619] : data_wire[598];
	assign		wire_l1_w10_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[661] : data_wire[640];
	assign		wire_l1_w10_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[52];
	assign		wire_l1_w10_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[115] : data_wire[94];
	assign		wire_l1_w10_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[157] : data_wire[136];
	assign		wire_l1_w10_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[199] : data_wire[178];
	assign		wire_l1_w10_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[241] : data_wire[220];
	assign		wire_l1_w10_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[283] : data_wire[262];
	assign		wire_l1_w10_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[325] : data_wire[304];
	assign		wire_l1_w10_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[346];
	assign		wire_l1_w10_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[409] : data_wire[388];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[32] : data_wire[11];
	assign		wire_l1_w11_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[452] : data_wire[431];
	assign		wire_l1_w11_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[473];
	assign		wire_l1_w11_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[536] : data_wire[515];
	assign		wire_l1_w11_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[578] : data_wire[557];
	assign		wire_l1_w11_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[620] : data_wire[599];
	assign		wire_l1_w11_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[662] : data_wire[641];
	assign		wire_l1_w11_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[53];
	assign		wire_l1_w11_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[116] : data_wire[95];
	assign		wire_l1_w11_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[158] : data_wire[137];
	assign		wire_l1_w11_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[179];
	assign		wire_l1_w11_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[242] : data_wire[221];
	assign		wire_l1_w11_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[284] : data_wire[263];
	assign		wire_l1_w11_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[326] : data_wire[305];
	assign		wire_l1_w11_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[368] : data_wire[347];
	assign		wire_l1_w11_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[410] : data_wire[389];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[33] : data_wire[12];
	assign		wire_l1_w12_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[453] : data_wire[432];
	assign		wire_l1_w12_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[474];
	assign		wire_l1_w12_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[537] : data_wire[516];
	assign		wire_l1_w12_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[579] : data_wire[558];
	assign		wire_l1_w12_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[621] : data_wire[600];
	assign		wire_l1_w12_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[663] : data_wire[642];
	assign		wire_l1_w12_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[54];
	assign		wire_l1_w12_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[117] : data_wire[96];
	assign		wire_l1_w12_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[159] : data_wire[138];
	assign		wire_l1_w12_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[180];
	assign		wire_l1_w12_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[243] : data_wire[222];
	assign		wire_l1_w12_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[285] : data_wire[264];
	assign		wire_l1_w12_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[327] : data_wire[306];
	assign		wire_l1_w12_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[369] : data_wire[348];
	assign		wire_l1_w12_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[411] : data_wire[390];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[34] : data_wire[13];
	assign		wire_l1_w13_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[454] : data_wire[433];
	assign		wire_l1_w13_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[496] : data_wire[475];
	assign		wire_l1_w13_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[538] : data_wire[517];
	assign		wire_l1_w13_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[580] : data_wire[559];
	assign		wire_l1_w13_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[622] : data_wire[601];
	assign		wire_l1_w13_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[664] : data_wire[643];
	assign		wire_l1_w13_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[55];
	assign		wire_l1_w13_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[118] : data_wire[97];
	assign		wire_l1_w13_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[160] : data_wire[139];
	assign		wire_l1_w13_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[181];
	assign		wire_l1_w13_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[244] : data_wire[223];
	assign		wire_l1_w13_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[286] : data_wire[265];
	assign		wire_l1_w13_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[328] : data_wire[307];
	assign		wire_l1_w13_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[370] : data_wire[349];
	assign		wire_l1_w13_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[412] : data_wire[391];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[35] : data_wire[14];
	assign		wire_l1_w14_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[455] : data_wire[434];
	assign		wire_l1_w14_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[497] : data_wire[476];
	assign		wire_l1_w14_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[539] : data_wire[518];
	assign		wire_l1_w14_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[581] : data_wire[560];
	assign		wire_l1_w14_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[623] : data_wire[602];
	assign		wire_l1_w14_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[665] : data_wire[644];
	assign		wire_l1_w14_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[56];
	assign		wire_l1_w14_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[119] : data_wire[98];
	assign		wire_l1_w14_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[161] : data_wire[140];
	assign		wire_l1_w14_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[182];
	assign		wire_l1_w14_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[245] : data_wire[224];
	assign		wire_l1_w14_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[287] : data_wire[266];
	assign		wire_l1_w14_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[329] : data_wire[308];
	assign		wire_l1_w14_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[371] : data_wire[350];
	assign		wire_l1_w14_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[413] : data_wire[392];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[36] : data_wire[15];
	assign		wire_l1_w15_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[456] : data_wire[435];
	assign		wire_l1_w15_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[498] : data_wire[477];
	assign		wire_l1_w15_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[540] : data_wire[519];
	assign		wire_l1_w15_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[582] : data_wire[561];
	assign		wire_l1_w15_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[624] : data_wire[603];
	assign		wire_l1_w15_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[666] : data_wire[645];
	assign		wire_l1_w15_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[57];
	assign		wire_l1_w15_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[99];
	assign		wire_l1_w15_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[162] : data_wire[141];
	assign		wire_l1_w15_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[183];
	assign		wire_l1_w15_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[246] : data_wire[225];
	assign		wire_l1_w15_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[288] : data_wire[267];
	assign		wire_l1_w15_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[330] : data_wire[309];
	assign		wire_l1_w15_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[372] : data_wire[351];
	assign		wire_l1_w15_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[414] : data_wire[393];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[37] : data_wire[16];
	assign		wire_l1_w16_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[457] : data_wire[436];
	assign		wire_l1_w16_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[499] : data_wire[478];
	assign		wire_l1_w16_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[541] : data_wire[520];
	assign		wire_l1_w16_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[583] : data_wire[562];
	assign		wire_l1_w16_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[625] : data_wire[604];
	assign		wire_l1_w16_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[667] : data_wire[646];
	assign		wire_l1_w16_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[58];
	assign		wire_l1_w16_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[100];
	assign		wire_l1_w16_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[163] : data_wire[142];
	assign		wire_l1_w16_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[184];
	assign		wire_l1_w16_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[247] : data_wire[226];
	assign		wire_l1_w16_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[289] : data_wire[268];
	assign		wire_l1_w16_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[331] : data_wire[310];
	assign		wire_l1_w16_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[373] : data_wire[352];
	assign		wire_l1_w16_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[415] : data_wire[394];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[38] : data_wire[17];
	assign		wire_l1_w17_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[458] : data_wire[437];
	assign		wire_l1_w17_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[500] : data_wire[479];
	assign		wire_l1_w17_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[542] : data_wire[521];
	assign		wire_l1_w17_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[584] : data_wire[563];
	assign		wire_l1_w17_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[626] : data_wire[605];
	assign		wire_l1_w17_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[668] : data_wire[647];
	assign		wire_l1_w17_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[80] : data_wire[59];
	assign		wire_l1_w17_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[101];
	assign		wire_l1_w17_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[164] : data_wire[143];
	assign		wire_l1_w17_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[185];
	assign		wire_l1_w17_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[227];
	assign		wire_l1_w17_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[290] : data_wire[269];
	assign		wire_l1_w17_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[332] : data_wire[311];
	assign		wire_l1_w17_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[374] : data_wire[353];
	assign		wire_l1_w17_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[416] : data_wire[395];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[39] : data_wire[18];
	assign		wire_l1_w18_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[459] : data_wire[438];
	assign		wire_l1_w18_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[501] : data_wire[480];
	assign		wire_l1_w18_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[543] : data_wire[522];
	assign		wire_l1_w18_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[585] : data_wire[564];
	assign		wire_l1_w18_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[627] : data_wire[606];
	assign		wire_l1_w18_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[669] : data_wire[648];
	assign		wire_l1_w18_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[81] : data_wire[60];
	assign		wire_l1_w18_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[102];
	assign		wire_l1_w18_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[165] : data_wire[144];
	assign		wire_l1_w18_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[186];
	assign		wire_l1_w18_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[228];
	assign		wire_l1_w18_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[291] : data_wire[270];
	assign		wire_l1_w18_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[333] : data_wire[312];
	assign		wire_l1_w18_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[375] : data_wire[354];
	assign		wire_l1_w18_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[417] : data_wire[396];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[19];
	assign		wire_l1_w19_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[460] : data_wire[439];
	assign		wire_l1_w19_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[502] : data_wire[481];
	assign		wire_l1_w19_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[544] : data_wire[523];
	assign		wire_l1_w19_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[586] : data_wire[565];
	assign		wire_l1_w19_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[628] : data_wire[607];
	assign		wire_l1_w19_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[670] : data_wire[649];
	assign		wire_l1_w19_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[82] : data_wire[61];
	assign		wire_l1_w19_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[103];
	assign		wire_l1_w19_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[166] : data_wire[145];
	assign		wire_l1_w19_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[208] : data_wire[187];
	assign		wire_l1_w19_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[229];
	assign		wire_l1_w19_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[292] : data_wire[271];
	assign		wire_l1_w19_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[334] : data_wire[313];
	assign		wire_l1_w19_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[355];
	assign		wire_l1_w19_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[418] : data_wire[397];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[22] : data_wire[1];
	assign		wire_l1_w1_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[442] : data_wire[421];
	assign		wire_l1_w1_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[484] : data_wire[463];
	assign		wire_l1_w1_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[526] : data_wire[505];
	assign		wire_l1_w1_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[568] : data_wire[547];
	assign		wire_l1_w1_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[610] : data_wire[589];
	assign		wire_l1_w1_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[652] : data_wire[631];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[64] : data_wire[43];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[85];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[148] : data_wire[127];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[169];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[211];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[274] : data_wire[253];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[316] : data_wire[295];
	assign		wire_l1_w1_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[358] : data_wire[337];
	assign		wire_l1_w1_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[400] : data_wire[379];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[20];
	assign		wire_l1_w20_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[461] : data_wire[440];
	assign		wire_l1_w20_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[503] : data_wire[482];
	assign		wire_l1_w20_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[545] : data_wire[524];
	assign		wire_l1_w20_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[587] : data_wire[566];
	assign		wire_l1_w20_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[629] : data_wire[608];
	assign		wire_l1_w20_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[671] : data_wire[650];
	assign		wire_l1_w20_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[83] : data_wire[62];
	assign		wire_l1_w20_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[104];
	assign		wire_l1_w20_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[167] : data_wire[146];
	assign		wire_l1_w20_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[209] : data_wire[188];
	assign		wire_l1_w20_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[230];
	assign		wire_l1_w20_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[293] : data_wire[272];
	assign		wire_l1_w20_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[335] : data_wire[314];
	assign		wire_l1_w20_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[356];
	assign		wire_l1_w20_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[419] : data_wire[398];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[23] : data_wire[2];
	assign		wire_l1_w2_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[443] : data_wire[422];
	assign		wire_l1_w2_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[485] : data_wire[464];
	assign		wire_l1_w2_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[527] : data_wire[506];
	assign		wire_l1_w2_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[569] : data_wire[548];
	assign		wire_l1_w2_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[611] : data_wire[590];
	assign		wire_l1_w2_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[653] : data_wire[632];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[65] : data_wire[44];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[86];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[149] : data_wire[128];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[170];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[212];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[275] : data_wire[254];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[317] : data_wire[296];
	assign		wire_l1_w2_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[359] : data_wire[338];
	assign		wire_l1_w2_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[401] : data_wire[380];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[24] : data_wire[3];
	assign		wire_l1_w3_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[444] : data_wire[423];
	assign		wire_l1_w3_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[486] : data_wire[465];
	assign		wire_l1_w3_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[528] : data_wire[507];
	assign		wire_l1_w3_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[570] : data_wire[549];
	assign		wire_l1_w3_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[612] : data_wire[591];
	assign		wire_l1_w3_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[654] : data_wire[633];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[66] : data_wire[45];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[87];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[150] : data_wire[129];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[192] : data_wire[171];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[213];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[276] : data_wire[255];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[318] : data_wire[297];
	assign		wire_l1_w3_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[339];
	assign		wire_l1_w3_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[402] : data_wire[381];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[4];
	assign		wire_l1_w4_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[445] : data_wire[424];
	assign		wire_l1_w4_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[487] : data_wire[466];
	assign		wire_l1_w4_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[529] : data_wire[508];
	assign		wire_l1_w4_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[571] : data_wire[550];
	assign		wire_l1_w4_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[613] : data_wire[592];
	assign		wire_l1_w4_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[655] : data_wire[634];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[67] : data_wire[46];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[88];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[151] : data_wire[130];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[193] : data_wire[172];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[214];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[277] : data_wire[256];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[319] : data_wire[298];
	assign		wire_l1_w4_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[340];
	assign		wire_l1_w4_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[403] : data_wire[382];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[5];
	assign		wire_l1_w5_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[446] : data_wire[425];
	assign		wire_l1_w5_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[488] : data_wire[467];
	assign		wire_l1_w5_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[530] : data_wire[509];
	assign		wire_l1_w5_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[572] : data_wire[551];
	assign		wire_l1_w5_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[614] : data_wire[593];
	assign		wire_l1_w5_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[656] : data_wire[635];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[68] : data_wire[47];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[89];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[152] : data_wire[131];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[194] : data_wire[173];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[215];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[278] : data_wire[257];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[320] : data_wire[299];
	assign		wire_l1_w5_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[341];
	assign		wire_l1_w5_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[404] : data_wire[383];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[6];
	assign		wire_l1_w6_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[447] : data_wire[426];
	assign		wire_l1_w6_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[489] : data_wire[468];
	assign		wire_l1_w6_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[531] : data_wire[510];
	assign		wire_l1_w6_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[573] : data_wire[552];
	assign		wire_l1_w6_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[615] : data_wire[594];
	assign		wire_l1_w6_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[657] : data_wire[636];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[69] : data_wire[48];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[90];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[153] : data_wire[132];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[195] : data_wire[174];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[216];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[279] : data_wire[258];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[321] : data_wire[300];
	assign		wire_l1_w6_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[342];
	assign		wire_l1_w6_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[405] : data_wire[384];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[7];
	assign		wire_l1_w7_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[448] : data_wire[427];
	assign		wire_l1_w7_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[490] : data_wire[469];
	assign		wire_l1_w7_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[532] : data_wire[511];
	assign		wire_l1_w7_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[574] : data_wire[553];
	assign		wire_l1_w7_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[616] : data_wire[595];
	assign		wire_l1_w7_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[658] : data_wire[637];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[70] : data_wire[49];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[112] : data_wire[91];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[154] : data_wire[133];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[196] : data_wire[175];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[217];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[280] : data_wire[259];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[322] : data_wire[301];
	assign		wire_l1_w7_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[343];
	assign		wire_l1_w7_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[406] : data_wire[385];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[8];
	assign		wire_l1_w8_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[449] : data_wire[428];
	assign		wire_l1_w8_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[491] : data_wire[470];
	assign		wire_l1_w8_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[533] : data_wire[512];
	assign		wire_l1_w8_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[575] : data_wire[554];
	assign		wire_l1_w8_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[617] : data_wire[596];
	assign		wire_l1_w8_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[659] : data_wire[638];
	assign		wire_l1_w8_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[71] : data_wire[50];
	assign		wire_l1_w8_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[113] : data_wire[92];
	assign		wire_l1_w8_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[155] : data_wire[134];
	assign		wire_l1_w8_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[197] : data_wire[176];
	assign		wire_l1_w8_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[218];
	assign		wire_l1_w8_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[281] : data_wire[260];
	assign		wire_l1_w8_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[323] : data_wire[302];
	assign		wire_l1_w8_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[344];
	assign		wire_l1_w8_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[407] : data_wire[386];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[9];
	assign		wire_l1_w9_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[450] : data_wire[429];
	assign		wire_l1_w9_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[492] : data_wire[471];
	assign		wire_l1_w9_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[534] : data_wire[513];
	assign		wire_l1_w9_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[576] : data_wire[555];
	assign		wire_l1_w9_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[618] : data_wire[597];
	assign		wire_l1_w9_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[660] : data_wire[639];
	assign		wire_l1_w9_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[51];
	assign		wire_l1_w9_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[114] : data_wire[93];
	assign		wire_l1_w9_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[156] : data_wire[135];
	assign		wire_l1_w9_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[198] : data_wire[177];
	assign		wire_l1_w9_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[240] : data_wire[219];
	assign		wire_l1_w9_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[282] : data_wire[261];
	assign		wire_l1_w9_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[324] : data_wire[303];
	assign		wire_l1_w9_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[345];
	assign		wire_l1_w9_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[408] : data_wire[387];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[673] : data_wire[672];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[675] : data_wire[674];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[677] : data_wire[676];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[679] : data_wire[678];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[681] : data_wire[680];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[683] : data_wire[682];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[685] : data_wire[684];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[687] : data_wire[686];
	assign		wire_l2_w10_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[833] : data_wire[832];
	assign		wire_l2_w10_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[835] : data_wire[834];
	assign		wire_l2_w10_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[837] : data_wire[836];
	assign		wire_l2_w10_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[839] : data_wire[838];
	assign		wire_l2_w10_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[841] : data_wire[840];
	assign		wire_l2_w10_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[843] : data_wire[842];
	assign		wire_l2_w10_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[845] : data_wire[844];
	assign		wire_l2_w10_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[847] : data_wire[846];
	assign		wire_l2_w11_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[849] : data_wire[848];
	assign		wire_l2_w11_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[851] : data_wire[850];
	assign		wire_l2_w11_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[853] : data_wire[852];
	assign		wire_l2_w11_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[855] : data_wire[854];
	assign		wire_l2_w11_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[857] : data_wire[856];
	assign		wire_l2_w11_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[859] : data_wire[858];
	assign		wire_l2_w11_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[861] : data_wire[860];
	assign		wire_l2_w11_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[863] : data_wire[862];
	assign		wire_l2_w12_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[865] : data_wire[864];
	assign		wire_l2_w12_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[867] : data_wire[866];
	assign		wire_l2_w12_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[869] : data_wire[868];
	assign		wire_l2_w12_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[871] : data_wire[870];
	assign		wire_l2_w12_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[873] : data_wire[872];
	assign		wire_l2_w12_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[875] : data_wire[874];
	assign		wire_l2_w12_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[877] : data_wire[876];
	assign		wire_l2_w12_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[879] : data_wire[878];
	assign		wire_l2_w13_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[881] : data_wire[880];
	assign		wire_l2_w13_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[883] : data_wire[882];
	assign		wire_l2_w13_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[885] : data_wire[884];
	assign		wire_l2_w13_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[887] : data_wire[886];
	assign		wire_l2_w13_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[889] : data_wire[888];
	assign		wire_l2_w13_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[891] : data_wire[890];
	assign		wire_l2_w13_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[893] : data_wire[892];
	assign		wire_l2_w13_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[895] : data_wire[894];
	assign		wire_l2_w14_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[897] : data_wire[896];
	assign		wire_l2_w14_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[899] : data_wire[898];
	assign		wire_l2_w14_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[901] : data_wire[900];
	assign		wire_l2_w14_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[903] : data_wire[902];
	assign		wire_l2_w14_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[905] : data_wire[904];
	assign		wire_l2_w14_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[907] : data_wire[906];
	assign		wire_l2_w14_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[909] : data_wire[908];
	assign		wire_l2_w14_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[911] : data_wire[910];
	assign		wire_l2_w15_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[913] : data_wire[912];
	assign		wire_l2_w15_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[915] : data_wire[914];
	assign		wire_l2_w15_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[917] : data_wire[916];
	assign		wire_l2_w15_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[919] : data_wire[918];
	assign		wire_l2_w15_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[921] : data_wire[920];
	assign		wire_l2_w15_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[923] : data_wire[922];
	assign		wire_l2_w15_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[925] : data_wire[924];
	assign		wire_l2_w15_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[927] : data_wire[926];
	assign		wire_l2_w16_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[929] : data_wire[928];
	assign		wire_l2_w16_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[931] : data_wire[930];
	assign		wire_l2_w16_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[933] : data_wire[932];
	assign		wire_l2_w16_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[935] : data_wire[934];
	assign		wire_l2_w16_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[937] : data_wire[936];
	assign		wire_l2_w16_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[939] : data_wire[938];
	assign		wire_l2_w16_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[941] : data_wire[940];
	assign		wire_l2_w16_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[943] : data_wire[942];
	assign		wire_l2_w17_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[945] : data_wire[944];
	assign		wire_l2_w17_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[947] : data_wire[946];
	assign		wire_l2_w17_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[949] : data_wire[948];
	assign		wire_l2_w17_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[951] : data_wire[950];
	assign		wire_l2_w17_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[953] : data_wire[952];
	assign		wire_l2_w17_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[955] : data_wire[954];
	assign		wire_l2_w17_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[957] : data_wire[956];
	assign		wire_l2_w17_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[959] : data_wire[958];
	assign		wire_l2_w18_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[961] : data_wire[960];
	assign		wire_l2_w18_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[963] : data_wire[962];
	assign		wire_l2_w18_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[965] : data_wire[964];
	assign		wire_l2_w18_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[967] : data_wire[966];
	assign		wire_l2_w18_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[969] : data_wire[968];
	assign		wire_l2_w18_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[971] : data_wire[970];
	assign		wire_l2_w18_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[973] : data_wire[972];
	assign		wire_l2_w18_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[975] : data_wire[974];
	assign		wire_l2_w19_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[977] : data_wire[976];
	assign		wire_l2_w19_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[979] : data_wire[978];
	assign		wire_l2_w19_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[981] : data_wire[980];
	assign		wire_l2_w19_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[983] : data_wire[982];
	assign		wire_l2_w19_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[985] : data_wire[984];
	assign		wire_l2_w19_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[987] : data_wire[986];
	assign		wire_l2_w19_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[989] : data_wire[988];
	assign		wire_l2_w19_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[991] : data_wire[990];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[689] : data_wire[688];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[691] : data_wire[690];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[693] : data_wire[692];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[695] : data_wire[694];
	assign		wire_l2_w1_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[697] : data_wire[696];
	assign		wire_l2_w1_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[699] : data_wire[698];
	assign		wire_l2_w1_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[701] : data_wire[700];
	assign		wire_l2_w1_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[703] : data_wire[702];
	assign		wire_l2_w20_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[993] : data_wire[992];
	assign		wire_l2_w20_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[995] : data_wire[994];
	assign		wire_l2_w20_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[997] : data_wire[996];
	assign		wire_l2_w20_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[999] : data_wire[998];
	assign		wire_l2_w20_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1001] : data_wire[1000];
	assign		wire_l2_w20_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1003] : data_wire[1002];
	assign		wire_l2_w20_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1005] : data_wire[1004];
	assign		wire_l2_w20_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1007] : data_wire[1006];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[705] : data_wire[704];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[707] : data_wire[706];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[709] : data_wire[708];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[711] : data_wire[710];
	assign		wire_l2_w2_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[713] : data_wire[712];
	assign		wire_l2_w2_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[715] : data_wire[714];
	assign		wire_l2_w2_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[717] : data_wire[716];
	assign		wire_l2_w2_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[719] : data_wire[718];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[721] : data_wire[720];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[723] : data_wire[722];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[725] : data_wire[724];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[727] : data_wire[726];
	assign		wire_l2_w3_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[729] : data_wire[728];
	assign		wire_l2_w3_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[731] : data_wire[730];
	assign		wire_l2_w3_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[733] : data_wire[732];
	assign		wire_l2_w3_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[735] : data_wire[734];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[737] : data_wire[736];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[739] : data_wire[738];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[741] : data_wire[740];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[743] : data_wire[742];
	assign		wire_l2_w4_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[745] : data_wire[744];
	assign		wire_l2_w4_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[747] : data_wire[746];
	assign		wire_l2_w4_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[749] : data_wire[748];
	assign		wire_l2_w4_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[751] : data_wire[750];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[753] : data_wire[752];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[755] : data_wire[754];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[757] : data_wire[756];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[759] : data_wire[758];
	assign		wire_l2_w5_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[761] : data_wire[760];
	assign		wire_l2_w5_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[763] : data_wire[762];
	assign		wire_l2_w5_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[765] : data_wire[764];
	assign		wire_l2_w5_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[767] : data_wire[766];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[769] : data_wire[768];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[771] : data_wire[770];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[773] : data_wire[772];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[775] : data_wire[774];
	assign		wire_l2_w6_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[777] : data_wire[776];
	assign		wire_l2_w6_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[779] : data_wire[778];
	assign		wire_l2_w6_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[781] : data_wire[780];
	assign		wire_l2_w6_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[783] : data_wire[782];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[785] : data_wire[784];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[787] : data_wire[786];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[789] : data_wire[788];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[791] : data_wire[790];
	assign		wire_l2_w7_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[793] : data_wire[792];
	assign		wire_l2_w7_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[795] : data_wire[794];
	assign		wire_l2_w7_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[797] : data_wire[796];
	assign		wire_l2_w7_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[799] : data_wire[798];
	assign		wire_l2_w8_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[801] : data_wire[800];
	assign		wire_l2_w8_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[803] : data_wire[802];
	assign		wire_l2_w8_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[805] : data_wire[804];
	assign		wire_l2_w8_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[807] : data_wire[806];
	assign		wire_l2_w8_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[809] : data_wire[808];
	assign		wire_l2_w8_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[811] : data_wire[810];
	assign		wire_l2_w8_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[813] : data_wire[812];
	assign		wire_l2_w8_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[815] : data_wire[814];
	assign		wire_l2_w9_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[817] : data_wire[816];
	assign		wire_l2_w9_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[819] : data_wire[818];
	assign		wire_l2_w9_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[821] : data_wire[820];
	assign		wire_l2_w9_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[823] : data_wire[822];
	assign		wire_l2_w9_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[825] : data_wire[824];
	assign		wire_l2_w9_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[827] : data_wire[826];
	assign		wire_l2_w9_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[829] : data_wire[828];
	assign		wire_l2_w9_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[831] : data_wire[830];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1009] : data_wire[1008];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1011] : data_wire[1010];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1013] : data_wire[1012];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1015] : data_wire[1014];
	assign		wire_l3_w10_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1089] : data_wire[1088];
	assign		wire_l3_w10_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1091] : data_wire[1090];
	assign		wire_l3_w10_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1093] : data_wire[1092];
	assign		wire_l3_w10_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1095] : data_wire[1094];
	assign		wire_l3_w11_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1097] : data_wire[1096];
	assign		wire_l3_w11_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1099] : data_wire[1098];
	assign		wire_l3_w11_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1101] : data_wire[1100];
	assign		wire_l3_w11_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1103] : data_wire[1102];
	assign		wire_l3_w12_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1105] : data_wire[1104];
	assign		wire_l3_w12_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1107] : data_wire[1106];
	assign		wire_l3_w12_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1109] : data_wire[1108];
	assign		wire_l3_w12_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1111] : data_wire[1110];
	assign		wire_l3_w13_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1113] : data_wire[1112];
	assign		wire_l3_w13_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1115] : data_wire[1114];
	assign		wire_l3_w13_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1117] : data_wire[1116];
	assign		wire_l3_w13_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1119] : data_wire[1118];
	assign		wire_l3_w14_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1121] : data_wire[1120];
	assign		wire_l3_w14_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1123] : data_wire[1122];
	assign		wire_l3_w14_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1125] : data_wire[1124];
	assign		wire_l3_w14_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1127] : data_wire[1126];
	assign		wire_l3_w15_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1129] : data_wire[1128];
	assign		wire_l3_w15_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1131] : data_wire[1130];
	assign		wire_l3_w15_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1133] : data_wire[1132];
	assign		wire_l3_w15_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1135] : data_wire[1134];
	assign		wire_l3_w16_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1137] : data_wire[1136];
	assign		wire_l3_w16_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1139] : data_wire[1138];
	assign		wire_l3_w16_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1141] : data_wire[1140];
	assign		wire_l3_w16_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1143] : data_wire[1142];
	assign		wire_l3_w17_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1145] : data_wire[1144];
	assign		wire_l3_w17_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1147] : data_wire[1146];
	assign		wire_l3_w17_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1149] : data_wire[1148];
	assign		wire_l3_w17_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1151] : data_wire[1150];
	assign		wire_l3_w18_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1153] : data_wire[1152];
	assign		wire_l3_w18_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1155] : data_wire[1154];
	assign		wire_l3_w18_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1157] : data_wire[1156];
	assign		wire_l3_w18_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1159] : data_wire[1158];
	assign		wire_l3_w19_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1161] : data_wire[1160];
	assign		wire_l3_w19_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1163] : data_wire[1162];
	assign		wire_l3_w19_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1165] : data_wire[1164];
	assign		wire_l3_w19_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1167] : data_wire[1166];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1017] : data_wire[1016];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1019] : data_wire[1018];
	assign		wire_l3_w1_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1021] : data_wire[1020];
	assign		wire_l3_w1_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1023] : data_wire[1022];
	assign		wire_l3_w20_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1169] : data_wire[1168];
	assign		wire_l3_w20_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1171] : data_wire[1170];
	assign		wire_l3_w20_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1173] : data_wire[1172];
	assign		wire_l3_w20_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1175] : data_wire[1174];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1025] : data_wire[1024];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1027] : data_wire[1026];
	assign		wire_l3_w2_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1029] : data_wire[1028];
	assign		wire_l3_w2_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1031] : data_wire[1030];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1033] : data_wire[1032];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1035] : data_wire[1034];
	assign		wire_l3_w3_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1037] : data_wire[1036];
	assign		wire_l3_w3_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1039] : data_wire[1038];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1041] : data_wire[1040];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1043] : data_wire[1042];
	assign		wire_l3_w4_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1045] : data_wire[1044];
	assign		wire_l3_w4_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1047] : data_wire[1046];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1049] : data_wire[1048];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1051] : data_wire[1050];
	assign		wire_l3_w5_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1053] : data_wire[1052];
	assign		wire_l3_w5_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1055] : data_wire[1054];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1057] : data_wire[1056];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1059] : data_wire[1058];
	assign		wire_l3_w6_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1061] : data_wire[1060];
	assign		wire_l3_w6_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1063] : data_wire[1062];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1065] : data_wire[1064];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1067] : data_wire[1066];
	assign		wire_l3_w7_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1069] : data_wire[1068];
	assign		wire_l3_w7_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1071] : data_wire[1070];
	assign		wire_l3_w8_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1073] : data_wire[1072];
	assign		wire_l3_w8_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1075] : data_wire[1074];
	assign		wire_l3_w8_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1077] : data_wire[1076];
	assign		wire_l3_w8_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1079] : data_wire[1078];
	assign		wire_l3_w9_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1081] : data_wire[1080];
	assign		wire_l3_w9_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1083] : data_wire[1082];
	assign		wire_l3_w9_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1085] : data_wire[1084];
	assign		wire_l3_w9_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1087] : data_wire[1086];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1177] : data_wire[1176];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1179] : data_wire[1178];
	assign		wire_l4_w10_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1217] : data_wire[1216];
	assign		wire_l4_w10_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1219] : data_wire[1218];
	assign		wire_l4_w11_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1221] : data_wire[1220];
	assign		wire_l4_w11_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1223] : data_wire[1222];
	assign		wire_l4_w12_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1225] : data_wire[1224];
	assign		wire_l4_w12_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1227] : data_wire[1226];
	assign		wire_l4_w13_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1229] : data_wire[1228];
	assign		wire_l4_w13_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1231] : data_wire[1230];
	assign		wire_l4_w14_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1233] : data_wire[1232];
	assign		wire_l4_w14_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1235] : data_wire[1234];
	assign		wire_l4_w15_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1237] : data_wire[1236];
	assign		wire_l4_w15_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1239] : data_wire[1238];
	assign		wire_l4_w16_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1241] : data_wire[1240];
	assign		wire_l4_w16_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1243] : data_wire[1242];
	assign		wire_l4_w17_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1245] : data_wire[1244];
	assign		wire_l4_w17_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1247] : data_wire[1246];
	assign		wire_l4_w18_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1249] : data_wire[1248];
	assign		wire_l4_w18_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1251] : data_wire[1250];
	assign		wire_l4_w19_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1253] : data_wire[1252];
	assign		wire_l4_w19_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1255] : data_wire[1254];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1181] : data_wire[1180];
	assign		wire_l4_w1_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1183] : data_wire[1182];
	assign		wire_l4_w20_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1257] : data_wire[1256];
	assign		wire_l4_w20_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1259] : data_wire[1258];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1185] : data_wire[1184];
	assign		wire_l4_w2_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1187] : data_wire[1186];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1189] : data_wire[1188];
	assign		wire_l4_w3_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1191] : data_wire[1190];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1193] : data_wire[1192];
	assign		wire_l4_w4_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1195] : data_wire[1194];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1197] : data_wire[1196];
	assign		wire_l4_w5_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1199] : data_wire[1198];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1201] : data_wire[1200];
	assign		wire_l4_w6_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1203] : data_wire[1202];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1205] : data_wire[1204];
	assign		wire_l4_w7_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1207] : data_wire[1206];
	assign		wire_l4_w8_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1209] : data_wire[1208];
	assign		wire_l4_w8_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1211] : data_wire[1210];
	assign		wire_l4_w9_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1213] : data_wire[1212];
	assign		wire_l4_w9_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1215] : data_wire[1214];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1261] : data_wire[1260];
	assign		wire_l5_w10_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1281] : data_wire[1280];
	assign		wire_l5_w11_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1283] : data_wire[1282];
	assign		wire_l5_w12_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1285] : data_wire[1284];
	assign		wire_l5_w13_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1287] : data_wire[1286];
	assign		wire_l5_w14_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1289] : data_wire[1288];
	assign		wire_l5_w15_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1291] : data_wire[1290];
	assign		wire_l5_w16_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1293] : data_wire[1292];
	assign		wire_l5_w17_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1295] : data_wire[1294];
	assign		wire_l5_w18_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1297] : data_wire[1296];
	assign		wire_l5_w19_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1299] : data_wire[1298];
	assign		wire_l5_w1_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1263] : data_wire[1262];
	assign		wire_l5_w20_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1301] : data_wire[1300];
	assign		wire_l5_w2_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1265] : data_wire[1264];
	assign		wire_l5_w3_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1267] : data_wire[1266];
	assign		wire_l5_w4_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1269] : data_wire[1268];
	assign		wire_l5_w5_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1271] : data_wire[1270];
	assign		wire_l5_w6_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1273] : data_wire[1272];
	assign		wire_l5_w7_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1275] : data_wire[1274];
	assign		wire_l5_w8_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1277] : data_wire[1276];
	assign		wire_l5_w9_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1279] : data_wire[1278];
	assign
		data_wire = {wire_l4_w20_n1_mux_dataout, wire_l4_w20_n0_mux_dataout, wire_l4_w19_n1_mux_dataout, wire_l4_w19_n0_mux_dataout, wire_l4_w18_n1_mux_dataout, wire_l4_w18_n0_mux_dataout, wire_l4_w17_n1_mux_dataout, wire_l4_w17_n0_mux_dataout, wire_l4_w16_n1_mux_dataout, wire_l4_w16_n0_mux_dataout, wire_l4_w15_n1_mux_dataout, wire_l4_w15_n0_mux_dataout, wire_l4_w14_n1_mux_dataout, wire_l4_w14_n0_mux_dataout, wire_l4_w13_n1_mux_dataout, wire_l4_w13_n0_mux_dataout, wire_l4_w12_n1_mux_dataout, wire_l4_w12_n0_mux_dataout, wire_l4_w11_n1_mux_dataout, wire_l4_w11_n0_mux_dataout, wire_l4_w10_n1_mux_dataout, wire_l4_w10_n0_mux_dataout, wire_l4_w9_n1_mux_dataout, wire_l4_w9_n0_mux_dataout, wire_l4_w8_n1_mux_dataout, wire_l4_w8_n0_mux_dataout, wire_l4_w7_n1_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n1_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n1_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n1_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n1_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n1_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n1_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w20_n3_mux_dataout, wire_l3_w20_n2_mux_dataout, wire_l3_w20_n1_mux_dataout, wire_l3_w20_n0_mux_dataout, wire_l3_w19_n3_mux_dataout, wire_l3_w19_n2_mux_dataout, wire_l3_w19_n1_mux_dataout, wire_l3_w19_n0_mux_dataout, wire_l3_w18_n3_mux_dataout, wire_l3_w18_n2_mux_dataout, wire_l3_w18_n1_mux_dataout, wire_l3_w18_n0_mux_dataout, wire_l3_w17_n3_mux_dataout, wire_l3_w17_n2_mux_dataout, wire_l3_w17_n1_mux_dataout, wire_l3_w17_n0_mux_dataout, wire_l3_w16_n3_mux_dataout, wire_l3_w16_n2_mux_dataout, wire_l3_w16_n1_mux_dataout, wire_l3_w16_n0_mux_dataout, wire_l3_w15_n3_mux_dataout, wire_l3_w15_n2_mux_dataout, wire_l3_w15_n1_mux_dataout, wire_l3_w15_n0_mux_dataout, wire_l3_w14_n3_mux_dataout, wire_l3_w14_n2_mux_dataout, wire_l3_w14_n1_mux_dataout, wire_l3_w14_n0_mux_dataout, wire_l3_w13_n3_mux_dataout, wire_l3_w13_n2_mux_dataout, wire_l3_w13_n1_mux_dataout, wire_l3_w13_n0_mux_dataout
, wire_l3_w12_n3_mux_dataout, wire_l3_w12_n2_mux_dataout, wire_l3_w12_n1_mux_dataout, wire_l3_w12_n0_mux_dataout, wire_l3_w11_n3_mux_dataout, wire_l3_w11_n2_mux_dataout, wire_l3_w11_n1_mux_dataout, wire_l3_w11_n0_mux_dataout, wire_l3_w10_n3_mux_dataout, wire_l3_w10_n2_mux_dataout, wire_l3_w10_n1_mux_dataout, wire_l3_w10_n0_mux_dataout, wire_l3_w9_n3_mux_dataout, wire_l3_w9_n2_mux_dataout, wire_l3_w9_n1_mux_dataout, wire_l3_w9_n0_mux_dataout, wire_l3_w8_n3_mux_dataout, wire_l3_w8_n2_mux_dataout, wire_l3_w8_n1_mux_dataout, wire_l3_w8_n0_mux_dataout, wire_l3_w7_n3_mux_dataout, wire_l3_w7_n2_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n3_mux_dataout, wire_l3_w6_n2_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n3_mux_dataout, wire_l3_w5_n2_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n3_mux_dataout, wire_l3_w4_n2_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n3_mux_dataout, wire_l3_w3_n2_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n3_mux_dataout, wire_l3_w2_n2_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n3_mux_dataout, wire_l3_w1_n2_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w20_n7_mux_dataout, wire_l2_w20_n6_mux_dataout, wire_l2_w20_n5_mux_dataout, wire_l2_w20_n4_mux_dataout, wire_l2_w20_n3_mux_dataout, wire_l2_w20_n2_mux_dataout, wire_l2_w20_n1_mux_dataout, wire_l2_w20_n0_mux_dataout, wire_l2_w19_n7_mux_dataout, wire_l2_w19_n6_mux_dataout, wire_l2_w19_n5_mux_dataout, wire_l2_w19_n4_mux_dataout, wire_l2_w19_n3_mux_dataout, wire_l2_w19_n2_mux_dataout, wire_l2_w19_n1_mux_dataout, wire_l2_w19_n0_mux_dataout, wire_l2_w18_n7_mux_dataout, wire_l2_w18_n6_mux_dataout, wire_l2_w18_n5_mux_dataout, wire_l2_w18_n4_mux_dataout, wire_l2_w18_n3_mux_dataout, wire_l2_w18_n2_mux_dataout, wire_l2_w18_n1_mux_dataout
, wire_l2_w18_n0_mux_dataout, wire_l2_w17_n7_mux_dataout, wire_l2_w17_n6_mux_dataout, wire_l2_w17_n5_mux_dataout, wire_l2_w17_n4_mux_dataout, wire_l2_w17_n3_mux_dataout, wire_l2_w17_n2_mux_dataout, wire_l2_w17_n1_mux_dataout, wire_l2_w17_n0_mux_dataout, wire_l2_w16_n7_mux_dataout, wire_l2_w16_n6_mux_dataout, wire_l2_w16_n5_mux_dataout, wire_l2_w16_n4_mux_dataout, wire_l2_w16_n3_mux_dataout, wire_l2_w16_n2_mux_dataout, wire_l2_w16_n1_mux_dataout, wire_l2_w16_n0_mux_dataout, wire_l2_w15_n7_mux_dataout, wire_l2_w15_n6_mux_dataout, wire_l2_w15_n5_mux_dataout, wire_l2_w15_n4_mux_dataout, wire_l2_w15_n3_mux_dataout, wire_l2_w15_n2_mux_dataout, wire_l2_w15_n1_mux_dataout, wire_l2_w15_n0_mux_dataout, wire_l2_w14_n7_mux_dataout, wire_l2_w14_n6_mux_dataout, wire_l2_w14_n5_mux_dataout, wire_l2_w14_n4_mux_dataout, wire_l2_w14_n3_mux_dataout, wire_l2_w14_n2_mux_dataout, wire_l2_w14_n1_mux_dataout, wire_l2_w14_n0_mux_dataout, wire_l2_w13_n7_mux_dataout, wire_l2_w13_n6_mux_dataout, wire_l2_w13_n5_mux_dataout, wire_l2_w13_n4_mux_dataout, wire_l2_w13_n3_mux_dataout, wire_l2_w13_n2_mux_dataout, wire_l2_w13_n1_mux_dataout, wire_l2_w13_n0_mux_dataout, wire_l2_w12_n7_mux_dataout, wire_l2_w12_n6_mux_dataout, wire_l2_w12_n5_mux_dataout, wire_l2_w12_n4_mux_dataout, wire_l2_w12_n3_mux_dataout, wire_l2_w12_n2_mux_dataout, wire_l2_w12_n1_mux_dataout, wire_l2_w12_n0_mux_dataout, wire_l2_w11_n7_mux_dataout, wire_l2_w11_n6_mux_dataout, wire_l2_w11_n5_mux_dataout, wire_l2_w11_n4_mux_dataout, wire_l2_w11_n3_mux_dataout, wire_l2_w11_n2_mux_dataout, wire_l2_w11_n1_mux_dataout, wire_l2_w11_n0_mux_dataout, wire_l2_w10_n7_mux_dataout, wire_l2_w10_n6_mux_dataout, wire_l2_w10_n5_mux_dataout, wire_l2_w10_n4_mux_dataout, wire_l2_w10_n3_mux_dataout, wire_l2_w10_n2_mux_dataout, wire_l2_w10_n1_mux_dataout, wire_l2_w10_n0_mux_dataout, wire_l2_w9_n7_mux_dataout, wire_l2_w9_n6_mux_dataout, wire_l2_w9_n5_mux_dataout, wire_l2_w9_n4_mux_dataout, wire_l2_w9_n3_mux_dataout, wire_l2_w9_n2_mux_dataout, wire_l2_w9_n1_mux_dataout, wire_l2_w9_n0_mux_dataout, wire_l2_w8_n7_mux_dataout
, wire_l2_w8_n6_mux_dataout, wire_l2_w8_n5_mux_dataout, wire_l2_w8_n4_mux_dataout, wire_l2_w8_n3_mux_dataout, wire_l2_w8_n2_mux_dataout, wire_l2_w8_n1_mux_dataout, wire_l2_w8_n0_mux_dataout, wire_l2_w7_n7_mux_dataout, wire_l2_w7_n6_mux_dataout, wire_l2_w7_n5_mux_dataout, wire_l2_w7_n4_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n7_mux_dataout, wire_l2_w6_n6_mux_dataout, wire_l2_w6_n5_mux_dataout, wire_l2_w6_n4_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n7_mux_dataout, wire_l2_w5_n6_mux_dataout, wire_l2_w5_n5_mux_dataout, wire_l2_w5_n4_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n7_mux_dataout, wire_l2_w4_n6_mux_dataout, wire_l2_w4_n5_mux_dataout, wire_l2_w4_n4_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n7_mux_dataout, wire_l2_w3_n6_mux_dataout, wire_l2_w3_n5_mux_dataout, wire_l2_w3_n4_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n7_mux_dataout, wire_l2_w2_n6_mux_dataout, wire_l2_w2_n5_mux_dataout, wire_l2_w2_n4_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n7_mux_dataout, wire_l2_w1_n6_mux_dataout, wire_l2_w1_n5_mux_dataout, wire_l2_w1_n4_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w20_n15_mux_dataout, wire_l1_w20_n14_mux_dataout, wire_l1_w20_n13_mux_dataout, wire_l1_w20_n12_mux_dataout, wire_l1_w20_n11_mux_dataout
, wire_l1_w20_n10_mux_dataout, wire_l1_w20_n9_mux_dataout, wire_l1_w20_n8_mux_dataout, wire_l1_w20_n7_mux_dataout, wire_l1_w20_n6_mux_dataout, wire_l1_w20_n5_mux_dataout, wire_l1_w20_n4_mux_dataout, wire_l1_w20_n3_mux_dataout, wire_l1_w20_n2_mux_dataout, wire_l1_w20_n1_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n15_mux_dataout, wire_l1_w19_n14_mux_dataout, wire_l1_w19_n13_mux_dataout, wire_l1_w19_n12_mux_dataout, wire_l1_w19_n11_mux_dataout, wire_l1_w19_n10_mux_dataout, wire_l1_w19_n9_mux_dataout, wire_l1_w19_n8_mux_dataout, wire_l1_w19_n7_mux_dataout, wire_l1_w19_n6_mux_dataout, wire_l1_w19_n5_mux_dataout, wire_l1_w19_n4_mux_dataout, wire_l1_w19_n3_mux_dataout, wire_l1_w19_n2_mux_dataout, wire_l1_w19_n1_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n15_mux_dataout, wire_l1_w18_n14_mux_dataout, wire_l1_w18_n13_mux_dataout, wire_l1_w18_n12_mux_dataout, wire_l1_w18_n11_mux_dataout, wire_l1_w18_n10_mux_dataout, wire_l1_w18_n9_mux_dataout, wire_l1_w18_n8_mux_dataout, wire_l1_w18_n7_mux_dataout, wire_l1_w18_n6_mux_dataout, wire_l1_w18_n5_mux_dataout, wire_l1_w18_n4_mux_dataout, wire_l1_w18_n3_mux_dataout, wire_l1_w18_n2_mux_dataout, wire_l1_w18_n1_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n15_mux_dataout, wire_l1_w17_n14_mux_dataout, wire_l1_w17_n13_mux_dataout, wire_l1_w17_n12_mux_dataout, wire_l1_w17_n11_mux_dataout, wire_l1_w17_n10_mux_dataout, wire_l1_w17_n9_mux_dataout, wire_l1_w17_n8_mux_dataout, wire_l1_w17_n7_mux_dataout, wire_l1_w17_n6_mux_dataout, wire_l1_w17_n5_mux_dataout, wire_l1_w17_n4_mux_dataout, wire_l1_w17_n3_mux_dataout, wire_l1_w17_n2_mux_dataout, wire_l1_w17_n1_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n15_mux_dataout, wire_l1_w16_n14_mux_dataout, wire_l1_w16_n13_mux_dataout, wire_l1_w16_n12_mux_dataout, wire_l1_w16_n11_mux_dataout, wire_l1_w16_n10_mux_dataout, wire_l1_w16_n9_mux_dataout, wire_l1_w16_n8_mux_dataout, wire_l1_w16_n7_mux_dataout, wire_l1_w16_n6_mux_dataout, wire_l1_w16_n5_mux_dataout, wire_l1_w16_n4_mux_dataout, wire_l1_w16_n3_mux_dataout, wire_l1_w16_n2_mux_dataout
, wire_l1_w16_n1_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n15_mux_dataout, wire_l1_w15_n14_mux_dataout, wire_l1_w15_n13_mux_dataout, wire_l1_w15_n12_mux_dataout, wire_l1_w15_n11_mux_dataout, wire_l1_w15_n10_mux_dataout, wire_l1_w15_n9_mux_dataout, wire_l1_w15_n8_mux_dataout, wire_l1_w15_n7_mux_dataout, wire_l1_w15_n6_mux_dataout, wire_l1_w15_n5_mux_dataout, wire_l1_w15_n4_mux_dataout, wire_l1_w15_n3_mux_dataout, wire_l1_w15_n2_mux_dataout, wire_l1_w15_n1_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n15_mux_dataout, wire_l1_w14_n14_mux_dataout, wire_l1_w14_n13_mux_dataout, wire_l1_w14_n12_mux_dataout, wire_l1_w14_n11_mux_dataout, wire_l1_w14_n10_mux_dataout, wire_l1_w14_n9_mux_dataout, wire_l1_w14_n8_mux_dataout, wire_l1_w14_n7_mux_dataout, wire_l1_w14_n6_mux_dataout, wire_l1_w14_n5_mux_dataout, wire_l1_w14_n4_mux_dataout, wire_l1_w14_n3_mux_dataout, wire_l1_w14_n2_mux_dataout, wire_l1_w14_n1_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n15_mux_dataout, wire_l1_w13_n14_mux_dataout, wire_l1_w13_n13_mux_dataout, wire_l1_w13_n12_mux_dataout, wire_l1_w13_n11_mux_dataout, wire_l1_w13_n10_mux_dataout, wire_l1_w13_n9_mux_dataout, wire_l1_w13_n8_mux_dataout, wire_l1_w13_n7_mux_dataout, wire_l1_w13_n6_mux_dataout, wire_l1_w13_n5_mux_dataout, wire_l1_w13_n4_mux_dataout, wire_l1_w13_n3_mux_dataout, wire_l1_w13_n2_mux_dataout, wire_l1_w13_n1_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n15_mux_dataout, wire_l1_w12_n14_mux_dataout, wire_l1_w12_n13_mux_dataout, wire_l1_w12_n12_mux_dataout, wire_l1_w12_n11_mux_dataout, wire_l1_w12_n10_mux_dataout, wire_l1_w12_n9_mux_dataout, wire_l1_w12_n8_mux_dataout, wire_l1_w12_n7_mux_dataout, wire_l1_w12_n6_mux_dataout, wire_l1_w12_n5_mux_dataout, wire_l1_w12_n4_mux_dataout, wire_l1_w12_n3_mux_dataout, wire_l1_w12_n2_mux_dataout, wire_l1_w12_n1_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n15_mux_dataout, wire_l1_w11_n14_mux_dataout, wire_l1_w11_n13_mux_dataout, wire_l1_w11_n12_mux_dataout, wire_l1_w11_n11_mux_dataout, wire_l1_w11_n10_mux_dataout, wire_l1_w11_n9_mux_dataout
, wire_l1_w11_n8_mux_dataout, wire_l1_w11_n7_mux_dataout, wire_l1_w11_n6_mux_dataout, wire_l1_w11_n5_mux_dataout, wire_l1_w11_n4_mux_dataout, wire_l1_w11_n3_mux_dataout, wire_l1_w11_n2_mux_dataout, wire_l1_w11_n1_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n15_mux_dataout, wire_l1_w10_n14_mux_dataout, wire_l1_w10_n13_mux_dataout, wire_l1_w10_n12_mux_dataout, wire_l1_w10_n11_mux_dataout, wire_l1_w10_n10_mux_dataout, wire_l1_w10_n9_mux_dataout, wire_l1_w10_n8_mux_dataout, wire_l1_w10_n7_mux_dataout, wire_l1_w10_n6_mux_dataout, wire_l1_w10_n5_mux_dataout, wire_l1_w10_n4_mux_dataout, wire_l1_w10_n3_mux_dataout, wire_l1_w10_n2_mux_dataout, wire_l1_w10_n1_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n15_mux_dataout, wire_l1_w9_n14_mux_dataout, wire_l1_w9_n13_mux_dataout, wire_l1_w9_n12_mux_dataout, wire_l1_w9_n11_mux_dataout, wire_l1_w9_n10_mux_dataout, wire_l1_w9_n9_mux_dataout, wire_l1_w9_n8_mux_dataout, wire_l1_w9_n7_mux_dataout, wire_l1_w9_n6_mux_dataout, wire_l1_w9_n5_mux_dataout, wire_l1_w9_n4_mux_dataout, wire_l1_w9_n3_mux_dataout, wire_l1_w9_n2_mux_dataout, wire_l1_w9_n1_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n15_mux_dataout, wire_l1_w8_n14_mux_dataout, wire_l1_w8_n13_mux_dataout, wire_l1_w8_n12_mux_dataout, wire_l1_w8_n11_mux_dataout, wire_l1_w8_n10_mux_dataout, wire_l1_w8_n9_mux_dataout, wire_l1_w8_n8_mux_dataout, wire_l1_w8_n7_mux_dataout, wire_l1_w8_n6_mux_dataout, wire_l1_w8_n5_mux_dataout, wire_l1_w8_n4_mux_dataout, wire_l1_w8_n3_mux_dataout, wire_l1_w8_n2_mux_dataout, wire_l1_w8_n1_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n15_mux_dataout, wire_l1_w7_n14_mux_dataout, wire_l1_w7_n13_mux_dataout, wire_l1_w7_n12_mux_dataout, wire_l1_w7_n11_mux_dataout, wire_l1_w7_n10_mux_dataout, wire_l1_w7_n9_mux_dataout, wire_l1_w7_n8_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n15_mux_dataout
, wire_l1_w6_n14_mux_dataout, wire_l1_w6_n13_mux_dataout, wire_l1_w6_n12_mux_dataout, wire_l1_w6_n11_mux_dataout, wire_l1_w6_n10_mux_dataout, wire_l1_w6_n9_mux_dataout, wire_l1_w6_n8_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n15_mux_dataout, wire_l1_w5_n14_mux_dataout, wire_l1_w5_n13_mux_dataout, wire_l1_w5_n12_mux_dataout, wire_l1_w5_n11_mux_dataout, wire_l1_w5_n10_mux_dataout, wire_l1_w5_n9_mux_dataout, wire_l1_w5_n8_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n15_mux_dataout, wire_l1_w4_n14_mux_dataout, wire_l1_w4_n13_mux_dataout, wire_l1_w4_n12_mux_dataout, wire_l1_w4_n11_mux_dataout, wire_l1_w4_n10_mux_dataout, wire_l1_w4_n9_mux_dataout, wire_l1_w4_n8_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n15_mux_dataout, wire_l1_w3_n14_mux_dataout, wire_l1_w3_n13_mux_dataout, wire_l1_w3_n12_mux_dataout, wire_l1_w3_n11_mux_dataout, wire_l1_w3_n10_mux_dataout, wire_l1_w3_n9_mux_dataout, wire_l1_w3_n8_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n15_mux_dataout, wire_l1_w2_n14_mux_dataout, wire_l1_w2_n13_mux_dataout, wire_l1_w2_n12_mux_dataout, wire_l1_w2_n11_mux_dataout, wire_l1_w2_n10_mux_dataout, wire_l1_w2_n9_mux_dataout, wire_l1_w2_n8_mux_dataout, wire_l1_w2_n7_mux_dataout, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout
, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n15_mux_dataout, wire_l1_w1_n14_mux_dataout, wire_l1_w1_n13_mux_dataout, wire_l1_w1_n12_mux_dataout, wire_l1_w1_n11_mux_dataout, wire_l1_w1_n10_mux_dataout, wire_l1_w1_n9_mux_dataout, wire_l1_w1_n8_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l5_w20_n0_mux_dataout, wire_l5_w19_n0_mux_dataout, wire_l5_w18_n0_mux_dataout, wire_l5_w17_n0_mux_dataout, wire_l5_w16_n0_mux_dataout, wire_l5_w15_n0_mux_dataout, wire_l5_w14_n0_mux_dataout, wire_l5_w13_n0_mux_dataout, wire_l5_w12_n0_mux_dataout, wire_l5_w11_n0_mux_dataout, wire_l5_w10_n0_mux_dataout, wire_l5_w9_n0_mux_dataout, wire_l5_w8_n0_mux_dataout, wire_l5_w7_n0_mux_dataout, wire_l5_w6_n0_mux_dataout, wire_l5_w5_n0_mux_dataout, wire_l5_w4_n0_mux_dataout, wire_l5_w3_n0_mux_dataout, wire_l5_w2_n0_mux_dataout, wire_l5_w1_n0_mux_dataout, wire_l5_w0_n0_mux_dataout},
		sel_wire = {sel[4], {5{1'b0}}, sel[3], {5{1'b0}}, sel[2], {5{1'b0}}, sel[1], {5{1'b0}}, sel[0]};
endmodule //fp32exp_mux1


//lpm_mux DEVICE_FAMILY="Stratix V" LPM_SIZE=32 LPM_WIDTH=26 LPM_WIDTHS=5 data result sel
//VERSION_BEGIN 13.0 cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ  VERSION_END

//synthesis_resources = lut 269 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_mux12
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [831:0]  data;
	output   [25:0]  result;
	input   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [831:0]  data;
	tri0   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w10_n10_mux_dataout;
	wire	wire_l1_w10_n11_mux_dataout;
	wire	wire_l1_w10_n12_mux_dataout;
	wire	wire_l1_w10_n13_mux_dataout;
	wire	wire_l1_w10_n14_mux_dataout;
	wire	wire_l1_w10_n15_mux_dataout;
	wire	wire_l1_w10_n1_mux_dataout;
	wire	wire_l1_w10_n2_mux_dataout;
	wire	wire_l1_w10_n3_mux_dataout;
	wire	wire_l1_w10_n4_mux_dataout;
	wire	wire_l1_w10_n5_mux_dataout;
	wire	wire_l1_w10_n6_mux_dataout;
	wire	wire_l1_w10_n7_mux_dataout;
	wire	wire_l1_w10_n8_mux_dataout;
	wire	wire_l1_w10_n9_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w11_n10_mux_dataout;
	wire	wire_l1_w11_n11_mux_dataout;
	wire	wire_l1_w11_n12_mux_dataout;
	wire	wire_l1_w11_n13_mux_dataout;
	wire	wire_l1_w11_n14_mux_dataout;
	wire	wire_l1_w11_n15_mux_dataout;
	wire	wire_l1_w11_n1_mux_dataout;
	wire	wire_l1_w11_n2_mux_dataout;
	wire	wire_l1_w11_n3_mux_dataout;
	wire	wire_l1_w11_n4_mux_dataout;
	wire	wire_l1_w11_n5_mux_dataout;
	wire	wire_l1_w11_n6_mux_dataout;
	wire	wire_l1_w11_n7_mux_dataout;
	wire	wire_l1_w11_n8_mux_dataout;
	wire	wire_l1_w11_n9_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w12_n10_mux_dataout;
	wire	wire_l1_w12_n11_mux_dataout;
	wire	wire_l1_w12_n12_mux_dataout;
	wire	wire_l1_w12_n13_mux_dataout;
	wire	wire_l1_w12_n14_mux_dataout;
	wire	wire_l1_w12_n15_mux_dataout;
	wire	wire_l1_w12_n1_mux_dataout;
	wire	wire_l1_w12_n2_mux_dataout;
	wire	wire_l1_w12_n3_mux_dataout;
	wire	wire_l1_w12_n4_mux_dataout;
	wire	wire_l1_w12_n5_mux_dataout;
	wire	wire_l1_w12_n6_mux_dataout;
	wire	wire_l1_w12_n7_mux_dataout;
	wire	wire_l1_w12_n8_mux_dataout;
	wire	wire_l1_w12_n9_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w13_n10_mux_dataout;
	wire	wire_l1_w13_n11_mux_dataout;
	wire	wire_l1_w13_n12_mux_dataout;
	wire	wire_l1_w13_n13_mux_dataout;
	wire	wire_l1_w13_n14_mux_dataout;
	wire	wire_l1_w13_n15_mux_dataout;
	wire	wire_l1_w13_n1_mux_dataout;
	wire	wire_l1_w13_n2_mux_dataout;
	wire	wire_l1_w13_n3_mux_dataout;
	wire	wire_l1_w13_n4_mux_dataout;
	wire	wire_l1_w13_n5_mux_dataout;
	wire	wire_l1_w13_n6_mux_dataout;
	wire	wire_l1_w13_n7_mux_dataout;
	wire	wire_l1_w13_n8_mux_dataout;
	wire	wire_l1_w13_n9_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w14_n10_mux_dataout;
	wire	wire_l1_w14_n11_mux_dataout;
	wire	wire_l1_w14_n12_mux_dataout;
	wire	wire_l1_w14_n13_mux_dataout;
	wire	wire_l1_w14_n14_mux_dataout;
	wire	wire_l1_w14_n15_mux_dataout;
	wire	wire_l1_w14_n1_mux_dataout;
	wire	wire_l1_w14_n2_mux_dataout;
	wire	wire_l1_w14_n3_mux_dataout;
	wire	wire_l1_w14_n4_mux_dataout;
	wire	wire_l1_w14_n5_mux_dataout;
	wire	wire_l1_w14_n6_mux_dataout;
	wire	wire_l1_w14_n7_mux_dataout;
	wire	wire_l1_w14_n8_mux_dataout;
	wire	wire_l1_w14_n9_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w15_n10_mux_dataout;
	wire	wire_l1_w15_n11_mux_dataout;
	wire	wire_l1_w15_n12_mux_dataout;
	wire	wire_l1_w15_n13_mux_dataout;
	wire	wire_l1_w15_n14_mux_dataout;
	wire	wire_l1_w15_n15_mux_dataout;
	wire	wire_l1_w15_n1_mux_dataout;
	wire	wire_l1_w15_n2_mux_dataout;
	wire	wire_l1_w15_n3_mux_dataout;
	wire	wire_l1_w15_n4_mux_dataout;
	wire	wire_l1_w15_n5_mux_dataout;
	wire	wire_l1_w15_n6_mux_dataout;
	wire	wire_l1_w15_n7_mux_dataout;
	wire	wire_l1_w15_n8_mux_dataout;
	wire	wire_l1_w15_n9_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w16_n10_mux_dataout;
	wire	wire_l1_w16_n11_mux_dataout;
	wire	wire_l1_w16_n12_mux_dataout;
	wire	wire_l1_w16_n13_mux_dataout;
	wire	wire_l1_w16_n14_mux_dataout;
	wire	wire_l1_w16_n15_mux_dataout;
	wire	wire_l1_w16_n1_mux_dataout;
	wire	wire_l1_w16_n2_mux_dataout;
	wire	wire_l1_w16_n3_mux_dataout;
	wire	wire_l1_w16_n4_mux_dataout;
	wire	wire_l1_w16_n5_mux_dataout;
	wire	wire_l1_w16_n6_mux_dataout;
	wire	wire_l1_w16_n7_mux_dataout;
	wire	wire_l1_w16_n8_mux_dataout;
	wire	wire_l1_w16_n9_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w17_n10_mux_dataout;
	wire	wire_l1_w17_n11_mux_dataout;
	wire	wire_l1_w17_n12_mux_dataout;
	wire	wire_l1_w17_n13_mux_dataout;
	wire	wire_l1_w17_n14_mux_dataout;
	wire	wire_l1_w17_n15_mux_dataout;
	wire	wire_l1_w17_n1_mux_dataout;
	wire	wire_l1_w17_n2_mux_dataout;
	wire	wire_l1_w17_n3_mux_dataout;
	wire	wire_l1_w17_n4_mux_dataout;
	wire	wire_l1_w17_n5_mux_dataout;
	wire	wire_l1_w17_n6_mux_dataout;
	wire	wire_l1_w17_n7_mux_dataout;
	wire	wire_l1_w17_n8_mux_dataout;
	wire	wire_l1_w17_n9_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w18_n10_mux_dataout;
	wire	wire_l1_w18_n11_mux_dataout;
	wire	wire_l1_w18_n12_mux_dataout;
	wire	wire_l1_w18_n13_mux_dataout;
	wire	wire_l1_w18_n14_mux_dataout;
	wire	wire_l1_w18_n15_mux_dataout;
	wire	wire_l1_w18_n1_mux_dataout;
	wire	wire_l1_w18_n2_mux_dataout;
	wire	wire_l1_w18_n3_mux_dataout;
	wire	wire_l1_w18_n4_mux_dataout;
	wire	wire_l1_w18_n5_mux_dataout;
	wire	wire_l1_w18_n6_mux_dataout;
	wire	wire_l1_w18_n7_mux_dataout;
	wire	wire_l1_w18_n8_mux_dataout;
	wire	wire_l1_w18_n9_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w19_n10_mux_dataout;
	wire	wire_l1_w19_n11_mux_dataout;
	wire	wire_l1_w19_n12_mux_dataout;
	wire	wire_l1_w19_n13_mux_dataout;
	wire	wire_l1_w19_n14_mux_dataout;
	wire	wire_l1_w19_n15_mux_dataout;
	wire	wire_l1_w19_n1_mux_dataout;
	wire	wire_l1_w19_n2_mux_dataout;
	wire	wire_l1_w19_n3_mux_dataout;
	wire	wire_l1_w19_n4_mux_dataout;
	wire	wire_l1_w19_n5_mux_dataout;
	wire	wire_l1_w19_n6_mux_dataout;
	wire	wire_l1_w19_n7_mux_dataout;
	wire	wire_l1_w19_n8_mux_dataout;
	wire	wire_l1_w19_n9_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n10_mux_dataout;
	wire	wire_l1_w1_n11_mux_dataout;
	wire	wire_l1_w1_n12_mux_dataout;
	wire	wire_l1_w1_n13_mux_dataout;
	wire	wire_l1_w1_n14_mux_dataout;
	wire	wire_l1_w1_n15_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w1_n4_mux_dataout;
	wire	wire_l1_w1_n5_mux_dataout;
	wire	wire_l1_w1_n6_mux_dataout;
	wire	wire_l1_w1_n7_mux_dataout;
	wire	wire_l1_w1_n8_mux_dataout;
	wire	wire_l1_w1_n9_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w20_n10_mux_dataout;
	wire	wire_l1_w20_n11_mux_dataout;
	wire	wire_l1_w20_n12_mux_dataout;
	wire	wire_l1_w20_n13_mux_dataout;
	wire	wire_l1_w20_n14_mux_dataout;
	wire	wire_l1_w20_n15_mux_dataout;
	wire	wire_l1_w20_n1_mux_dataout;
	wire	wire_l1_w20_n2_mux_dataout;
	wire	wire_l1_w20_n3_mux_dataout;
	wire	wire_l1_w20_n4_mux_dataout;
	wire	wire_l1_w20_n5_mux_dataout;
	wire	wire_l1_w20_n6_mux_dataout;
	wire	wire_l1_w20_n7_mux_dataout;
	wire	wire_l1_w20_n8_mux_dataout;
	wire	wire_l1_w20_n9_mux_dataout;
	wire	wire_l1_w21_n0_mux_dataout;
	wire	wire_l1_w21_n10_mux_dataout;
	wire	wire_l1_w21_n11_mux_dataout;
	wire	wire_l1_w21_n12_mux_dataout;
	wire	wire_l1_w21_n13_mux_dataout;
	wire	wire_l1_w21_n14_mux_dataout;
	wire	wire_l1_w21_n15_mux_dataout;
	wire	wire_l1_w21_n1_mux_dataout;
	wire	wire_l1_w21_n2_mux_dataout;
	wire	wire_l1_w21_n3_mux_dataout;
	wire	wire_l1_w21_n4_mux_dataout;
	wire	wire_l1_w21_n5_mux_dataout;
	wire	wire_l1_w21_n6_mux_dataout;
	wire	wire_l1_w21_n7_mux_dataout;
	wire	wire_l1_w21_n8_mux_dataout;
	wire	wire_l1_w21_n9_mux_dataout;
	wire	wire_l1_w22_n0_mux_dataout;
	wire	wire_l1_w22_n10_mux_dataout;
	wire	wire_l1_w22_n11_mux_dataout;
	wire	wire_l1_w22_n12_mux_dataout;
	wire	wire_l1_w22_n13_mux_dataout;
	wire	wire_l1_w22_n14_mux_dataout;
	wire	wire_l1_w22_n15_mux_dataout;
	wire	wire_l1_w22_n1_mux_dataout;
	wire	wire_l1_w22_n2_mux_dataout;
	wire	wire_l1_w22_n3_mux_dataout;
	wire	wire_l1_w22_n4_mux_dataout;
	wire	wire_l1_w22_n5_mux_dataout;
	wire	wire_l1_w22_n6_mux_dataout;
	wire	wire_l1_w22_n7_mux_dataout;
	wire	wire_l1_w22_n8_mux_dataout;
	wire	wire_l1_w22_n9_mux_dataout;
	wire	wire_l1_w23_n0_mux_dataout;
	wire	wire_l1_w23_n10_mux_dataout;
	wire	wire_l1_w23_n11_mux_dataout;
	wire	wire_l1_w23_n12_mux_dataout;
	wire	wire_l1_w23_n13_mux_dataout;
	wire	wire_l1_w23_n14_mux_dataout;
	wire	wire_l1_w23_n15_mux_dataout;
	wire	wire_l1_w23_n1_mux_dataout;
	wire	wire_l1_w23_n2_mux_dataout;
	wire	wire_l1_w23_n3_mux_dataout;
	wire	wire_l1_w23_n4_mux_dataout;
	wire	wire_l1_w23_n5_mux_dataout;
	wire	wire_l1_w23_n6_mux_dataout;
	wire	wire_l1_w23_n7_mux_dataout;
	wire	wire_l1_w23_n8_mux_dataout;
	wire	wire_l1_w23_n9_mux_dataout;
	wire	wire_l1_w24_n0_mux_dataout;
	wire	wire_l1_w24_n10_mux_dataout;
	wire	wire_l1_w24_n11_mux_dataout;
	wire	wire_l1_w24_n12_mux_dataout;
	wire	wire_l1_w24_n13_mux_dataout;
	wire	wire_l1_w24_n14_mux_dataout;
	wire	wire_l1_w24_n15_mux_dataout;
	wire	wire_l1_w24_n1_mux_dataout;
	wire	wire_l1_w24_n2_mux_dataout;
	wire	wire_l1_w24_n3_mux_dataout;
	wire	wire_l1_w24_n4_mux_dataout;
	wire	wire_l1_w24_n5_mux_dataout;
	wire	wire_l1_w24_n6_mux_dataout;
	wire	wire_l1_w24_n7_mux_dataout;
	wire	wire_l1_w24_n8_mux_dataout;
	wire	wire_l1_w24_n9_mux_dataout;
	wire	wire_l1_w25_n0_mux_dataout;
	wire	wire_l1_w25_n10_mux_dataout;
	wire	wire_l1_w25_n11_mux_dataout;
	wire	wire_l1_w25_n12_mux_dataout;
	wire	wire_l1_w25_n13_mux_dataout;
	wire	wire_l1_w25_n14_mux_dataout;
	wire	wire_l1_w25_n15_mux_dataout;
	wire	wire_l1_w25_n1_mux_dataout;
	wire	wire_l1_w25_n2_mux_dataout;
	wire	wire_l1_w25_n3_mux_dataout;
	wire	wire_l1_w25_n4_mux_dataout;
	wire	wire_l1_w25_n5_mux_dataout;
	wire	wire_l1_w25_n6_mux_dataout;
	wire	wire_l1_w25_n7_mux_dataout;
	wire	wire_l1_w25_n8_mux_dataout;
	wire	wire_l1_w25_n9_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n10_mux_dataout;
	wire	wire_l1_w2_n11_mux_dataout;
	wire	wire_l1_w2_n12_mux_dataout;
	wire	wire_l1_w2_n13_mux_dataout;
	wire	wire_l1_w2_n14_mux_dataout;
	wire	wire_l1_w2_n15_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w2_n4_mux_dataout;
	wire	wire_l1_w2_n5_mux_dataout;
	wire	wire_l1_w2_n6_mux_dataout;
	wire	wire_l1_w2_n7_mux_dataout;
	wire	wire_l1_w2_n8_mux_dataout;
	wire	wire_l1_w2_n9_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n10_mux_dataout;
	wire	wire_l1_w3_n11_mux_dataout;
	wire	wire_l1_w3_n12_mux_dataout;
	wire	wire_l1_w3_n13_mux_dataout;
	wire	wire_l1_w3_n14_mux_dataout;
	wire	wire_l1_w3_n15_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w3_n4_mux_dataout;
	wire	wire_l1_w3_n5_mux_dataout;
	wire	wire_l1_w3_n6_mux_dataout;
	wire	wire_l1_w3_n7_mux_dataout;
	wire	wire_l1_w3_n8_mux_dataout;
	wire	wire_l1_w3_n9_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n10_mux_dataout;
	wire	wire_l1_w4_n11_mux_dataout;
	wire	wire_l1_w4_n12_mux_dataout;
	wire	wire_l1_w4_n13_mux_dataout;
	wire	wire_l1_w4_n14_mux_dataout;
	wire	wire_l1_w4_n15_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w4_n4_mux_dataout;
	wire	wire_l1_w4_n5_mux_dataout;
	wire	wire_l1_w4_n6_mux_dataout;
	wire	wire_l1_w4_n7_mux_dataout;
	wire	wire_l1_w4_n8_mux_dataout;
	wire	wire_l1_w4_n9_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n10_mux_dataout;
	wire	wire_l1_w5_n11_mux_dataout;
	wire	wire_l1_w5_n12_mux_dataout;
	wire	wire_l1_w5_n13_mux_dataout;
	wire	wire_l1_w5_n14_mux_dataout;
	wire	wire_l1_w5_n15_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w5_n4_mux_dataout;
	wire	wire_l1_w5_n5_mux_dataout;
	wire	wire_l1_w5_n6_mux_dataout;
	wire	wire_l1_w5_n7_mux_dataout;
	wire	wire_l1_w5_n8_mux_dataout;
	wire	wire_l1_w5_n9_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n10_mux_dataout;
	wire	wire_l1_w6_n11_mux_dataout;
	wire	wire_l1_w6_n12_mux_dataout;
	wire	wire_l1_w6_n13_mux_dataout;
	wire	wire_l1_w6_n14_mux_dataout;
	wire	wire_l1_w6_n15_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w6_n4_mux_dataout;
	wire	wire_l1_w6_n5_mux_dataout;
	wire	wire_l1_w6_n6_mux_dataout;
	wire	wire_l1_w6_n7_mux_dataout;
	wire	wire_l1_w6_n8_mux_dataout;
	wire	wire_l1_w6_n9_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n10_mux_dataout;
	wire	wire_l1_w7_n11_mux_dataout;
	wire	wire_l1_w7_n12_mux_dataout;
	wire	wire_l1_w7_n13_mux_dataout;
	wire	wire_l1_w7_n14_mux_dataout;
	wire	wire_l1_w7_n15_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w7_n4_mux_dataout;
	wire	wire_l1_w7_n5_mux_dataout;
	wire	wire_l1_w7_n6_mux_dataout;
	wire	wire_l1_w7_n7_mux_dataout;
	wire	wire_l1_w7_n8_mux_dataout;
	wire	wire_l1_w7_n9_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w8_n10_mux_dataout;
	wire	wire_l1_w8_n11_mux_dataout;
	wire	wire_l1_w8_n12_mux_dataout;
	wire	wire_l1_w8_n13_mux_dataout;
	wire	wire_l1_w8_n14_mux_dataout;
	wire	wire_l1_w8_n15_mux_dataout;
	wire	wire_l1_w8_n1_mux_dataout;
	wire	wire_l1_w8_n2_mux_dataout;
	wire	wire_l1_w8_n3_mux_dataout;
	wire	wire_l1_w8_n4_mux_dataout;
	wire	wire_l1_w8_n5_mux_dataout;
	wire	wire_l1_w8_n6_mux_dataout;
	wire	wire_l1_w8_n7_mux_dataout;
	wire	wire_l1_w8_n8_mux_dataout;
	wire	wire_l1_w8_n9_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire	wire_l1_w9_n10_mux_dataout;
	wire	wire_l1_w9_n11_mux_dataout;
	wire	wire_l1_w9_n12_mux_dataout;
	wire	wire_l1_w9_n13_mux_dataout;
	wire	wire_l1_w9_n14_mux_dataout;
	wire	wire_l1_w9_n15_mux_dataout;
	wire	wire_l1_w9_n1_mux_dataout;
	wire	wire_l1_w9_n2_mux_dataout;
	wire	wire_l1_w9_n3_mux_dataout;
	wire	wire_l1_w9_n4_mux_dataout;
	wire	wire_l1_w9_n5_mux_dataout;
	wire	wire_l1_w9_n6_mux_dataout;
	wire	wire_l1_w9_n7_mux_dataout;
	wire	wire_l1_w9_n8_mux_dataout;
	wire	wire_l1_w9_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l2_w10_n0_mux_dataout;
	wire	wire_l2_w10_n1_mux_dataout;
	wire	wire_l2_w10_n2_mux_dataout;
	wire	wire_l2_w10_n3_mux_dataout;
	wire	wire_l2_w10_n4_mux_dataout;
	wire	wire_l2_w10_n5_mux_dataout;
	wire	wire_l2_w10_n6_mux_dataout;
	wire	wire_l2_w10_n7_mux_dataout;
	wire	wire_l2_w11_n0_mux_dataout;
	wire	wire_l2_w11_n1_mux_dataout;
	wire	wire_l2_w11_n2_mux_dataout;
	wire	wire_l2_w11_n3_mux_dataout;
	wire	wire_l2_w11_n4_mux_dataout;
	wire	wire_l2_w11_n5_mux_dataout;
	wire	wire_l2_w11_n6_mux_dataout;
	wire	wire_l2_w11_n7_mux_dataout;
	wire	wire_l2_w12_n0_mux_dataout;
	wire	wire_l2_w12_n1_mux_dataout;
	wire	wire_l2_w12_n2_mux_dataout;
	wire	wire_l2_w12_n3_mux_dataout;
	wire	wire_l2_w12_n4_mux_dataout;
	wire	wire_l2_w12_n5_mux_dataout;
	wire	wire_l2_w12_n6_mux_dataout;
	wire	wire_l2_w12_n7_mux_dataout;
	wire	wire_l2_w13_n0_mux_dataout;
	wire	wire_l2_w13_n1_mux_dataout;
	wire	wire_l2_w13_n2_mux_dataout;
	wire	wire_l2_w13_n3_mux_dataout;
	wire	wire_l2_w13_n4_mux_dataout;
	wire	wire_l2_w13_n5_mux_dataout;
	wire	wire_l2_w13_n6_mux_dataout;
	wire	wire_l2_w13_n7_mux_dataout;
	wire	wire_l2_w14_n0_mux_dataout;
	wire	wire_l2_w14_n1_mux_dataout;
	wire	wire_l2_w14_n2_mux_dataout;
	wire	wire_l2_w14_n3_mux_dataout;
	wire	wire_l2_w14_n4_mux_dataout;
	wire	wire_l2_w14_n5_mux_dataout;
	wire	wire_l2_w14_n6_mux_dataout;
	wire	wire_l2_w14_n7_mux_dataout;
	wire	wire_l2_w15_n0_mux_dataout;
	wire	wire_l2_w15_n1_mux_dataout;
	wire	wire_l2_w15_n2_mux_dataout;
	wire	wire_l2_w15_n3_mux_dataout;
	wire	wire_l2_w15_n4_mux_dataout;
	wire	wire_l2_w15_n5_mux_dataout;
	wire	wire_l2_w15_n6_mux_dataout;
	wire	wire_l2_w15_n7_mux_dataout;
	wire	wire_l2_w16_n0_mux_dataout;
	wire	wire_l2_w16_n1_mux_dataout;
	wire	wire_l2_w16_n2_mux_dataout;
	wire	wire_l2_w16_n3_mux_dataout;
	wire	wire_l2_w16_n4_mux_dataout;
	wire	wire_l2_w16_n5_mux_dataout;
	wire	wire_l2_w16_n6_mux_dataout;
	wire	wire_l2_w16_n7_mux_dataout;
	wire	wire_l2_w17_n0_mux_dataout;
	wire	wire_l2_w17_n1_mux_dataout;
	wire	wire_l2_w17_n2_mux_dataout;
	wire	wire_l2_w17_n3_mux_dataout;
	wire	wire_l2_w17_n4_mux_dataout;
	wire	wire_l2_w17_n5_mux_dataout;
	wire	wire_l2_w17_n6_mux_dataout;
	wire	wire_l2_w17_n7_mux_dataout;
	wire	wire_l2_w18_n0_mux_dataout;
	wire	wire_l2_w18_n1_mux_dataout;
	wire	wire_l2_w18_n2_mux_dataout;
	wire	wire_l2_w18_n3_mux_dataout;
	wire	wire_l2_w18_n4_mux_dataout;
	wire	wire_l2_w18_n5_mux_dataout;
	wire	wire_l2_w18_n6_mux_dataout;
	wire	wire_l2_w18_n7_mux_dataout;
	wire	wire_l2_w19_n0_mux_dataout;
	wire	wire_l2_w19_n1_mux_dataout;
	wire	wire_l2_w19_n2_mux_dataout;
	wire	wire_l2_w19_n3_mux_dataout;
	wire	wire_l2_w19_n4_mux_dataout;
	wire	wire_l2_w19_n5_mux_dataout;
	wire	wire_l2_w19_n6_mux_dataout;
	wire	wire_l2_w19_n7_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w1_n2_mux_dataout;
	wire	wire_l2_w1_n3_mux_dataout;
	wire	wire_l2_w1_n4_mux_dataout;
	wire	wire_l2_w1_n5_mux_dataout;
	wire	wire_l2_w1_n6_mux_dataout;
	wire	wire_l2_w1_n7_mux_dataout;
	wire	wire_l2_w20_n0_mux_dataout;
	wire	wire_l2_w20_n1_mux_dataout;
	wire	wire_l2_w20_n2_mux_dataout;
	wire	wire_l2_w20_n3_mux_dataout;
	wire	wire_l2_w20_n4_mux_dataout;
	wire	wire_l2_w20_n5_mux_dataout;
	wire	wire_l2_w20_n6_mux_dataout;
	wire	wire_l2_w20_n7_mux_dataout;
	wire	wire_l2_w21_n0_mux_dataout;
	wire	wire_l2_w21_n1_mux_dataout;
	wire	wire_l2_w21_n2_mux_dataout;
	wire	wire_l2_w21_n3_mux_dataout;
	wire	wire_l2_w21_n4_mux_dataout;
	wire	wire_l2_w21_n5_mux_dataout;
	wire	wire_l2_w21_n6_mux_dataout;
	wire	wire_l2_w21_n7_mux_dataout;
	wire	wire_l2_w22_n0_mux_dataout;
	wire	wire_l2_w22_n1_mux_dataout;
	wire	wire_l2_w22_n2_mux_dataout;
	wire	wire_l2_w22_n3_mux_dataout;
	wire	wire_l2_w22_n4_mux_dataout;
	wire	wire_l2_w22_n5_mux_dataout;
	wire	wire_l2_w22_n6_mux_dataout;
	wire	wire_l2_w22_n7_mux_dataout;
	wire	wire_l2_w23_n0_mux_dataout;
	wire	wire_l2_w23_n1_mux_dataout;
	wire	wire_l2_w23_n2_mux_dataout;
	wire	wire_l2_w23_n3_mux_dataout;
	wire	wire_l2_w23_n4_mux_dataout;
	wire	wire_l2_w23_n5_mux_dataout;
	wire	wire_l2_w23_n6_mux_dataout;
	wire	wire_l2_w23_n7_mux_dataout;
	wire	wire_l2_w24_n0_mux_dataout;
	wire	wire_l2_w24_n1_mux_dataout;
	wire	wire_l2_w24_n2_mux_dataout;
	wire	wire_l2_w24_n3_mux_dataout;
	wire	wire_l2_w24_n4_mux_dataout;
	wire	wire_l2_w24_n5_mux_dataout;
	wire	wire_l2_w24_n6_mux_dataout;
	wire	wire_l2_w24_n7_mux_dataout;
	wire	wire_l2_w25_n0_mux_dataout;
	wire	wire_l2_w25_n1_mux_dataout;
	wire	wire_l2_w25_n2_mux_dataout;
	wire	wire_l2_w25_n3_mux_dataout;
	wire	wire_l2_w25_n4_mux_dataout;
	wire	wire_l2_w25_n5_mux_dataout;
	wire	wire_l2_w25_n6_mux_dataout;
	wire	wire_l2_w25_n7_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w2_n2_mux_dataout;
	wire	wire_l2_w2_n3_mux_dataout;
	wire	wire_l2_w2_n4_mux_dataout;
	wire	wire_l2_w2_n5_mux_dataout;
	wire	wire_l2_w2_n6_mux_dataout;
	wire	wire_l2_w2_n7_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w3_n2_mux_dataout;
	wire	wire_l2_w3_n3_mux_dataout;
	wire	wire_l2_w3_n4_mux_dataout;
	wire	wire_l2_w3_n5_mux_dataout;
	wire	wire_l2_w3_n6_mux_dataout;
	wire	wire_l2_w3_n7_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w4_n2_mux_dataout;
	wire	wire_l2_w4_n3_mux_dataout;
	wire	wire_l2_w4_n4_mux_dataout;
	wire	wire_l2_w4_n5_mux_dataout;
	wire	wire_l2_w4_n6_mux_dataout;
	wire	wire_l2_w4_n7_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w5_n2_mux_dataout;
	wire	wire_l2_w5_n3_mux_dataout;
	wire	wire_l2_w5_n4_mux_dataout;
	wire	wire_l2_w5_n5_mux_dataout;
	wire	wire_l2_w5_n6_mux_dataout;
	wire	wire_l2_w5_n7_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w6_n2_mux_dataout;
	wire	wire_l2_w6_n3_mux_dataout;
	wire	wire_l2_w6_n4_mux_dataout;
	wire	wire_l2_w6_n5_mux_dataout;
	wire	wire_l2_w6_n6_mux_dataout;
	wire	wire_l2_w6_n7_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w7_n2_mux_dataout;
	wire	wire_l2_w7_n3_mux_dataout;
	wire	wire_l2_w7_n4_mux_dataout;
	wire	wire_l2_w7_n5_mux_dataout;
	wire	wire_l2_w7_n6_mux_dataout;
	wire	wire_l2_w7_n7_mux_dataout;
	wire	wire_l2_w8_n0_mux_dataout;
	wire	wire_l2_w8_n1_mux_dataout;
	wire	wire_l2_w8_n2_mux_dataout;
	wire	wire_l2_w8_n3_mux_dataout;
	wire	wire_l2_w8_n4_mux_dataout;
	wire	wire_l2_w8_n5_mux_dataout;
	wire	wire_l2_w8_n6_mux_dataout;
	wire	wire_l2_w8_n7_mux_dataout;
	wire	wire_l2_w9_n0_mux_dataout;
	wire	wire_l2_w9_n1_mux_dataout;
	wire	wire_l2_w9_n2_mux_dataout;
	wire	wire_l2_w9_n3_mux_dataout;
	wire	wire_l2_w9_n4_mux_dataout;
	wire	wire_l2_w9_n5_mux_dataout;
	wire	wire_l2_w9_n6_mux_dataout;
	wire	wire_l2_w9_n7_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l3_w10_n0_mux_dataout;
	wire	wire_l3_w10_n1_mux_dataout;
	wire	wire_l3_w10_n2_mux_dataout;
	wire	wire_l3_w10_n3_mux_dataout;
	wire	wire_l3_w11_n0_mux_dataout;
	wire	wire_l3_w11_n1_mux_dataout;
	wire	wire_l3_w11_n2_mux_dataout;
	wire	wire_l3_w11_n3_mux_dataout;
	wire	wire_l3_w12_n0_mux_dataout;
	wire	wire_l3_w12_n1_mux_dataout;
	wire	wire_l3_w12_n2_mux_dataout;
	wire	wire_l3_w12_n3_mux_dataout;
	wire	wire_l3_w13_n0_mux_dataout;
	wire	wire_l3_w13_n1_mux_dataout;
	wire	wire_l3_w13_n2_mux_dataout;
	wire	wire_l3_w13_n3_mux_dataout;
	wire	wire_l3_w14_n0_mux_dataout;
	wire	wire_l3_w14_n1_mux_dataout;
	wire	wire_l3_w14_n2_mux_dataout;
	wire	wire_l3_w14_n3_mux_dataout;
	wire	wire_l3_w15_n0_mux_dataout;
	wire	wire_l3_w15_n1_mux_dataout;
	wire	wire_l3_w15_n2_mux_dataout;
	wire	wire_l3_w15_n3_mux_dataout;
	wire	wire_l3_w16_n0_mux_dataout;
	wire	wire_l3_w16_n1_mux_dataout;
	wire	wire_l3_w16_n2_mux_dataout;
	wire	wire_l3_w16_n3_mux_dataout;
	wire	wire_l3_w17_n0_mux_dataout;
	wire	wire_l3_w17_n1_mux_dataout;
	wire	wire_l3_w17_n2_mux_dataout;
	wire	wire_l3_w17_n3_mux_dataout;
	wire	wire_l3_w18_n0_mux_dataout;
	wire	wire_l3_w18_n1_mux_dataout;
	wire	wire_l3_w18_n2_mux_dataout;
	wire	wire_l3_w18_n3_mux_dataout;
	wire	wire_l3_w19_n0_mux_dataout;
	wire	wire_l3_w19_n1_mux_dataout;
	wire	wire_l3_w19_n2_mux_dataout;
	wire	wire_l3_w19_n3_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w1_n1_mux_dataout;
	wire	wire_l3_w1_n2_mux_dataout;
	wire	wire_l3_w1_n3_mux_dataout;
	wire	wire_l3_w20_n0_mux_dataout;
	wire	wire_l3_w20_n1_mux_dataout;
	wire	wire_l3_w20_n2_mux_dataout;
	wire	wire_l3_w20_n3_mux_dataout;
	wire	wire_l3_w21_n0_mux_dataout;
	wire	wire_l3_w21_n1_mux_dataout;
	wire	wire_l3_w21_n2_mux_dataout;
	wire	wire_l3_w21_n3_mux_dataout;
	wire	wire_l3_w22_n0_mux_dataout;
	wire	wire_l3_w22_n1_mux_dataout;
	wire	wire_l3_w22_n2_mux_dataout;
	wire	wire_l3_w22_n3_mux_dataout;
	wire	wire_l3_w23_n0_mux_dataout;
	wire	wire_l3_w23_n1_mux_dataout;
	wire	wire_l3_w23_n2_mux_dataout;
	wire	wire_l3_w23_n3_mux_dataout;
	wire	wire_l3_w24_n0_mux_dataout;
	wire	wire_l3_w24_n1_mux_dataout;
	wire	wire_l3_w24_n2_mux_dataout;
	wire	wire_l3_w24_n3_mux_dataout;
	wire	wire_l3_w25_n0_mux_dataout;
	wire	wire_l3_w25_n1_mux_dataout;
	wire	wire_l3_w25_n2_mux_dataout;
	wire	wire_l3_w25_n3_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w2_n1_mux_dataout;
	wire	wire_l3_w2_n2_mux_dataout;
	wire	wire_l3_w2_n3_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w3_n1_mux_dataout;
	wire	wire_l3_w3_n2_mux_dataout;
	wire	wire_l3_w3_n3_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w4_n1_mux_dataout;
	wire	wire_l3_w4_n2_mux_dataout;
	wire	wire_l3_w4_n3_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w5_n1_mux_dataout;
	wire	wire_l3_w5_n2_mux_dataout;
	wire	wire_l3_w5_n3_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w6_n1_mux_dataout;
	wire	wire_l3_w6_n2_mux_dataout;
	wire	wire_l3_w6_n3_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w7_n1_mux_dataout;
	wire	wire_l3_w7_n2_mux_dataout;
	wire	wire_l3_w7_n3_mux_dataout;
	wire	wire_l3_w8_n0_mux_dataout;
	wire	wire_l3_w8_n1_mux_dataout;
	wire	wire_l3_w8_n2_mux_dataout;
	wire	wire_l3_w8_n3_mux_dataout;
	wire	wire_l3_w9_n0_mux_dataout;
	wire	wire_l3_w9_n1_mux_dataout;
	wire	wire_l3_w9_n2_mux_dataout;
	wire	wire_l3_w9_n3_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l4_w10_n0_mux_dataout;
	wire	wire_l4_w10_n1_mux_dataout;
	wire	wire_l4_w11_n0_mux_dataout;
	wire	wire_l4_w11_n1_mux_dataout;
	wire	wire_l4_w12_n0_mux_dataout;
	wire	wire_l4_w12_n1_mux_dataout;
	wire	wire_l4_w13_n0_mux_dataout;
	wire	wire_l4_w13_n1_mux_dataout;
	wire	wire_l4_w14_n0_mux_dataout;
	wire	wire_l4_w14_n1_mux_dataout;
	wire	wire_l4_w15_n0_mux_dataout;
	wire	wire_l4_w15_n1_mux_dataout;
	wire	wire_l4_w16_n0_mux_dataout;
	wire	wire_l4_w16_n1_mux_dataout;
	wire	wire_l4_w17_n0_mux_dataout;
	wire	wire_l4_w17_n1_mux_dataout;
	wire	wire_l4_w18_n0_mux_dataout;
	wire	wire_l4_w18_n1_mux_dataout;
	wire	wire_l4_w19_n0_mux_dataout;
	wire	wire_l4_w19_n1_mux_dataout;
	wire	wire_l4_w1_n0_mux_dataout;
	wire	wire_l4_w1_n1_mux_dataout;
	wire	wire_l4_w20_n0_mux_dataout;
	wire	wire_l4_w20_n1_mux_dataout;
	wire	wire_l4_w21_n0_mux_dataout;
	wire	wire_l4_w21_n1_mux_dataout;
	wire	wire_l4_w22_n0_mux_dataout;
	wire	wire_l4_w22_n1_mux_dataout;
	wire	wire_l4_w23_n0_mux_dataout;
	wire	wire_l4_w23_n1_mux_dataout;
	wire	wire_l4_w24_n0_mux_dataout;
	wire	wire_l4_w24_n1_mux_dataout;
	wire	wire_l4_w25_n0_mux_dataout;
	wire	wire_l4_w25_n1_mux_dataout;
	wire	wire_l4_w2_n0_mux_dataout;
	wire	wire_l4_w2_n1_mux_dataout;
	wire	wire_l4_w3_n0_mux_dataout;
	wire	wire_l4_w3_n1_mux_dataout;
	wire	wire_l4_w4_n0_mux_dataout;
	wire	wire_l4_w4_n1_mux_dataout;
	wire	wire_l4_w5_n0_mux_dataout;
	wire	wire_l4_w5_n1_mux_dataout;
	wire	wire_l4_w6_n0_mux_dataout;
	wire	wire_l4_w6_n1_mux_dataout;
	wire	wire_l4_w7_n0_mux_dataout;
	wire	wire_l4_w7_n1_mux_dataout;
	wire	wire_l4_w8_n0_mux_dataout;
	wire	wire_l4_w8_n1_mux_dataout;
	wire	wire_l4_w9_n0_mux_dataout;
	wire	wire_l4_w9_n1_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire	wire_l5_w10_n0_mux_dataout;
	wire	wire_l5_w11_n0_mux_dataout;
	wire	wire_l5_w12_n0_mux_dataout;
	wire	wire_l5_w13_n0_mux_dataout;
	wire	wire_l5_w14_n0_mux_dataout;
	wire	wire_l5_w15_n0_mux_dataout;
	wire	wire_l5_w16_n0_mux_dataout;
	wire	wire_l5_w17_n0_mux_dataout;
	wire	wire_l5_w18_n0_mux_dataout;
	wire	wire_l5_w19_n0_mux_dataout;
	wire	wire_l5_w1_n0_mux_dataout;
	wire	wire_l5_w20_n0_mux_dataout;
	wire	wire_l5_w21_n0_mux_dataout;
	wire	wire_l5_w22_n0_mux_dataout;
	wire	wire_l5_w23_n0_mux_dataout;
	wire	wire_l5_w24_n0_mux_dataout;
	wire	wire_l5_w25_n0_mux_dataout;
	wire	wire_l5_w2_n0_mux_dataout;
	wire	wire_l5_w3_n0_mux_dataout;
	wire	wire_l5_w4_n0_mux_dataout;
	wire	wire_l5_w5_n0_mux_dataout;
	wire	wire_l5_w6_n0_mux_dataout;
	wire	wire_l5_w7_n0_mux_dataout;
	wire	wire_l5_w8_n0_mux_dataout;
	wire	wire_l5_w9_n0_mux_dataout;
	wire  [1611:0]  data_wire;
	wire  [25:0]  result_wire_ext;
	wire  [24:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[26] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[546] : data_wire[520];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[598] : data_wire[572];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[650] : data_wire[624];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[702] : data_wire[676];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[754] : data_wire[728];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[806] : data_wire[780];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[52];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[130] : data_wire[104];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[182] : data_wire[156];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[208];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[286] : data_wire[260];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[338] : data_wire[312];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[390] : data_wire[364];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[442] : data_wire[416];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[468];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[36] : data_wire[10];
	assign		wire_l1_w10_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[556] : data_wire[530];
	assign		wire_l1_w10_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[608] : data_wire[582];
	assign		wire_l1_w10_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[660] : data_wire[634];
	assign		wire_l1_w10_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[712] : data_wire[686];
	assign		wire_l1_w10_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[764] : data_wire[738];
	assign		wire_l1_w10_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[816] : data_wire[790];
	assign		wire_l1_w10_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[62];
	assign		wire_l1_w10_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[140] : data_wire[114];
	assign		wire_l1_w10_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[192] : data_wire[166];
	assign		wire_l1_w10_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[244] : data_wire[218];
	assign		wire_l1_w10_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[296] : data_wire[270];
	assign		wire_l1_w10_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[348] : data_wire[322];
	assign		wire_l1_w10_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[400] : data_wire[374];
	assign		wire_l1_w10_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[452] : data_wire[426];
	assign		wire_l1_w10_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[504] : data_wire[478];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[37] : data_wire[11];
	assign		wire_l1_w11_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[557] : data_wire[531];
	assign		wire_l1_w11_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[609] : data_wire[583];
	assign		wire_l1_w11_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[661] : data_wire[635];
	assign		wire_l1_w11_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[713] : data_wire[687];
	assign		wire_l1_w11_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[765] : data_wire[739];
	assign		wire_l1_w11_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[817] : data_wire[791];
	assign		wire_l1_w11_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[63];
	assign		wire_l1_w11_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[141] : data_wire[115];
	assign		wire_l1_w11_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[193] : data_wire[167];
	assign		wire_l1_w11_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[245] : data_wire[219];
	assign		wire_l1_w11_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[297] : data_wire[271];
	assign		wire_l1_w11_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[349] : data_wire[323];
	assign		wire_l1_w11_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[401] : data_wire[375];
	assign		wire_l1_w11_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[453] : data_wire[427];
	assign		wire_l1_w11_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[505] : data_wire[479];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[38] : data_wire[12];
	assign		wire_l1_w12_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[558] : data_wire[532];
	assign		wire_l1_w12_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[610] : data_wire[584];
	assign		wire_l1_w12_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[662] : data_wire[636];
	assign		wire_l1_w12_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[714] : data_wire[688];
	assign		wire_l1_w12_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[766] : data_wire[740];
	assign		wire_l1_w12_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[818] : data_wire[792];
	assign		wire_l1_w12_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[64];
	assign		wire_l1_w12_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[142] : data_wire[116];
	assign		wire_l1_w12_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[194] : data_wire[168];
	assign		wire_l1_w12_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[246] : data_wire[220];
	assign		wire_l1_w12_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[298] : data_wire[272];
	assign		wire_l1_w12_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[350] : data_wire[324];
	assign		wire_l1_w12_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[402] : data_wire[376];
	assign		wire_l1_w12_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[454] : data_wire[428];
	assign		wire_l1_w12_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[506] : data_wire[480];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[39] : data_wire[13];
	assign		wire_l1_w13_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[559] : data_wire[533];
	assign		wire_l1_w13_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[611] : data_wire[585];
	assign		wire_l1_w13_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[663] : data_wire[637];
	assign		wire_l1_w13_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[715] : data_wire[689];
	assign		wire_l1_w13_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[767] : data_wire[741];
	assign		wire_l1_w13_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[819] : data_wire[793];
	assign		wire_l1_w13_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[65];
	assign		wire_l1_w13_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[143] : data_wire[117];
	assign		wire_l1_w13_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[195] : data_wire[169];
	assign		wire_l1_w13_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[247] : data_wire[221];
	assign		wire_l1_w13_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[299] : data_wire[273];
	assign		wire_l1_w13_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[351] : data_wire[325];
	assign		wire_l1_w13_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[403] : data_wire[377];
	assign		wire_l1_w13_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[455] : data_wire[429];
	assign		wire_l1_w13_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[507] : data_wire[481];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[40] : data_wire[14];
	assign		wire_l1_w14_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[560] : data_wire[534];
	assign		wire_l1_w14_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[612] : data_wire[586];
	assign		wire_l1_w14_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[664] : data_wire[638];
	assign		wire_l1_w14_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[716] : data_wire[690];
	assign		wire_l1_w14_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[768] : data_wire[742];
	assign		wire_l1_w14_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[820] : data_wire[794];
	assign		wire_l1_w14_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[66];
	assign		wire_l1_w14_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[144] : data_wire[118];
	assign		wire_l1_w14_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[196] : data_wire[170];
	assign		wire_l1_w14_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[222];
	assign		wire_l1_w14_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[300] : data_wire[274];
	assign		wire_l1_w14_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[352] : data_wire[326];
	assign		wire_l1_w14_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[404] : data_wire[378];
	assign		wire_l1_w14_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[456] : data_wire[430];
	assign		wire_l1_w14_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[508] : data_wire[482];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[41] : data_wire[15];
	assign		wire_l1_w15_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[561] : data_wire[535];
	assign		wire_l1_w15_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[613] : data_wire[587];
	assign		wire_l1_w15_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[665] : data_wire[639];
	assign		wire_l1_w15_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[717] : data_wire[691];
	assign		wire_l1_w15_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[769] : data_wire[743];
	assign		wire_l1_w15_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[821] : data_wire[795];
	assign		wire_l1_w15_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[67];
	assign		wire_l1_w15_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[145] : data_wire[119];
	assign		wire_l1_w15_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[197] : data_wire[171];
	assign		wire_l1_w15_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[223];
	assign		wire_l1_w15_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[301] : data_wire[275];
	assign		wire_l1_w15_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[353] : data_wire[327];
	assign		wire_l1_w15_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[405] : data_wire[379];
	assign		wire_l1_w15_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[457] : data_wire[431];
	assign		wire_l1_w15_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[509] : data_wire[483];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[42] : data_wire[16];
	assign		wire_l1_w16_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[562] : data_wire[536];
	assign		wire_l1_w16_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[614] : data_wire[588];
	assign		wire_l1_w16_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[666] : data_wire[640];
	assign		wire_l1_w16_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[718] : data_wire[692];
	assign		wire_l1_w16_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[770] : data_wire[744];
	assign		wire_l1_w16_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[822] : data_wire[796];
	assign		wire_l1_w16_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[68];
	assign		wire_l1_w16_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[146] : data_wire[120];
	assign		wire_l1_w16_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[198] : data_wire[172];
	assign		wire_l1_w16_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[224];
	assign		wire_l1_w16_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[302] : data_wire[276];
	assign		wire_l1_w16_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[354] : data_wire[328];
	assign		wire_l1_w16_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[406] : data_wire[380];
	assign		wire_l1_w16_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[458] : data_wire[432];
	assign		wire_l1_w16_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[510] : data_wire[484];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[43] : data_wire[17];
	assign		wire_l1_w17_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[563] : data_wire[537];
	assign		wire_l1_w17_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[615] : data_wire[589];
	assign		wire_l1_w17_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[667] : data_wire[641];
	assign		wire_l1_w17_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[719] : data_wire[693];
	assign		wire_l1_w17_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[771] : data_wire[745];
	assign		wire_l1_w17_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[823] : data_wire[797];
	assign		wire_l1_w17_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[69];
	assign		wire_l1_w17_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[147] : data_wire[121];
	assign		wire_l1_w17_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[199] : data_wire[173];
	assign		wire_l1_w17_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[225];
	assign		wire_l1_w17_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[303] : data_wire[277];
	assign		wire_l1_w17_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[355] : data_wire[329];
	assign		wire_l1_w17_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[407] : data_wire[381];
	assign		wire_l1_w17_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[459] : data_wire[433];
	assign		wire_l1_w17_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[511] : data_wire[485];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[44] : data_wire[18];
	assign		wire_l1_w18_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[564] : data_wire[538];
	assign		wire_l1_w18_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[616] : data_wire[590];
	assign		wire_l1_w18_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[668] : data_wire[642];
	assign		wire_l1_w18_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[720] : data_wire[694];
	assign		wire_l1_w18_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[772] : data_wire[746];
	assign		wire_l1_w18_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[824] : data_wire[798];
	assign		wire_l1_w18_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[96] : data_wire[70];
	assign		wire_l1_w18_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[148] : data_wire[122];
	assign		wire_l1_w18_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[174];
	assign		wire_l1_w18_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[226];
	assign		wire_l1_w18_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[304] : data_wire[278];
	assign		wire_l1_w18_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[356] : data_wire[330];
	assign		wire_l1_w18_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[408] : data_wire[382];
	assign		wire_l1_w18_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[460] : data_wire[434];
	assign		wire_l1_w18_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[512] : data_wire[486];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[45] : data_wire[19];
	assign		wire_l1_w19_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[565] : data_wire[539];
	assign		wire_l1_w19_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[617] : data_wire[591];
	assign		wire_l1_w19_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[669] : data_wire[643];
	assign		wire_l1_w19_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[721] : data_wire[695];
	assign		wire_l1_w19_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[773] : data_wire[747];
	assign		wire_l1_w19_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[825] : data_wire[799];
	assign		wire_l1_w19_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[97] : data_wire[71];
	assign		wire_l1_w19_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[149] : data_wire[123];
	assign		wire_l1_w19_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[175];
	assign		wire_l1_w19_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[227];
	assign		wire_l1_w19_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[305] : data_wire[279];
	assign		wire_l1_w19_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[357] : data_wire[331];
	assign		wire_l1_w19_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[409] : data_wire[383];
	assign		wire_l1_w19_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[461] : data_wire[435];
	assign		wire_l1_w19_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[513] : data_wire[487];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[1];
	assign		wire_l1_w1_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[547] : data_wire[521];
	assign		wire_l1_w1_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[599] : data_wire[573];
	assign		wire_l1_w1_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[651] : data_wire[625];
	assign		wire_l1_w1_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[703] : data_wire[677];
	assign		wire_l1_w1_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[755] : data_wire[729];
	assign		wire_l1_w1_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[807] : data_wire[781];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[53];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[131] : data_wire[105];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[183] : data_wire[157];
	assign		wire_l1_w1_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[209];
	assign		wire_l1_w1_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[287] : data_wire[261];
	assign		wire_l1_w1_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[339] : data_wire[313];
	assign		wire_l1_w1_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[391] : data_wire[365];
	assign		wire_l1_w1_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[443] : data_wire[417];
	assign		wire_l1_w1_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[469];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[46] : data_wire[20];
	assign		wire_l1_w20_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[566] : data_wire[540];
	assign		wire_l1_w20_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[618] : data_wire[592];
	assign		wire_l1_w20_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[670] : data_wire[644];
	assign		wire_l1_w20_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[722] : data_wire[696];
	assign		wire_l1_w20_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[774] : data_wire[748];
	assign		wire_l1_w20_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[826] : data_wire[800];
	assign		wire_l1_w20_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[98] : data_wire[72];
	assign		wire_l1_w20_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[150] : data_wire[124];
	assign		wire_l1_w20_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[176];
	assign		wire_l1_w20_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[228];
	assign		wire_l1_w20_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[306] : data_wire[280];
	assign		wire_l1_w20_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[358] : data_wire[332];
	assign		wire_l1_w20_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[410] : data_wire[384];
	assign		wire_l1_w20_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[462] : data_wire[436];
	assign		wire_l1_w20_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[514] : data_wire[488];
	assign		wire_l1_w21_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[47] : data_wire[21];
	assign		wire_l1_w21_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[567] : data_wire[541];
	assign		wire_l1_w21_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[619] : data_wire[593];
	assign		wire_l1_w21_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[671] : data_wire[645];
	assign		wire_l1_w21_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[723] : data_wire[697];
	assign		wire_l1_w21_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[775] : data_wire[749];
	assign		wire_l1_w21_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[827] : data_wire[801];
	assign		wire_l1_w21_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[99] : data_wire[73];
	assign		wire_l1_w21_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[151] : data_wire[125];
	assign		wire_l1_w21_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[177];
	assign		wire_l1_w21_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[229];
	assign		wire_l1_w21_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[307] : data_wire[281];
	assign		wire_l1_w21_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[359] : data_wire[333];
	assign		wire_l1_w21_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[411] : data_wire[385];
	assign		wire_l1_w21_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[463] : data_wire[437];
	assign		wire_l1_w21_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[515] : data_wire[489];
	assign		wire_l1_w22_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[48] : data_wire[22];
	assign		wire_l1_w22_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[568] : data_wire[542];
	assign		wire_l1_w22_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[620] : data_wire[594];
	assign		wire_l1_w22_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[672] : data_wire[646];
	assign		wire_l1_w22_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[724] : data_wire[698];
	assign		wire_l1_w22_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[776] : data_wire[750];
	assign		wire_l1_w22_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[828] : data_wire[802];
	assign		wire_l1_w22_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[100] : data_wire[74];
	assign		wire_l1_w22_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[152] : data_wire[126];
	assign		wire_l1_w22_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[178];
	assign		wire_l1_w22_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[256] : data_wire[230];
	assign		wire_l1_w22_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[308] : data_wire[282];
	assign		wire_l1_w22_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[334];
	assign		wire_l1_w22_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[412] : data_wire[386];
	assign		wire_l1_w22_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[464] : data_wire[438];
	assign		wire_l1_w22_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[516] : data_wire[490];
	assign		wire_l1_w23_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[49] : data_wire[23];
	assign		wire_l1_w23_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[569] : data_wire[543];
	assign		wire_l1_w23_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[621] : data_wire[595];
	assign		wire_l1_w23_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[673] : data_wire[647];
	assign		wire_l1_w23_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[725] : data_wire[699];
	assign		wire_l1_w23_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[777] : data_wire[751];
	assign		wire_l1_w23_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[829] : data_wire[803];
	assign		wire_l1_w23_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[101] : data_wire[75];
	assign		wire_l1_w23_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[153] : data_wire[127];
	assign		wire_l1_w23_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[179];
	assign		wire_l1_w23_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[257] : data_wire[231];
	assign		wire_l1_w23_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[309] : data_wire[283];
	assign		wire_l1_w23_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[335];
	assign		wire_l1_w23_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[413] : data_wire[387];
	assign		wire_l1_w23_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[465] : data_wire[439];
	assign		wire_l1_w23_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[517] : data_wire[491];
	assign		wire_l1_w24_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[50] : data_wire[24];
	assign		wire_l1_w24_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[570] : data_wire[544];
	assign		wire_l1_w24_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[622] : data_wire[596];
	assign		wire_l1_w24_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[674] : data_wire[648];
	assign		wire_l1_w24_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[726] : data_wire[700];
	assign		wire_l1_w24_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[778] : data_wire[752];
	assign		wire_l1_w24_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[830] : data_wire[804];
	assign		wire_l1_w24_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[102] : data_wire[76];
	assign		wire_l1_w24_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[154] : data_wire[128];
	assign		wire_l1_w24_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[180];
	assign		wire_l1_w24_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[258] : data_wire[232];
	assign		wire_l1_w24_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[310] : data_wire[284];
	assign		wire_l1_w24_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[336];
	assign		wire_l1_w24_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[414] : data_wire[388];
	assign		wire_l1_w24_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[466] : data_wire[440];
	assign		wire_l1_w24_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[518] : data_wire[492];
	assign		wire_l1_w25_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[51] : data_wire[25];
	assign		wire_l1_w25_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[571] : data_wire[545];
	assign		wire_l1_w25_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[623] : data_wire[597];
	assign		wire_l1_w25_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[675] : data_wire[649];
	assign		wire_l1_w25_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[727] : data_wire[701];
	assign		wire_l1_w25_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[779] : data_wire[753];
	assign		wire_l1_w25_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[831] : data_wire[805];
	assign		wire_l1_w25_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[103] : data_wire[77];
	assign		wire_l1_w25_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[155] : data_wire[129];
	assign		wire_l1_w25_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[181];
	assign		wire_l1_w25_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[259] : data_wire[233];
	assign		wire_l1_w25_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[311] : data_wire[285];
	assign		wire_l1_w25_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[337];
	assign		wire_l1_w25_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[415] : data_wire[389];
	assign		wire_l1_w25_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[467] : data_wire[441];
	assign		wire_l1_w25_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[519] : data_wire[493];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[28] : data_wire[2];
	assign		wire_l1_w2_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[548] : data_wire[522];
	assign		wire_l1_w2_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[600] : data_wire[574];
	assign		wire_l1_w2_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[652] : data_wire[626];
	assign		wire_l1_w2_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[704] : data_wire[678];
	assign		wire_l1_w2_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[756] : data_wire[730];
	assign		wire_l1_w2_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[808] : data_wire[782];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[80] : data_wire[54];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[132] : data_wire[106];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[158];
	assign		wire_l1_w2_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[210];
	assign		wire_l1_w2_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[288] : data_wire[262];
	assign		wire_l1_w2_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[340] : data_wire[314];
	assign		wire_l1_w2_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[392] : data_wire[366];
	assign		wire_l1_w2_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[444] : data_wire[418];
	assign		wire_l1_w2_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[496] : data_wire[470];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[3];
	assign		wire_l1_w3_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[549] : data_wire[523];
	assign		wire_l1_w3_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[601] : data_wire[575];
	assign		wire_l1_w3_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[653] : data_wire[627];
	assign		wire_l1_w3_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[705] : data_wire[679];
	assign		wire_l1_w3_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[757] : data_wire[731];
	assign		wire_l1_w3_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[809] : data_wire[783];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[81] : data_wire[55];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[133] : data_wire[107];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[159];
	assign		wire_l1_w3_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[211];
	assign		wire_l1_w3_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[289] : data_wire[263];
	assign		wire_l1_w3_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[341] : data_wire[315];
	assign		wire_l1_w3_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[393] : data_wire[367];
	assign		wire_l1_w3_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[445] : data_wire[419];
	assign		wire_l1_w3_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[497] : data_wire[471];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[30] : data_wire[4];
	assign		wire_l1_w4_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[550] : data_wire[524];
	assign		wire_l1_w4_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[602] : data_wire[576];
	assign		wire_l1_w4_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[654] : data_wire[628];
	assign		wire_l1_w4_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[706] : data_wire[680];
	assign		wire_l1_w4_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[758] : data_wire[732];
	assign		wire_l1_w4_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[810] : data_wire[784];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[82] : data_wire[56];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[134] : data_wire[108];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[160];
	assign		wire_l1_w4_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[212];
	assign		wire_l1_w4_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[290] : data_wire[264];
	assign		wire_l1_w4_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[342] : data_wire[316];
	assign		wire_l1_w4_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[394] : data_wire[368];
	assign		wire_l1_w4_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[446] : data_wire[420];
	assign		wire_l1_w4_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[498] : data_wire[472];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[5];
	assign		wire_l1_w5_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[551] : data_wire[525];
	assign		wire_l1_w5_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[603] : data_wire[577];
	assign		wire_l1_w5_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[655] : data_wire[629];
	assign		wire_l1_w5_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[707] : data_wire[681];
	assign		wire_l1_w5_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[759] : data_wire[733];
	assign		wire_l1_w5_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[811] : data_wire[785];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[83] : data_wire[57];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[135] : data_wire[109];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[161];
	assign		wire_l1_w5_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[213];
	assign		wire_l1_w5_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[291] : data_wire[265];
	assign		wire_l1_w5_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[343] : data_wire[317];
	assign		wire_l1_w5_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[395] : data_wire[369];
	assign		wire_l1_w5_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[447] : data_wire[421];
	assign		wire_l1_w5_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[499] : data_wire[473];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[32] : data_wire[6];
	assign		wire_l1_w6_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[552] : data_wire[526];
	assign		wire_l1_w6_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[604] : data_wire[578];
	assign		wire_l1_w6_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[656] : data_wire[630];
	assign		wire_l1_w6_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[708] : data_wire[682];
	assign		wire_l1_w6_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[760] : data_wire[734];
	assign		wire_l1_w6_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[812] : data_wire[786];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[84] : data_wire[58];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[136] : data_wire[110];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[162];
	assign		wire_l1_w6_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[240] : data_wire[214];
	assign		wire_l1_w6_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[292] : data_wire[266];
	assign		wire_l1_w6_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[344] : data_wire[318];
	assign		wire_l1_w6_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[396] : data_wire[370];
	assign		wire_l1_w6_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[448] : data_wire[422];
	assign		wire_l1_w6_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[500] : data_wire[474];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[33] : data_wire[7];
	assign		wire_l1_w7_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[553] : data_wire[527];
	assign		wire_l1_w7_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[605] : data_wire[579];
	assign		wire_l1_w7_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[657] : data_wire[631];
	assign		wire_l1_w7_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[709] : data_wire[683];
	assign		wire_l1_w7_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[761] : data_wire[735];
	assign		wire_l1_w7_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[813] : data_wire[787];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[85] : data_wire[59];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[137] : data_wire[111];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[163];
	assign		wire_l1_w7_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[241] : data_wire[215];
	assign		wire_l1_w7_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[293] : data_wire[267];
	assign		wire_l1_w7_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[345] : data_wire[319];
	assign		wire_l1_w7_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[397] : data_wire[371];
	assign		wire_l1_w7_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[449] : data_wire[423];
	assign		wire_l1_w7_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[501] : data_wire[475];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[34] : data_wire[8];
	assign		wire_l1_w8_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[554] : data_wire[528];
	assign		wire_l1_w8_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[606] : data_wire[580];
	assign		wire_l1_w8_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[658] : data_wire[632];
	assign		wire_l1_w8_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[710] : data_wire[684];
	assign		wire_l1_w8_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[762] : data_wire[736];
	assign		wire_l1_w8_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[814] : data_wire[788];
	assign		wire_l1_w8_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[86] : data_wire[60];
	assign		wire_l1_w8_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[138] : data_wire[112];
	assign		wire_l1_w8_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[164];
	assign		wire_l1_w8_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[242] : data_wire[216];
	assign		wire_l1_w8_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[294] : data_wire[268];
	assign		wire_l1_w8_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[346] : data_wire[320];
	assign		wire_l1_w8_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[398] : data_wire[372];
	assign		wire_l1_w8_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[450] : data_wire[424];
	assign		wire_l1_w8_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[502] : data_wire[476];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[35] : data_wire[9];
	assign		wire_l1_w9_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[555] : data_wire[529];
	assign		wire_l1_w9_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[607] : data_wire[581];
	assign		wire_l1_w9_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[659] : data_wire[633];
	assign		wire_l1_w9_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[711] : data_wire[685];
	assign		wire_l1_w9_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[763] : data_wire[737];
	assign		wire_l1_w9_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[815] : data_wire[789];
	assign		wire_l1_w9_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[87] : data_wire[61];
	assign		wire_l1_w9_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[139] : data_wire[113];
	assign		wire_l1_w9_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[165];
	assign		wire_l1_w9_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[243] : data_wire[217];
	assign		wire_l1_w9_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[295] : data_wire[269];
	assign		wire_l1_w9_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[347] : data_wire[321];
	assign		wire_l1_w9_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[399] : data_wire[373];
	assign		wire_l1_w9_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[451] : data_wire[425];
	assign		wire_l1_w9_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[503] : data_wire[477];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[833] : data_wire[832];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[835] : data_wire[834];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[837] : data_wire[836];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[839] : data_wire[838];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[841] : data_wire[840];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[843] : data_wire[842];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[845] : data_wire[844];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[847] : data_wire[846];
	assign		wire_l2_w10_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[993] : data_wire[992];
	assign		wire_l2_w10_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[995] : data_wire[994];
	assign		wire_l2_w10_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[997] : data_wire[996];
	assign		wire_l2_w10_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[999] : data_wire[998];
	assign		wire_l2_w10_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1001] : data_wire[1000];
	assign		wire_l2_w10_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1003] : data_wire[1002];
	assign		wire_l2_w10_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1005] : data_wire[1004];
	assign		wire_l2_w10_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1007] : data_wire[1006];
	assign		wire_l2_w11_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1009] : data_wire[1008];
	assign		wire_l2_w11_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1011] : data_wire[1010];
	assign		wire_l2_w11_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1013] : data_wire[1012];
	assign		wire_l2_w11_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1015] : data_wire[1014];
	assign		wire_l2_w11_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1017] : data_wire[1016];
	assign		wire_l2_w11_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1019] : data_wire[1018];
	assign		wire_l2_w11_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1021] : data_wire[1020];
	assign		wire_l2_w11_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1023] : data_wire[1022];
	assign		wire_l2_w12_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1025] : data_wire[1024];
	assign		wire_l2_w12_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1027] : data_wire[1026];
	assign		wire_l2_w12_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1029] : data_wire[1028];
	assign		wire_l2_w12_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1031] : data_wire[1030];
	assign		wire_l2_w12_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1033] : data_wire[1032];
	assign		wire_l2_w12_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1035] : data_wire[1034];
	assign		wire_l2_w12_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1037] : data_wire[1036];
	assign		wire_l2_w12_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1039] : data_wire[1038];
	assign		wire_l2_w13_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1041] : data_wire[1040];
	assign		wire_l2_w13_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1043] : data_wire[1042];
	assign		wire_l2_w13_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1045] : data_wire[1044];
	assign		wire_l2_w13_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1047] : data_wire[1046];
	assign		wire_l2_w13_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1049] : data_wire[1048];
	assign		wire_l2_w13_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1051] : data_wire[1050];
	assign		wire_l2_w13_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1053] : data_wire[1052];
	assign		wire_l2_w13_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1055] : data_wire[1054];
	assign		wire_l2_w14_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1057] : data_wire[1056];
	assign		wire_l2_w14_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1059] : data_wire[1058];
	assign		wire_l2_w14_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1061] : data_wire[1060];
	assign		wire_l2_w14_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1063] : data_wire[1062];
	assign		wire_l2_w14_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1065] : data_wire[1064];
	assign		wire_l2_w14_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1067] : data_wire[1066];
	assign		wire_l2_w14_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1069] : data_wire[1068];
	assign		wire_l2_w14_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1071] : data_wire[1070];
	assign		wire_l2_w15_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1073] : data_wire[1072];
	assign		wire_l2_w15_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1075] : data_wire[1074];
	assign		wire_l2_w15_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1077] : data_wire[1076];
	assign		wire_l2_w15_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1079] : data_wire[1078];
	assign		wire_l2_w15_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1081] : data_wire[1080];
	assign		wire_l2_w15_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1083] : data_wire[1082];
	assign		wire_l2_w15_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1085] : data_wire[1084];
	assign		wire_l2_w15_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1087] : data_wire[1086];
	assign		wire_l2_w16_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1089] : data_wire[1088];
	assign		wire_l2_w16_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1091] : data_wire[1090];
	assign		wire_l2_w16_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1093] : data_wire[1092];
	assign		wire_l2_w16_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1095] : data_wire[1094];
	assign		wire_l2_w16_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1097] : data_wire[1096];
	assign		wire_l2_w16_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1099] : data_wire[1098];
	assign		wire_l2_w16_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1101] : data_wire[1100];
	assign		wire_l2_w16_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1103] : data_wire[1102];
	assign		wire_l2_w17_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1105] : data_wire[1104];
	assign		wire_l2_w17_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1107] : data_wire[1106];
	assign		wire_l2_w17_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1109] : data_wire[1108];
	assign		wire_l2_w17_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1111] : data_wire[1110];
	assign		wire_l2_w17_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1113] : data_wire[1112];
	assign		wire_l2_w17_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1115] : data_wire[1114];
	assign		wire_l2_w17_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1117] : data_wire[1116];
	assign		wire_l2_w17_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1119] : data_wire[1118];
	assign		wire_l2_w18_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1121] : data_wire[1120];
	assign		wire_l2_w18_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1123] : data_wire[1122];
	assign		wire_l2_w18_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1125] : data_wire[1124];
	assign		wire_l2_w18_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1127] : data_wire[1126];
	assign		wire_l2_w18_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1129] : data_wire[1128];
	assign		wire_l2_w18_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1131] : data_wire[1130];
	assign		wire_l2_w18_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1133] : data_wire[1132];
	assign		wire_l2_w18_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1135] : data_wire[1134];
	assign		wire_l2_w19_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1137] : data_wire[1136];
	assign		wire_l2_w19_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1139] : data_wire[1138];
	assign		wire_l2_w19_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1141] : data_wire[1140];
	assign		wire_l2_w19_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1143] : data_wire[1142];
	assign		wire_l2_w19_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1145] : data_wire[1144];
	assign		wire_l2_w19_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1147] : data_wire[1146];
	assign		wire_l2_w19_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1149] : data_wire[1148];
	assign		wire_l2_w19_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1151] : data_wire[1150];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[849] : data_wire[848];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[851] : data_wire[850];
	assign		wire_l2_w1_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[853] : data_wire[852];
	assign		wire_l2_w1_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[855] : data_wire[854];
	assign		wire_l2_w1_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[857] : data_wire[856];
	assign		wire_l2_w1_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[859] : data_wire[858];
	assign		wire_l2_w1_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[861] : data_wire[860];
	assign		wire_l2_w1_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[863] : data_wire[862];
	assign		wire_l2_w20_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1153] : data_wire[1152];
	assign		wire_l2_w20_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1155] : data_wire[1154];
	assign		wire_l2_w20_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1157] : data_wire[1156];
	assign		wire_l2_w20_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1159] : data_wire[1158];
	assign		wire_l2_w20_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1161] : data_wire[1160];
	assign		wire_l2_w20_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1163] : data_wire[1162];
	assign		wire_l2_w20_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1165] : data_wire[1164];
	assign		wire_l2_w20_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1167] : data_wire[1166];
	assign		wire_l2_w21_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1169] : data_wire[1168];
	assign		wire_l2_w21_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1171] : data_wire[1170];
	assign		wire_l2_w21_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1173] : data_wire[1172];
	assign		wire_l2_w21_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1175] : data_wire[1174];
	assign		wire_l2_w21_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1177] : data_wire[1176];
	assign		wire_l2_w21_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1179] : data_wire[1178];
	assign		wire_l2_w21_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1181] : data_wire[1180];
	assign		wire_l2_w21_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1183] : data_wire[1182];
	assign		wire_l2_w22_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1185] : data_wire[1184];
	assign		wire_l2_w22_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1187] : data_wire[1186];
	assign		wire_l2_w22_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1189] : data_wire[1188];
	assign		wire_l2_w22_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1191] : data_wire[1190];
	assign		wire_l2_w22_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1193] : data_wire[1192];
	assign		wire_l2_w22_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1195] : data_wire[1194];
	assign		wire_l2_w22_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1197] : data_wire[1196];
	assign		wire_l2_w22_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1199] : data_wire[1198];
	assign		wire_l2_w23_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1201] : data_wire[1200];
	assign		wire_l2_w23_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1203] : data_wire[1202];
	assign		wire_l2_w23_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1205] : data_wire[1204];
	assign		wire_l2_w23_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1207] : data_wire[1206];
	assign		wire_l2_w23_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1209] : data_wire[1208];
	assign		wire_l2_w23_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1211] : data_wire[1210];
	assign		wire_l2_w23_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1213] : data_wire[1212];
	assign		wire_l2_w23_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1215] : data_wire[1214];
	assign		wire_l2_w24_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1217] : data_wire[1216];
	assign		wire_l2_w24_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1219] : data_wire[1218];
	assign		wire_l2_w24_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1221] : data_wire[1220];
	assign		wire_l2_w24_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1223] : data_wire[1222];
	assign		wire_l2_w24_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1225] : data_wire[1224];
	assign		wire_l2_w24_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1227] : data_wire[1226];
	assign		wire_l2_w24_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1229] : data_wire[1228];
	assign		wire_l2_w24_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1231] : data_wire[1230];
	assign		wire_l2_w25_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1233] : data_wire[1232];
	assign		wire_l2_w25_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1235] : data_wire[1234];
	assign		wire_l2_w25_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1237] : data_wire[1236];
	assign		wire_l2_w25_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1239] : data_wire[1238];
	assign		wire_l2_w25_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1241] : data_wire[1240];
	assign		wire_l2_w25_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1243] : data_wire[1242];
	assign		wire_l2_w25_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1245] : data_wire[1244];
	assign		wire_l2_w25_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[1247] : data_wire[1246];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[865] : data_wire[864];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[867] : data_wire[866];
	assign		wire_l2_w2_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[869] : data_wire[868];
	assign		wire_l2_w2_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[871] : data_wire[870];
	assign		wire_l2_w2_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[873] : data_wire[872];
	assign		wire_l2_w2_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[875] : data_wire[874];
	assign		wire_l2_w2_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[877] : data_wire[876];
	assign		wire_l2_w2_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[879] : data_wire[878];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[881] : data_wire[880];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[883] : data_wire[882];
	assign		wire_l2_w3_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[885] : data_wire[884];
	assign		wire_l2_w3_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[887] : data_wire[886];
	assign		wire_l2_w3_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[889] : data_wire[888];
	assign		wire_l2_w3_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[891] : data_wire[890];
	assign		wire_l2_w3_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[893] : data_wire[892];
	assign		wire_l2_w3_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[895] : data_wire[894];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[897] : data_wire[896];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[899] : data_wire[898];
	assign		wire_l2_w4_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[901] : data_wire[900];
	assign		wire_l2_w4_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[903] : data_wire[902];
	assign		wire_l2_w4_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[905] : data_wire[904];
	assign		wire_l2_w4_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[907] : data_wire[906];
	assign		wire_l2_w4_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[909] : data_wire[908];
	assign		wire_l2_w4_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[911] : data_wire[910];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[913] : data_wire[912];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[915] : data_wire[914];
	assign		wire_l2_w5_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[917] : data_wire[916];
	assign		wire_l2_w5_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[919] : data_wire[918];
	assign		wire_l2_w5_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[921] : data_wire[920];
	assign		wire_l2_w5_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[923] : data_wire[922];
	assign		wire_l2_w5_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[925] : data_wire[924];
	assign		wire_l2_w5_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[927] : data_wire[926];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[929] : data_wire[928];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[931] : data_wire[930];
	assign		wire_l2_w6_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[933] : data_wire[932];
	assign		wire_l2_w6_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[935] : data_wire[934];
	assign		wire_l2_w6_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[937] : data_wire[936];
	assign		wire_l2_w6_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[939] : data_wire[938];
	assign		wire_l2_w6_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[941] : data_wire[940];
	assign		wire_l2_w6_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[943] : data_wire[942];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[945] : data_wire[944];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[947] : data_wire[946];
	assign		wire_l2_w7_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[949] : data_wire[948];
	assign		wire_l2_w7_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[951] : data_wire[950];
	assign		wire_l2_w7_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[953] : data_wire[952];
	assign		wire_l2_w7_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[955] : data_wire[954];
	assign		wire_l2_w7_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[957] : data_wire[956];
	assign		wire_l2_w7_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[959] : data_wire[958];
	assign		wire_l2_w8_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[961] : data_wire[960];
	assign		wire_l2_w8_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[963] : data_wire[962];
	assign		wire_l2_w8_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[965] : data_wire[964];
	assign		wire_l2_w8_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[967] : data_wire[966];
	assign		wire_l2_w8_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[969] : data_wire[968];
	assign		wire_l2_w8_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[971] : data_wire[970];
	assign		wire_l2_w8_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[973] : data_wire[972];
	assign		wire_l2_w8_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[975] : data_wire[974];
	assign		wire_l2_w9_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[977] : data_wire[976];
	assign		wire_l2_w9_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[979] : data_wire[978];
	assign		wire_l2_w9_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[981] : data_wire[980];
	assign		wire_l2_w9_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[983] : data_wire[982];
	assign		wire_l2_w9_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[985] : data_wire[984];
	assign		wire_l2_w9_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[987] : data_wire[986];
	assign		wire_l2_w9_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[989] : data_wire[988];
	assign		wire_l2_w9_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[991] : data_wire[990];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1249] : data_wire[1248];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1251] : data_wire[1250];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1253] : data_wire[1252];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1255] : data_wire[1254];
	assign		wire_l3_w10_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1329] : data_wire[1328];
	assign		wire_l3_w10_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1331] : data_wire[1330];
	assign		wire_l3_w10_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1333] : data_wire[1332];
	assign		wire_l3_w10_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1335] : data_wire[1334];
	assign		wire_l3_w11_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1337] : data_wire[1336];
	assign		wire_l3_w11_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1339] : data_wire[1338];
	assign		wire_l3_w11_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1341] : data_wire[1340];
	assign		wire_l3_w11_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1343] : data_wire[1342];
	assign		wire_l3_w12_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1345] : data_wire[1344];
	assign		wire_l3_w12_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1347] : data_wire[1346];
	assign		wire_l3_w12_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1349] : data_wire[1348];
	assign		wire_l3_w12_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1351] : data_wire[1350];
	assign		wire_l3_w13_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1353] : data_wire[1352];
	assign		wire_l3_w13_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1355] : data_wire[1354];
	assign		wire_l3_w13_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1357] : data_wire[1356];
	assign		wire_l3_w13_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1359] : data_wire[1358];
	assign		wire_l3_w14_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1361] : data_wire[1360];
	assign		wire_l3_w14_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1363] : data_wire[1362];
	assign		wire_l3_w14_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1365] : data_wire[1364];
	assign		wire_l3_w14_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1367] : data_wire[1366];
	assign		wire_l3_w15_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1369] : data_wire[1368];
	assign		wire_l3_w15_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1371] : data_wire[1370];
	assign		wire_l3_w15_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1373] : data_wire[1372];
	assign		wire_l3_w15_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1375] : data_wire[1374];
	assign		wire_l3_w16_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1377] : data_wire[1376];
	assign		wire_l3_w16_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1379] : data_wire[1378];
	assign		wire_l3_w16_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1381] : data_wire[1380];
	assign		wire_l3_w16_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1383] : data_wire[1382];
	assign		wire_l3_w17_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1385] : data_wire[1384];
	assign		wire_l3_w17_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1387] : data_wire[1386];
	assign		wire_l3_w17_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1389] : data_wire[1388];
	assign		wire_l3_w17_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1391] : data_wire[1390];
	assign		wire_l3_w18_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1393] : data_wire[1392];
	assign		wire_l3_w18_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1395] : data_wire[1394];
	assign		wire_l3_w18_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1397] : data_wire[1396];
	assign		wire_l3_w18_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1399] : data_wire[1398];
	assign		wire_l3_w19_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1401] : data_wire[1400];
	assign		wire_l3_w19_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1403] : data_wire[1402];
	assign		wire_l3_w19_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1405] : data_wire[1404];
	assign		wire_l3_w19_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1407] : data_wire[1406];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1257] : data_wire[1256];
	assign		wire_l3_w1_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1259] : data_wire[1258];
	assign		wire_l3_w1_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1261] : data_wire[1260];
	assign		wire_l3_w1_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1263] : data_wire[1262];
	assign		wire_l3_w20_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1409] : data_wire[1408];
	assign		wire_l3_w20_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1411] : data_wire[1410];
	assign		wire_l3_w20_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1413] : data_wire[1412];
	assign		wire_l3_w20_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1415] : data_wire[1414];
	assign		wire_l3_w21_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1417] : data_wire[1416];
	assign		wire_l3_w21_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1419] : data_wire[1418];
	assign		wire_l3_w21_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1421] : data_wire[1420];
	assign		wire_l3_w21_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1423] : data_wire[1422];
	assign		wire_l3_w22_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1425] : data_wire[1424];
	assign		wire_l3_w22_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1427] : data_wire[1426];
	assign		wire_l3_w22_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1429] : data_wire[1428];
	assign		wire_l3_w22_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1431] : data_wire[1430];
	assign		wire_l3_w23_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1433] : data_wire[1432];
	assign		wire_l3_w23_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1435] : data_wire[1434];
	assign		wire_l3_w23_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1437] : data_wire[1436];
	assign		wire_l3_w23_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1439] : data_wire[1438];
	assign		wire_l3_w24_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1441] : data_wire[1440];
	assign		wire_l3_w24_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1443] : data_wire[1442];
	assign		wire_l3_w24_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1445] : data_wire[1444];
	assign		wire_l3_w24_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1447] : data_wire[1446];
	assign		wire_l3_w25_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1449] : data_wire[1448];
	assign		wire_l3_w25_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1451] : data_wire[1450];
	assign		wire_l3_w25_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1453] : data_wire[1452];
	assign		wire_l3_w25_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1455] : data_wire[1454];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1265] : data_wire[1264];
	assign		wire_l3_w2_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1267] : data_wire[1266];
	assign		wire_l3_w2_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1269] : data_wire[1268];
	assign		wire_l3_w2_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1271] : data_wire[1270];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1273] : data_wire[1272];
	assign		wire_l3_w3_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1275] : data_wire[1274];
	assign		wire_l3_w3_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1277] : data_wire[1276];
	assign		wire_l3_w3_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1279] : data_wire[1278];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1281] : data_wire[1280];
	assign		wire_l3_w4_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1283] : data_wire[1282];
	assign		wire_l3_w4_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1285] : data_wire[1284];
	assign		wire_l3_w4_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1287] : data_wire[1286];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1289] : data_wire[1288];
	assign		wire_l3_w5_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1291] : data_wire[1290];
	assign		wire_l3_w5_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1293] : data_wire[1292];
	assign		wire_l3_w5_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1295] : data_wire[1294];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1297] : data_wire[1296];
	assign		wire_l3_w6_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1299] : data_wire[1298];
	assign		wire_l3_w6_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1301] : data_wire[1300];
	assign		wire_l3_w6_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1303] : data_wire[1302];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1305] : data_wire[1304];
	assign		wire_l3_w7_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1307] : data_wire[1306];
	assign		wire_l3_w7_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1309] : data_wire[1308];
	assign		wire_l3_w7_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1311] : data_wire[1310];
	assign		wire_l3_w8_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1313] : data_wire[1312];
	assign		wire_l3_w8_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1315] : data_wire[1314];
	assign		wire_l3_w8_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1317] : data_wire[1316];
	assign		wire_l3_w8_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1319] : data_wire[1318];
	assign		wire_l3_w9_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1321] : data_wire[1320];
	assign		wire_l3_w9_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1323] : data_wire[1322];
	assign		wire_l3_w9_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1325] : data_wire[1324];
	assign		wire_l3_w9_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[1327] : data_wire[1326];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1457] : data_wire[1456];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1459] : data_wire[1458];
	assign		wire_l4_w10_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1497] : data_wire[1496];
	assign		wire_l4_w10_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1499] : data_wire[1498];
	assign		wire_l4_w11_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1501] : data_wire[1500];
	assign		wire_l4_w11_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1503] : data_wire[1502];
	assign		wire_l4_w12_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1505] : data_wire[1504];
	assign		wire_l4_w12_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1507] : data_wire[1506];
	assign		wire_l4_w13_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1509] : data_wire[1508];
	assign		wire_l4_w13_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1511] : data_wire[1510];
	assign		wire_l4_w14_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1513] : data_wire[1512];
	assign		wire_l4_w14_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1515] : data_wire[1514];
	assign		wire_l4_w15_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1517] : data_wire[1516];
	assign		wire_l4_w15_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1519] : data_wire[1518];
	assign		wire_l4_w16_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1521] : data_wire[1520];
	assign		wire_l4_w16_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1523] : data_wire[1522];
	assign		wire_l4_w17_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1525] : data_wire[1524];
	assign		wire_l4_w17_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1527] : data_wire[1526];
	assign		wire_l4_w18_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1529] : data_wire[1528];
	assign		wire_l4_w18_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1531] : data_wire[1530];
	assign		wire_l4_w19_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1533] : data_wire[1532];
	assign		wire_l4_w19_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1535] : data_wire[1534];
	assign		wire_l4_w1_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1461] : data_wire[1460];
	assign		wire_l4_w1_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1463] : data_wire[1462];
	assign		wire_l4_w20_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1537] : data_wire[1536];
	assign		wire_l4_w20_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1539] : data_wire[1538];
	assign		wire_l4_w21_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1541] : data_wire[1540];
	assign		wire_l4_w21_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1543] : data_wire[1542];
	assign		wire_l4_w22_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1545] : data_wire[1544];
	assign		wire_l4_w22_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1547] : data_wire[1546];
	assign		wire_l4_w23_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1549] : data_wire[1548];
	assign		wire_l4_w23_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1551] : data_wire[1550];
	assign		wire_l4_w24_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1553] : data_wire[1552];
	assign		wire_l4_w24_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1555] : data_wire[1554];
	assign		wire_l4_w25_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1557] : data_wire[1556];
	assign		wire_l4_w25_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1559] : data_wire[1558];
	assign		wire_l4_w2_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1465] : data_wire[1464];
	assign		wire_l4_w2_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1467] : data_wire[1466];
	assign		wire_l4_w3_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1469] : data_wire[1468];
	assign		wire_l4_w3_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1471] : data_wire[1470];
	assign		wire_l4_w4_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1473] : data_wire[1472];
	assign		wire_l4_w4_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1475] : data_wire[1474];
	assign		wire_l4_w5_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1477] : data_wire[1476];
	assign		wire_l4_w5_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1479] : data_wire[1478];
	assign		wire_l4_w6_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1481] : data_wire[1480];
	assign		wire_l4_w6_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1483] : data_wire[1482];
	assign		wire_l4_w7_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1485] : data_wire[1484];
	assign		wire_l4_w7_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1487] : data_wire[1486];
	assign		wire_l4_w8_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1489] : data_wire[1488];
	assign		wire_l4_w8_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1491] : data_wire[1490];
	assign		wire_l4_w9_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1493] : data_wire[1492];
	assign		wire_l4_w9_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[1495] : data_wire[1494];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1561] : data_wire[1560];
	assign		wire_l5_w10_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1581] : data_wire[1580];
	assign		wire_l5_w11_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1583] : data_wire[1582];
	assign		wire_l5_w12_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1585] : data_wire[1584];
	assign		wire_l5_w13_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1587] : data_wire[1586];
	assign		wire_l5_w14_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1589] : data_wire[1588];
	assign		wire_l5_w15_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1591] : data_wire[1590];
	assign		wire_l5_w16_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1593] : data_wire[1592];
	assign		wire_l5_w17_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1595] : data_wire[1594];
	assign		wire_l5_w18_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1597] : data_wire[1596];
	assign		wire_l5_w19_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1599] : data_wire[1598];
	assign		wire_l5_w1_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1563] : data_wire[1562];
	assign		wire_l5_w20_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1601] : data_wire[1600];
	assign		wire_l5_w21_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1603] : data_wire[1602];
	assign		wire_l5_w22_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1605] : data_wire[1604];
	assign		wire_l5_w23_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1607] : data_wire[1606];
	assign		wire_l5_w24_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1609] : data_wire[1608];
	assign		wire_l5_w25_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1611] : data_wire[1610];
	assign		wire_l5_w2_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1565] : data_wire[1564];
	assign		wire_l5_w3_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1567] : data_wire[1566];
	assign		wire_l5_w4_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1569] : data_wire[1568];
	assign		wire_l5_w5_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1571] : data_wire[1570];
	assign		wire_l5_w6_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1573] : data_wire[1572];
	assign		wire_l5_w7_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1575] : data_wire[1574];
	assign		wire_l5_w8_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1577] : data_wire[1576];
	assign		wire_l5_w9_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[1579] : data_wire[1578];
	assign
		data_wire = {wire_l4_w25_n1_mux_dataout, wire_l4_w25_n0_mux_dataout, wire_l4_w24_n1_mux_dataout, wire_l4_w24_n0_mux_dataout, wire_l4_w23_n1_mux_dataout, wire_l4_w23_n0_mux_dataout, wire_l4_w22_n1_mux_dataout, wire_l4_w22_n0_mux_dataout, wire_l4_w21_n1_mux_dataout, wire_l4_w21_n0_mux_dataout, wire_l4_w20_n1_mux_dataout, wire_l4_w20_n0_mux_dataout, wire_l4_w19_n1_mux_dataout, wire_l4_w19_n0_mux_dataout, wire_l4_w18_n1_mux_dataout, wire_l4_w18_n0_mux_dataout, wire_l4_w17_n1_mux_dataout, wire_l4_w17_n0_mux_dataout, wire_l4_w16_n1_mux_dataout, wire_l4_w16_n0_mux_dataout, wire_l4_w15_n1_mux_dataout, wire_l4_w15_n0_mux_dataout, wire_l4_w14_n1_mux_dataout, wire_l4_w14_n0_mux_dataout, wire_l4_w13_n1_mux_dataout, wire_l4_w13_n0_mux_dataout, wire_l4_w12_n1_mux_dataout, wire_l4_w12_n0_mux_dataout, wire_l4_w11_n1_mux_dataout, wire_l4_w11_n0_mux_dataout, wire_l4_w10_n1_mux_dataout, wire_l4_w10_n0_mux_dataout, wire_l4_w9_n1_mux_dataout, wire_l4_w9_n0_mux_dataout, wire_l4_w8_n1_mux_dataout, wire_l4_w8_n0_mux_dataout, wire_l4_w7_n1_mux_dataout, wire_l4_w7_n0_mux_dataout, wire_l4_w6_n1_mux_dataout, wire_l4_w6_n0_mux_dataout, wire_l4_w5_n1_mux_dataout, wire_l4_w5_n0_mux_dataout, wire_l4_w4_n1_mux_dataout, wire_l4_w4_n0_mux_dataout, wire_l4_w3_n1_mux_dataout, wire_l4_w3_n0_mux_dataout, wire_l4_w2_n1_mux_dataout, wire_l4_w2_n0_mux_dataout, wire_l4_w1_n1_mux_dataout, wire_l4_w1_n0_mux_dataout, wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w25_n3_mux_dataout, wire_l3_w25_n2_mux_dataout, wire_l3_w25_n1_mux_dataout, wire_l3_w25_n0_mux_dataout, wire_l3_w24_n3_mux_dataout, wire_l3_w24_n2_mux_dataout, wire_l3_w24_n1_mux_dataout, wire_l3_w24_n0_mux_dataout, wire_l3_w23_n3_mux_dataout, wire_l3_w23_n2_mux_dataout, wire_l3_w23_n1_mux_dataout, wire_l3_w23_n0_mux_dataout, wire_l3_w22_n3_mux_dataout, wire_l3_w22_n2_mux_dataout, wire_l3_w22_n1_mux_dataout, wire_l3_w22_n0_mux_dataout, wire_l3_w21_n3_mux_dataout, wire_l3_w21_n2_mux_dataout, wire_l3_w21_n1_mux_dataout, wire_l3_w21_n0_mux_dataout, wire_l3_w20_n3_mux_dataout, wire_l3_w20_n2_mux_dataout
, wire_l3_w20_n1_mux_dataout, wire_l3_w20_n0_mux_dataout, wire_l3_w19_n3_mux_dataout, wire_l3_w19_n2_mux_dataout, wire_l3_w19_n1_mux_dataout, wire_l3_w19_n0_mux_dataout, wire_l3_w18_n3_mux_dataout, wire_l3_w18_n2_mux_dataout, wire_l3_w18_n1_mux_dataout, wire_l3_w18_n0_mux_dataout, wire_l3_w17_n3_mux_dataout, wire_l3_w17_n2_mux_dataout, wire_l3_w17_n1_mux_dataout, wire_l3_w17_n0_mux_dataout, wire_l3_w16_n3_mux_dataout, wire_l3_w16_n2_mux_dataout, wire_l3_w16_n1_mux_dataout, wire_l3_w16_n0_mux_dataout, wire_l3_w15_n3_mux_dataout, wire_l3_w15_n2_mux_dataout, wire_l3_w15_n1_mux_dataout, wire_l3_w15_n0_mux_dataout, wire_l3_w14_n3_mux_dataout, wire_l3_w14_n2_mux_dataout, wire_l3_w14_n1_mux_dataout, wire_l3_w14_n0_mux_dataout, wire_l3_w13_n3_mux_dataout, wire_l3_w13_n2_mux_dataout, wire_l3_w13_n1_mux_dataout, wire_l3_w13_n0_mux_dataout, wire_l3_w12_n3_mux_dataout, wire_l3_w12_n2_mux_dataout, wire_l3_w12_n1_mux_dataout, wire_l3_w12_n0_mux_dataout, wire_l3_w11_n3_mux_dataout, wire_l3_w11_n2_mux_dataout, wire_l3_w11_n1_mux_dataout, wire_l3_w11_n0_mux_dataout, wire_l3_w10_n3_mux_dataout, wire_l3_w10_n2_mux_dataout, wire_l3_w10_n1_mux_dataout, wire_l3_w10_n0_mux_dataout, wire_l3_w9_n3_mux_dataout, wire_l3_w9_n2_mux_dataout, wire_l3_w9_n1_mux_dataout, wire_l3_w9_n0_mux_dataout, wire_l3_w8_n3_mux_dataout, wire_l3_w8_n2_mux_dataout, wire_l3_w8_n1_mux_dataout, wire_l3_w8_n0_mux_dataout, wire_l3_w7_n3_mux_dataout, wire_l3_w7_n2_mux_dataout, wire_l3_w7_n1_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n3_mux_dataout, wire_l3_w6_n2_mux_dataout, wire_l3_w6_n1_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n3_mux_dataout, wire_l3_w5_n2_mux_dataout, wire_l3_w5_n1_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n3_mux_dataout, wire_l3_w4_n2_mux_dataout, wire_l3_w4_n1_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n3_mux_dataout, wire_l3_w3_n2_mux_dataout, wire_l3_w3_n1_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n3_mux_dataout, wire_l3_w2_n2_mux_dataout, wire_l3_w2_n1_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n3_mux_dataout
, wire_l3_w1_n2_mux_dataout, wire_l3_w1_n1_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w25_n7_mux_dataout, wire_l2_w25_n6_mux_dataout, wire_l2_w25_n5_mux_dataout, wire_l2_w25_n4_mux_dataout, wire_l2_w25_n3_mux_dataout, wire_l2_w25_n2_mux_dataout, wire_l2_w25_n1_mux_dataout, wire_l2_w25_n0_mux_dataout, wire_l2_w24_n7_mux_dataout, wire_l2_w24_n6_mux_dataout, wire_l2_w24_n5_mux_dataout, wire_l2_w24_n4_mux_dataout, wire_l2_w24_n3_mux_dataout, wire_l2_w24_n2_mux_dataout, wire_l2_w24_n1_mux_dataout, wire_l2_w24_n0_mux_dataout, wire_l2_w23_n7_mux_dataout, wire_l2_w23_n6_mux_dataout, wire_l2_w23_n5_mux_dataout, wire_l2_w23_n4_mux_dataout, wire_l2_w23_n3_mux_dataout, wire_l2_w23_n2_mux_dataout, wire_l2_w23_n1_mux_dataout, wire_l2_w23_n0_mux_dataout, wire_l2_w22_n7_mux_dataout, wire_l2_w22_n6_mux_dataout, wire_l2_w22_n5_mux_dataout, wire_l2_w22_n4_mux_dataout, wire_l2_w22_n3_mux_dataout, wire_l2_w22_n2_mux_dataout, wire_l2_w22_n1_mux_dataout, wire_l2_w22_n0_mux_dataout, wire_l2_w21_n7_mux_dataout, wire_l2_w21_n6_mux_dataout, wire_l2_w21_n5_mux_dataout, wire_l2_w21_n4_mux_dataout, wire_l2_w21_n3_mux_dataout, wire_l2_w21_n2_mux_dataout, wire_l2_w21_n1_mux_dataout, wire_l2_w21_n0_mux_dataout, wire_l2_w20_n7_mux_dataout, wire_l2_w20_n6_mux_dataout, wire_l2_w20_n5_mux_dataout, wire_l2_w20_n4_mux_dataout, wire_l2_w20_n3_mux_dataout, wire_l2_w20_n2_mux_dataout, wire_l2_w20_n1_mux_dataout, wire_l2_w20_n0_mux_dataout, wire_l2_w19_n7_mux_dataout, wire_l2_w19_n6_mux_dataout, wire_l2_w19_n5_mux_dataout, wire_l2_w19_n4_mux_dataout, wire_l2_w19_n3_mux_dataout, wire_l2_w19_n2_mux_dataout, wire_l2_w19_n1_mux_dataout, wire_l2_w19_n0_mux_dataout, wire_l2_w18_n7_mux_dataout, wire_l2_w18_n6_mux_dataout, wire_l2_w18_n5_mux_dataout, wire_l2_w18_n4_mux_dataout, wire_l2_w18_n3_mux_dataout, wire_l2_w18_n2_mux_dataout, wire_l2_w18_n1_mux_dataout, wire_l2_w18_n0_mux_dataout, wire_l2_w17_n7_mux_dataout, wire_l2_w17_n6_mux_dataout, wire_l2_w17_n5_mux_dataout
, wire_l2_w17_n4_mux_dataout, wire_l2_w17_n3_mux_dataout, wire_l2_w17_n2_mux_dataout, wire_l2_w17_n1_mux_dataout, wire_l2_w17_n0_mux_dataout, wire_l2_w16_n7_mux_dataout, wire_l2_w16_n6_mux_dataout, wire_l2_w16_n5_mux_dataout, wire_l2_w16_n4_mux_dataout, wire_l2_w16_n3_mux_dataout, wire_l2_w16_n2_mux_dataout, wire_l2_w16_n1_mux_dataout, wire_l2_w16_n0_mux_dataout, wire_l2_w15_n7_mux_dataout, wire_l2_w15_n6_mux_dataout, wire_l2_w15_n5_mux_dataout, wire_l2_w15_n4_mux_dataout, wire_l2_w15_n3_mux_dataout, wire_l2_w15_n2_mux_dataout, wire_l2_w15_n1_mux_dataout, wire_l2_w15_n0_mux_dataout, wire_l2_w14_n7_mux_dataout, wire_l2_w14_n6_mux_dataout, wire_l2_w14_n5_mux_dataout, wire_l2_w14_n4_mux_dataout, wire_l2_w14_n3_mux_dataout, wire_l2_w14_n2_mux_dataout, wire_l2_w14_n1_mux_dataout, wire_l2_w14_n0_mux_dataout, wire_l2_w13_n7_mux_dataout, wire_l2_w13_n6_mux_dataout, wire_l2_w13_n5_mux_dataout, wire_l2_w13_n4_mux_dataout, wire_l2_w13_n3_mux_dataout, wire_l2_w13_n2_mux_dataout, wire_l2_w13_n1_mux_dataout, wire_l2_w13_n0_mux_dataout, wire_l2_w12_n7_mux_dataout, wire_l2_w12_n6_mux_dataout, wire_l2_w12_n5_mux_dataout, wire_l2_w12_n4_mux_dataout, wire_l2_w12_n3_mux_dataout, wire_l2_w12_n2_mux_dataout, wire_l2_w12_n1_mux_dataout, wire_l2_w12_n0_mux_dataout, wire_l2_w11_n7_mux_dataout, wire_l2_w11_n6_mux_dataout, wire_l2_w11_n5_mux_dataout, wire_l2_w11_n4_mux_dataout, wire_l2_w11_n3_mux_dataout, wire_l2_w11_n2_mux_dataout, wire_l2_w11_n1_mux_dataout, wire_l2_w11_n0_mux_dataout, wire_l2_w10_n7_mux_dataout, wire_l2_w10_n6_mux_dataout, wire_l2_w10_n5_mux_dataout, wire_l2_w10_n4_mux_dataout, wire_l2_w10_n3_mux_dataout, wire_l2_w10_n2_mux_dataout, wire_l2_w10_n1_mux_dataout, wire_l2_w10_n0_mux_dataout, wire_l2_w9_n7_mux_dataout, wire_l2_w9_n6_mux_dataout, wire_l2_w9_n5_mux_dataout, wire_l2_w9_n4_mux_dataout, wire_l2_w9_n3_mux_dataout, wire_l2_w9_n2_mux_dataout, wire_l2_w9_n1_mux_dataout, wire_l2_w9_n0_mux_dataout, wire_l2_w8_n7_mux_dataout, wire_l2_w8_n6_mux_dataout, wire_l2_w8_n5_mux_dataout, wire_l2_w8_n4_mux_dataout, wire_l2_w8_n3_mux_dataout
, wire_l2_w8_n2_mux_dataout, wire_l2_w8_n1_mux_dataout, wire_l2_w8_n0_mux_dataout, wire_l2_w7_n7_mux_dataout, wire_l2_w7_n6_mux_dataout, wire_l2_w7_n5_mux_dataout, wire_l2_w7_n4_mux_dataout, wire_l2_w7_n3_mux_dataout, wire_l2_w7_n2_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n7_mux_dataout, wire_l2_w6_n6_mux_dataout, wire_l2_w6_n5_mux_dataout, wire_l2_w6_n4_mux_dataout, wire_l2_w6_n3_mux_dataout, wire_l2_w6_n2_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n7_mux_dataout, wire_l2_w5_n6_mux_dataout, wire_l2_w5_n5_mux_dataout, wire_l2_w5_n4_mux_dataout, wire_l2_w5_n3_mux_dataout, wire_l2_w5_n2_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n7_mux_dataout, wire_l2_w4_n6_mux_dataout, wire_l2_w4_n5_mux_dataout, wire_l2_w4_n4_mux_dataout, wire_l2_w4_n3_mux_dataout, wire_l2_w4_n2_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n7_mux_dataout, wire_l2_w3_n6_mux_dataout, wire_l2_w3_n5_mux_dataout, wire_l2_w3_n4_mux_dataout, wire_l2_w3_n3_mux_dataout, wire_l2_w3_n2_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n7_mux_dataout, wire_l2_w2_n6_mux_dataout, wire_l2_w2_n5_mux_dataout, wire_l2_w2_n4_mux_dataout, wire_l2_w2_n3_mux_dataout, wire_l2_w2_n2_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n7_mux_dataout, wire_l2_w1_n6_mux_dataout, wire_l2_w1_n5_mux_dataout, wire_l2_w1_n4_mux_dataout, wire_l2_w1_n3_mux_dataout, wire_l2_w1_n2_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w25_n15_mux_dataout, wire_l1_w25_n14_mux_dataout, wire_l1_w25_n13_mux_dataout, wire_l1_w25_n12_mux_dataout, wire_l1_w25_n11_mux_dataout, wire_l1_w25_n10_mux_dataout, wire_l1_w25_n9_mux_dataout, wire_l1_w25_n8_mux_dataout, wire_l1_w25_n7_mux_dataout
, wire_l1_w25_n6_mux_dataout, wire_l1_w25_n5_mux_dataout, wire_l1_w25_n4_mux_dataout, wire_l1_w25_n3_mux_dataout, wire_l1_w25_n2_mux_dataout, wire_l1_w25_n1_mux_dataout, wire_l1_w25_n0_mux_dataout, wire_l1_w24_n15_mux_dataout, wire_l1_w24_n14_mux_dataout, wire_l1_w24_n13_mux_dataout, wire_l1_w24_n12_mux_dataout, wire_l1_w24_n11_mux_dataout, wire_l1_w24_n10_mux_dataout, wire_l1_w24_n9_mux_dataout, wire_l1_w24_n8_mux_dataout, wire_l1_w24_n7_mux_dataout, wire_l1_w24_n6_mux_dataout, wire_l1_w24_n5_mux_dataout, wire_l1_w24_n4_mux_dataout, wire_l1_w24_n3_mux_dataout, wire_l1_w24_n2_mux_dataout, wire_l1_w24_n1_mux_dataout, wire_l1_w24_n0_mux_dataout, wire_l1_w23_n15_mux_dataout, wire_l1_w23_n14_mux_dataout, wire_l1_w23_n13_mux_dataout, wire_l1_w23_n12_mux_dataout, wire_l1_w23_n11_mux_dataout, wire_l1_w23_n10_mux_dataout, wire_l1_w23_n9_mux_dataout, wire_l1_w23_n8_mux_dataout, wire_l1_w23_n7_mux_dataout, wire_l1_w23_n6_mux_dataout, wire_l1_w23_n5_mux_dataout, wire_l1_w23_n4_mux_dataout, wire_l1_w23_n3_mux_dataout, wire_l1_w23_n2_mux_dataout, wire_l1_w23_n1_mux_dataout, wire_l1_w23_n0_mux_dataout, wire_l1_w22_n15_mux_dataout, wire_l1_w22_n14_mux_dataout, wire_l1_w22_n13_mux_dataout, wire_l1_w22_n12_mux_dataout, wire_l1_w22_n11_mux_dataout, wire_l1_w22_n10_mux_dataout, wire_l1_w22_n9_mux_dataout, wire_l1_w22_n8_mux_dataout, wire_l1_w22_n7_mux_dataout, wire_l1_w22_n6_mux_dataout, wire_l1_w22_n5_mux_dataout, wire_l1_w22_n4_mux_dataout, wire_l1_w22_n3_mux_dataout, wire_l1_w22_n2_mux_dataout, wire_l1_w22_n1_mux_dataout, wire_l1_w22_n0_mux_dataout, wire_l1_w21_n15_mux_dataout, wire_l1_w21_n14_mux_dataout, wire_l1_w21_n13_mux_dataout, wire_l1_w21_n12_mux_dataout, wire_l1_w21_n11_mux_dataout, wire_l1_w21_n10_mux_dataout, wire_l1_w21_n9_mux_dataout, wire_l1_w21_n8_mux_dataout, wire_l1_w21_n7_mux_dataout, wire_l1_w21_n6_mux_dataout, wire_l1_w21_n5_mux_dataout, wire_l1_w21_n4_mux_dataout, wire_l1_w21_n3_mux_dataout, wire_l1_w21_n2_mux_dataout, wire_l1_w21_n1_mux_dataout, wire_l1_w21_n0_mux_dataout, wire_l1_w20_n15_mux_dataout, wire_l1_w20_n14_mux_dataout
, wire_l1_w20_n13_mux_dataout, wire_l1_w20_n12_mux_dataout, wire_l1_w20_n11_mux_dataout, wire_l1_w20_n10_mux_dataout, wire_l1_w20_n9_mux_dataout, wire_l1_w20_n8_mux_dataout, wire_l1_w20_n7_mux_dataout, wire_l1_w20_n6_mux_dataout, wire_l1_w20_n5_mux_dataout, wire_l1_w20_n4_mux_dataout, wire_l1_w20_n3_mux_dataout, wire_l1_w20_n2_mux_dataout, wire_l1_w20_n1_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n15_mux_dataout, wire_l1_w19_n14_mux_dataout, wire_l1_w19_n13_mux_dataout, wire_l1_w19_n12_mux_dataout, wire_l1_w19_n11_mux_dataout, wire_l1_w19_n10_mux_dataout, wire_l1_w19_n9_mux_dataout, wire_l1_w19_n8_mux_dataout, wire_l1_w19_n7_mux_dataout, wire_l1_w19_n6_mux_dataout, wire_l1_w19_n5_mux_dataout, wire_l1_w19_n4_mux_dataout, wire_l1_w19_n3_mux_dataout, wire_l1_w19_n2_mux_dataout, wire_l1_w19_n1_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n15_mux_dataout, wire_l1_w18_n14_mux_dataout, wire_l1_w18_n13_mux_dataout, wire_l1_w18_n12_mux_dataout, wire_l1_w18_n11_mux_dataout, wire_l1_w18_n10_mux_dataout, wire_l1_w18_n9_mux_dataout, wire_l1_w18_n8_mux_dataout, wire_l1_w18_n7_mux_dataout, wire_l1_w18_n6_mux_dataout, wire_l1_w18_n5_mux_dataout, wire_l1_w18_n4_mux_dataout, wire_l1_w18_n3_mux_dataout, wire_l1_w18_n2_mux_dataout, wire_l1_w18_n1_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n15_mux_dataout, wire_l1_w17_n14_mux_dataout, wire_l1_w17_n13_mux_dataout, wire_l1_w17_n12_mux_dataout, wire_l1_w17_n11_mux_dataout, wire_l1_w17_n10_mux_dataout, wire_l1_w17_n9_mux_dataout, wire_l1_w17_n8_mux_dataout, wire_l1_w17_n7_mux_dataout, wire_l1_w17_n6_mux_dataout, wire_l1_w17_n5_mux_dataout, wire_l1_w17_n4_mux_dataout, wire_l1_w17_n3_mux_dataout, wire_l1_w17_n2_mux_dataout, wire_l1_w17_n1_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n15_mux_dataout, wire_l1_w16_n14_mux_dataout, wire_l1_w16_n13_mux_dataout, wire_l1_w16_n12_mux_dataout, wire_l1_w16_n11_mux_dataout, wire_l1_w16_n10_mux_dataout, wire_l1_w16_n9_mux_dataout, wire_l1_w16_n8_mux_dataout, wire_l1_w16_n7_mux_dataout, wire_l1_w16_n6_mux_dataout, wire_l1_w16_n5_mux_dataout
, wire_l1_w16_n4_mux_dataout, wire_l1_w16_n3_mux_dataout, wire_l1_w16_n2_mux_dataout, wire_l1_w16_n1_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n15_mux_dataout, wire_l1_w15_n14_mux_dataout, wire_l1_w15_n13_mux_dataout, wire_l1_w15_n12_mux_dataout, wire_l1_w15_n11_mux_dataout, wire_l1_w15_n10_mux_dataout, wire_l1_w15_n9_mux_dataout, wire_l1_w15_n8_mux_dataout, wire_l1_w15_n7_mux_dataout, wire_l1_w15_n6_mux_dataout, wire_l1_w15_n5_mux_dataout, wire_l1_w15_n4_mux_dataout, wire_l1_w15_n3_mux_dataout, wire_l1_w15_n2_mux_dataout, wire_l1_w15_n1_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n15_mux_dataout, wire_l1_w14_n14_mux_dataout, wire_l1_w14_n13_mux_dataout, wire_l1_w14_n12_mux_dataout, wire_l1_w14_n11_mux_dataout, wire_l1_w14_n10_mux_dataout, wire_l1_w14_n9_mux_dataout, wire_l1_w14_n8_mux_dataout, wire_l1_w14_n7_mux_dataout, wire_l1_w14_n6_mux_dataout, wire_l1_w14_n5_mux_dataout, wire_l1_w14_n4_mux_dataout, wire_l1_w14_n3_mux_dataout, wire_l1_w14_n2_mux_dataout, wire_l1_w14_n1_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n15_mux_dataout, wire_l1_w13_n14_mux_dataout, wire_l1_w13_n13_mux_dataout, wire_l1_w13_n12_mux_dataout, wire_l1_w13_n11_mux_dataout, wire_l1_w13_n10_mux_dataout, wire_l1_w13_n9_mux_dataout, wire_l1_w13_n8_mux_dataout, wire_l1_w13_n7_mux_dataout, wire_l1_w13_n6_mux_dataout, wire_l1_w13_n5_mux_dataout, wire_l1_w13_n4_mux_dataout, wire_l1_w13_n3_mux_dataout, wire_l1_w13_n2_mux_dataout, wire_l1_w13_n1_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n15_mux_dataout, wire_l1_w12_n14_mux_dataout, wire_l1_w12_n13_mux_dataout, wire_l1_w12_n12_mux_dataout, wire_l1_w12_n11_mux_dataout, wire_l1_w12_n10_mux_dataout, wire_l1_w12_n9_mux_dataout, wire_l1_w12_n8_mux_dataout, wire_l1_w12_n7_mux_dataout, wire_l1_w12_n6_mux_dataout, wire_l1_w12_n5_mux_dataout, wire_l1_w12_n4_mux_dataout, wire_l1_w12_n3_mux_dataout, wire_l1_w12_n2_mux_dataout, wire_l1_w12_n1_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n15_mux_dataout, wire_l1_w11_n14_mux_dataout, wire_l1_w11_n13_mux_dataout, wire_l1_w11_n12_mux_dataout
, wire_l1_w11_n11_mux_dataout, wire_l1_w11_n10_mux_dataout, wire_l1_w11_n9_mux_dataout, wire_l1_w11_n8_mux_dataout, wire_l1_w11_n7_mux_dataout, wire_l1_w11_n6_mux_dataout, wire_l1_w11_n5_mux_dataout, wire_l1_w11_n4_mux_dataout, wire_l1_w11_n3_mux_dataout, wire_l1_w11_n2_mux_dataout, wire_l1_w11_n1_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n15_mux_dataout, wire_l1_w10_n14_mux_dataout, wire_l1_w10_n13_mux_dataout, wire_l1_w10_n12_mux_dataout, wire_l1_w10_n11_mux_dataout, wire_l1_w10_n10_mux_dataout, wire_l1_w10_n9_mux_dataout, wire_l1_w10_n8_mux_dataout, wire_l1_w10_n7_mux_dataout, wire_l1_w10_n6_mux_dataout, wire_l1_w10_n5_mux_dataout, wire_l1_w10_n4_mux_dataout, wire_l1_w10_n3_mux_dataout, wire_l1_w10_n2_mux_dataout, wire_l1_w10_n1_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n15_mux_dataout, wire_l1_w9_n14_mux_dataout, wire_l1_w9_n13_mux_dataout, wire_l1_w9_n12_mux_dataout, wire_l1_w9_n11_mux_dataout, wire_l1_w9_n10_mux_dataout, wire_l1_w9_n9_mux_dataout, wire_l1_w9_n8_mux_dataout, wire_l1_w9_n7_mux_dataout, wire_l1_w9_n6_mux_dataout, wire_l1_w9_n5_mux_dataout, wire_l1_w9_n4_mux_dataout, wire_l1_w9_n3_mux_dataout, wire_l1_w9_n2_mux_dataout, wire_l1_w9_n1_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n15_mux_dataout, wire_l1_w8_n14_mux_dataout, wire_l1_w8_n13_mux_dataout, wire_l1_w8_n12_mux_dataout, wire_l1_w8_n11_mux_dataout, wire_l1_w8_n10_mux_dataout, wire_l1_w8_n9_mux_dataout, wire_l1_w8_n8_mux_dataout, wire_l1_w8_n7_mux_dataout, wire_l1_w8_n6_mux_dataout, wire_l1_w8_n5_mux_dataout, wire_l1_w8_n4_mux_dataout, wire_l1_w8_n3_mux_dataout, wire_l1_w8_n2_mux_dataout, wire_l1_w8_n1_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n15_mux_dataout, wire_l1_w7_n14_mux_dataout, wire_l1_w7_n13_mux_dataout, wire_l1_w7_n12_mux_dataout, wire_l1_w7_n11_mux_dataout, wire_l1_w7_n10_mux_dataout, wire_l1_w7_n9_mux_dataout, wire_l1_w7_n8_mux_dataout, wire_l1_w7_n7_mux_dataout, wire_l1_w7_n6_mux_dataout, wire_l1_w7_n5_mux_dataout, wire_l1_w7_n4_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout
, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n15_mux_dataout, wire_l1_w6_n14_mux_dataout, wire_l1_w6_n13_mux_dataout, wire_l1_w6_n12_mux_dataout, wire_l1_w6_n11_mux_dataout, wire_l1_w6_n10_mux_dataout, wire_l1_w6_n9_mux_dataout, wire_l1_w6_n8_mux_dataout, wire_l1_w6_n7_mux_dataout, wire_l1_w6_n6_mux_dataout, wire_l1_w6_n5_mux_dataout, wire_l1_w6_n4_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n15_mux_dataout, wire_l1_w5_n14_mux_dataout, wire_l1_w5_n13_mux_dataout, wire_l1_w5_n12_mux_dataout, wire_l1_w5_n11_mux_dataout, wire_l1_w5_n10_mux_dataout, wire_l1_w5_n9_mux_dataout, wire_l1_w5_n8_mux_dataout, wire_l1_w5_n7_mux_dataout, wire_l1_w5_n6_mux_dataout, wire_l1_w5_n5_mux_dataout, wire_l1_w5_n4_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n15_mux_dataout, wire_l1_w4_n14_mux_dataout, wire_l1_w4_n13_mux_dataout, wire_l1_w4_n12_mux_dataout, wire_l1_w4_n11_mux_dataout, wire_l1_w4_n10_mux_dataout, wire_l1_w4_n9_mux_dataout, wire_l1_w4_n8_mux_dataout, wire_l1_w4_n7_mux_dataout, wire_l1_w4_n6_mux_dataout, wire_l1_w4_n5_mux_dataout, wire_l1_w4_n4_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n15_mux_dataout, wire_l1_w3_n14_mux_dataout, wire_l1_w3_n13_mux_dataout, wire_l1_w3_n12_mux_dataout, wire_l1_w3_n11_mux_dataout, wire_l1_w3_n10_mux_dataout, wire_l1_w3_n9_mux_dataout, wire_l1_w3_n8_mux_dataout, wire_l1_w3_n7_mux_dataout, wire_l1_w3_n6_mux_dataout, wire_l1_w3_n5_mux_dataout, wire_l1_w3_n4_mux_dataout, wire_l1_w3_n3_mux_dataout, wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n15_mux_dataout, wire_l1_w2_n14_mux_dataout, wire_l1_w2_n13_mux_dataout, wire_l1_w2_n12_mux_dataout, wire_l1_w2_n11_mux_dataout, wire_l1_w2_n10_mux_dataout, wire_l1_w2_n9_mux_dataout, wire_l1_w2_n8_mux_dataout, wire_l1_w2_n7_mux_dataout
, wire_l1_w2_n6_mux_dataout, wire_l1_w2_n5_mux_dataout, wire_l1_w2_n4_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n15_mux_dataout, wire_l1_w1_n14_mux_dataout, wire_l1_w1_n13_mux_dataout, wire_l1_w1_n12_mux_dataout, wire_l1_w1_n11_mux_dataout, wire_l1_w1_n10_mux_dataout, wire_l1_w1_n9_mux_dataout, wire_l1_w1_n8_mux_dataout, wire_l1_w1_n7_mux_dataout, wire_l1_w1_n6_mux_dataout, wire_l1_w1_n5_mux_dataout, wire_l1_w1_n4_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l5_w25_n0_mux_dataout, wire_l5_w24_n0_mux_dataout, wire_l5_w23_n0_mux_dataout, wire_l5_w22_n0_mux_dataout, wire_l5_w21_n0_mux_dataout, wire_l5_w20_n0_mux_dataout, wire_l5_w19_n0_mux_dataout, wire_l5_w18_n0_mux_dataout, wire_l5_w17_n0_mux_dataout, wire_l5_w16_n0_mux_dataout, wire_l5_w15_n0_mux_dataout, wire_l5_w14_n0_mux_dataout, wire_l5_w13_n0_mux_dataout, wire_l5_w12_n0_mux_dataout, wire_l5_w11_n0_mux_dataout, wire_l5_w10_n0_mux_dataout, wire_l5_w9_n0_mux_dataout, wire_l5_w8_n0_mux_dataout, wire_l5_w7_n0_mux_dataout, wire_l5_w6_n0_mux_dataout, wire_l5_w5_n0_mux_dataout, wire_l5_w4_n0_mux_dataout, wire_l5_w3_n0_mux_dataout, wire_l5_w2_n0_mux_dataout, wire_l5_w1_n0_mux_dataout, wire_l5_w0_n0_mux_dataout},
		sel_wire = {sel[4], {5{1'b0}}, sel[3], {5{1'b0}}, sel[2], {5{1'b0}}, sel[1], {5{1'b0}}, sel[0]};
endmodule //fp32exp_mux12

//synthesis_resources = lut 1008 mux21 124 reg 826 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  fp32exp_altfp_exp
	( 
	clk_en,
	clock,
	data,
	result) /* synthesis synthesis_clearbox=1 */;
	input   clk_en;
	input   clock;
	input   [31:0]  data;
	output   [31:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clk_en;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes0;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes1;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes2;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes3;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes4;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes5;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes6;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes7;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes8;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes9;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes10;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes11;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes12;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes13;
	reg	[0:0]	barrel_shifter_underflow_dffe2_15_pipes14;
	reg	[0:0]	distance_overflow_dffe2_15_pipes0;
	reg	[0:0]	distance_overflow_dffe2_15_pipes1;
	reg	[0:0]	distance_overflow_dffe2_15_pipes2;
	reg	[0:0]	distance_overflow_dffe2_15_pipes3;
	reg	[0:0]	distance_overflow_dffe2_15_pipes4;
	reg	[0:0]	distance_overflow_dffe2_15_pipes5;
	reg	[0:0]	distance_overflow_dffe2_15_pipes6;
	reg	[0:0]	distance_overflow_dffe2_15_pipes7;
	reg	[0:0]	distance_overflow_dffe2_15_pipes8;
	reg	[0:0]	distance_overflow_dffe2_15_pipes9;
	reg	[0:0]	distance_overflow_dffe2_15_pipes10;
	reg	[0:0]	distance_overflow_dffe2_15_pipes11;
	reg	[0:0]	distance_overflow_dffe2_15_pipes12;
	reg	[0:0]	distance_overflow_dffe2_15_pipes13;
	reg	[0:0]	distance_overflow_dffe2_15_pipes14;
	reg	[7:0]	exp_value_b4_bias_dffe_0;
	reg	[7:0]	exp_value_b4_bias_dffe_1;
	reg	[7:0]	exp_value_b4_bias_dffe_10;
	reg	[7:0]	exp_value_b4_bias_dffe_2;
	reg	[7:0]	exp_value_b4_bias_dffe_3;
	reg	[7:0]	exp_value_b4_bias_dffe_4;
	reg	[7:0]	exp_value_b4_bias_dffe_5;
	reg	[7:0]	exp_value_b4_bias_dffe_6;
	reg	[7:0]	exp_value_b4_bias_dffe_7;
	reg	[7:0]	exp_value_b4_bias_dffe_8;
	reg	[7:0]	exp_value_b4_bias_dffe_9;
	reg	[8:0]	exp_value_dffe1;
	reg	extra_ln2_dffe_0;
	reg	extra_ln2_dffe_1;
	reg	extra_ln2_dffe_2;
	reg	extra_ln2_dffe_3;
	reg	extra_ln2_dffe_4;
	reg	extra_ln2_dffe_5;
	reg	[22:0]	fraction_dffe1;
	reg	[0:0]	input_is_infinity_16_pipes0;
	reg	[0:0]	input_is_infinity_16_pipes1;
	reg	[0:0]	input_is_infinity_16_pipes2;
	reg	[0:0]	input_is_infinity_16_pipes3;
	reg	[0:0]	input_is_infinity_16_pipes4;
	reg	[0:0]	input_is_infinity_16_pipes5;
	reg	[0:0]	input_is_infinity_16_pipes6;
	reg	[0:0]	input_is_infinity_16_pipes7;
	reg	[0:0]	input_is_infinity_16_pipes8;
	reg	[0:0]	input_is_infinity_16_pipes9;
	reg	[0:0]	input_is_infinity_16_pipes10;
	reg	[0:0]	input_is_infinity_16_pipes11;
	reg	[0:0]	input_is_infinity_16_pipes12;
	reg	[0:0]	input_is_infinity_16_pipes13;
	reg	[0:0]	input_is_infinity_16_pipes14;
	reg	[0:0]	input_is_infinity_16_pipes15;
	reg	[0:0]	input_is_nan_16_pipes0;
	reg	[0:0]	input_is_nan_16_pipes1;
	reg	[0:0]	input_is_nan_16_pipes2;
	reg	[0:0]	input_is_nan_16_pipes3;
	reg	[0:0]	input_is_nan_16_pipes4;
	reg	[0:0]	input_is_nan_16_pipes5;
	reg	[0:0]	input_is_nan_16_pipes6;
	reg	[0:0]	input_is_nan_16_pipes7;
	reg	[0:0]	input_is_nan_16_pipes8;
	reg	[0:0]	input_is_nan_16_pipes9;
	reg	[0:0]	input_is_nan_16_pipes10;
	reg	[0:0]	input_is_nan_16_pipes11;
	reg	[0:0]	input_is_nan_16_pipes12;
	reg	[0:0]	input_is_nan_16_pipes13;
	reg	[0:0]	input_is_nan_16_pipes14;
	reg	[0:0]	input_is_nan_16_pipes15;
	reg	[0:0]	input_is_zero_16_pipes0;
	reg	[0:0]	input_is_zero_16_pipes1;
	reg	[0:0]	input_is_zero_16_pipes2;
	reg	[0:0]	input_is_zero_16_pipes3;
	reg	[0:0]	input_is_zero_16_pipes4;
	reg	[0:0]	input_is_zero_16_pipes5;
	reg	[0:0]	input_is_zero_16_pipes6;
	reg	[0:0]	input_is_zero_16_pipes7;
	reg	[0:0]	input_is_zero_16_pipes8;
	reg	[0:0]	input_is_zero_16_pipes9;
	reg	[0:0]	input_is_zero_16_pipes10;
	reg	[0:0]	input_is_zero_16_pipes11;
	reg	[0:0]	input_is_zero_16_pipes12;
	reg	[0:0]	input_is_zero_16_pipes13;
	reg	[0:0]	input_is_zero_16_pipes14;
	reg	[0:0]	input_is_zero_16_pipes15;
	reg	man_overflow_dffe15;
	reg	[61:0]	man_prod_dffe14;
	reg	[22:0]	man_round_dffe15;
	reg	[30:0]	result_pipe_dffe16;
	reg	round_up_dffe15;
	reg	[0:0]	sign_dffe0;
	reg	[0:0]	sign_dffe1;
	reg	[0:0]	sign_dffe2;
	reg	[0:0]	sign_dffe3;
	reg	[0:0]	sign_dffe4;
	reg	[0:0]	sign_dffe5;
	reg	[0:0]	sign_dffe6;
	reg	[0:0]	sign_dffe7;
	reg	[0:0]	sign_dffe8;
	reg	[0:0]	sign_dffe9;
	reg	[0:0]	sign_dffe10;
	reg	[0:0]	sign_dffe11;
	reg	[0:0]	sign_dffe12;
	reg	[0:0]	sign_dffe13;
	reg	[0:0]	sign_dffe14;
	reg	[0:0]	sign_dffe15;
	reg	[0:0]	tbl1_compare_dffe11_4_pipes0;
	reg	[0:0]	tbl1_compare_dffe11_4_pipes1;
	reg	[0:0]	tbl1_compare_dffe11_4_pipes2;
	reg	[0:0]	tbl1_compare_dffe11_4_pipes3;
	reg	[30:0]	tbl1_tbl2_prod_dffe12;
	reg	[30:0]	tbl3_taylor_prod_dffe12;
	reg	[37:0]	x_fixed_dffe_0;
	reg	[37:0]	x_fixed_dffe_1;
	reg	[37:0]	x_fixed_dffe_2;
	reg	[37:0]	x_fixed_dffe_3;
	reg	[37:0]	x_fixed_dffe_4;
	reg	[37:0]	xf_pre_2_dffe10;
	reg	[37:0]	xf_pre_dffe9;
	reg	[7:0]	xi_exp_value_dffe4;
	reg	[45:0]	xi_ln2_prod_dffe7;
	reg	[20:0]	xi_prod_dffe3;
	wire	[8:0]	wire_exp_minus_bias_dataa;
	wire	[8:0]	wire_exp_minus_bias_datab;
	wire	[8:0]	wire_exp_minus_bias_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[8:0]	wire_exp_value_add_bias_pipeline_dffe_Q;
	wire	[8:0]	wire_exp_value_add_bias_pipeline_dffe_D;
	wire	[9:0]	wire_exp_value_add_bias_result_int;
	wire	wire_exp_value_add_bias_aclr;
	wire	wire_exp_value_add_bias_cin;
	wire	wire_exp_value_add_bias_clken;
	wire	wire_exp_value_add_bias_clock;
	wire	[8:0]	wire_exp_value_add_bias_dataa;
	wire	[8:0]	wire_exp_value_add_bias_datab;
	wire	[8:0]	wire_exp_value_add_bias_result;
	wire	[8:0]	wire_exp_value_man_over_dataa;
	wire	[8:0]	wire_exp_value_man_over_datab;
	wire	[8:0]	wire_exp_value_man_over_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[7:0]	wire_invert_exp_value_pipeline_dffe_Q;
	wire	[7:0]	wire_invert_exp_value_pipeline_dffe_D;
	wire	[7:0]	wire_invert_exp_value_result_int;
	wire	wire_invert_exp_value_aclr;
	wire	wire_invert_exp_value_clken;
	wire	wire_invert_exp_value_clock;
	wire	[7:0]	wire_invert_exp_value_dataa;
	wire	[7:0]	wire_invert_exp_value_datab;
	wire	[7:0]	wire_invert_exp_value_result;
	wire	[22:0]	wire_man_round_dataa;
	wire	[22:0]	wire_man_round_datab;
	wire	[22:0]	wire_man_round_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[30:0]	wire_one_minus_xf_pipeline_dffe_Q;
	wire	[30:0]	wire_one_minus_xf_pipeline_dffe_D;
	wire	[30:0]	wire_one_minus_xf_result_int;
	wire	wire_one_minus_xf_aclr;
	wire	wire_one_minus_xf_clken;
	wire	wire_one_minus_xf_clock;
	wire	[30:0]	wire_one_minus_xf_dataa;
	wire	[30:0]	wire_one_minus_xf_datab;
	wire	[30:0]	wire_one_minus_xf_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[37:0]	wire_x_fixed_minus_xiln2_pipeline_dffe_Q;
	wire	[37:0]	wire_x_fixed_minus_xiln2_pipeline_dffe_D;
	wire	[37:0]	wire_x_fixed_minus_xiln2_result_int;
	wire	wire_x_fixed_minus_xiln2_aclr;
	wire	wire_x_fixed_minus_xiln2_clken;
	wire	wire_x_fixed_minus_xiln2_clock;
	wire	[37:0]	wire_x_fixed_minus_xiln2_dataa;
	wire	[37:0]	wire_x_fixed_minus_xiln2_datab;
	wire	[37:0]	wire_x_fixed_minus_xiln2_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[30:0]	wire_xf_minus_ln2_pipeline_dffe_Q;
	wire	[30:0]	wire_xf_minus_ln2_pipeline_dffe_D;
	wire	[30:0]	wire_xf_minus_ln2_result_int;
	wire	wire_xf_minus_ln2_aclr;
	wire	wire_xf_minus_ln2_clken;
	wire	wire_xf_minus_ln2_clock;
	wire	[30:0]	wire_xf_minus_ln2_dataa;
	wire	[30:0]	wire_xf_minus_ln2_datab;
	wire	[30:0]	wire_xf_minus_ln2_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[7:0]	wire_xi_add_one_pipeline_dffe_Q;
	wire	[7:0]	wire_xi_add_one_pipeline_dffe_D;
	wire	[7:0]	wire_xi_add_one_result_int;
	wire	wire_xi_add_one_aclr;
	wire	wire_xi_add_one_clken;
	wire	wire_xi_add_one_clock;
	wire	[7:0]	wire_xi_add_one_dataa;
	wire	[7:0]	wire_xi_add_one_datab;
	wire	[7:0]	wire_xi_add_one_result;
	wire  [37:0]   wire_rbarrel_shift_result;
	reg	wire_distance_overflow_comp_agb_int;
	wire	wire_distance_overflow_comp_agb;
	wire	[7:0]	wire_distance_overflow_comp_dataa;
	wire	[7:0]	wire_distance_overflow_comp_datab;
	reg	wire_tbl1_compare_aeb_int;
	reg	wire_tbl1_compare_agb_int;
	wire	wire_tbl1_compare_ageb;
	wire	[4:0]	wire_tbl1_compare_dataa;
	wire	[4:0]	wire_tbl1_compare_datab;
	reg	wire_underflow_compare_agb_int;
	wire	wire_underflow_compare_agb;
	wire	[7:0]	wire_underflow_compare_dataa;
	wire	[7:0]	wire_underflow_compare_datab;
	wire  [61:0]   wire_man_prod_result;
	wire  [63:0]   wire_tbl1_tbl2_prod_result;
	wire  [29:0]   wire_tbl3_taylor_prod_datab;
	wire  [61:0]   wire_tbl3_taylor_prod_result;
	wire  [45:0]   wire_xi_ln2_prod_result;
	wire  [11:0]   wire_xi_prod_dataa;
	wire  [20:0]   wire_xi_prod_result;
	wire  [31:0]   wire_table_one_result;
	wire  [20:0]   wire_table_three_result;
	wire  [25:0]   wire_table_two_result;
	wire	wire_cin_to_bias_dataout;
	wire	[7:0]wire_exp_result_mux_prea_dataout;
	wire	[7:0]wire_exp_value_b4_biasa_dataout;
	wire	[5:0]wire_exp_value_selecta_dataout;
	wire	[7:0]wire_exp_value_to_compare_muxa_dataout;
	wire	[7:0]wire_exp_value_to_ln2a_dataout;
	wire	[30:0]wire_extra_ln2_muxa_dataout;
	wire	[22:0]wire_man_result_muxa_dataout;
	wire	[30:0]wire_xf_muxa_dataout;
	wire aclr;
	wire  [4:0]  addr_val_more_than_one;
	wire  [37:0]  barrel_shifter_data;
	wire  [5:0]  barrel_shifter_distance;
	wire  barrel_shifter_underflow;
	wire  barrel_shifter_underflow_wi;
	wire  distance_overflow;
	wire  [7:0]  distance_overflow_val_w;
	wire  distance_overflow_wi;
	wire  [7:0]  exp_bias;
	wire  [7:0]  exp_bias_all_ones_w;
	wire  [7:0]  exp_data_all_one_w;
	wire  [7:0]  exp_data_not_zero_w;
	wire  [7:0]  exp_invert;
	wire  [7:0]  exp_one;
	wire  [7:0]  exp_out_all_one_w;
	wire  [7:0]  exp_out_not_zero_w;
	wire  [7:0]  exp_result_out;
	wire  [7:0]  exp_result_w;
	wire  [8:0]  exp_value;
	wire  [8:0]  exp_value_wi;
	wire  [8:0]  exp_value_wo;
	wire  [7:0]  exp_w;
	wire  extra_ln2;
	wire  [22:0]  fraction;
	wire  [22:0]  fraction_wi;
	wire  [22:0]  fraction_wo;
	wire  gnd_w;
	wire  guard_bit;
	wire  input_is_infinity_wi;
	wire  input_is_infinity_wo;
	wire  input_is_nan_wi;
	wire  input_is_nan_wo;
	wire  input_is_zero_wi;
	wire  input_is_zero_wo;
	wire  [37:0]  ln2_w;
	wire  [22:0]  man_data_not_zero_w;
	wire  man_overflow;
	wire  man_overflow_wi;
	wire  man_overflow_wo;
	wire  [61:0]  man_prod_result;
	wire  [61:0]  man_prod_shifted;
	wire  [61:0]  man_prod_wi;
	wire  [61:0]  man_prod_wire;
	wire  [61:0]  man_prod_wo;
	wire  [22:0]  man_result_all_ones;
	wire  [22:0]  man_result_w;
	wire  [22:0]  man_round_wi;
	wire  [22:0]  man_round_wo;
	wire  nan_w;
	wire  negative_infinity;
	wire  [8:0]  one_over_ln2_w;
	wire  overflow_w;
	wire  positive_infinity;
	wire  [30:0]  result_pipe_wi;
	wire  [30:0]  result_pipe_wo;
	wire  result_underflow_w;
	wire  round_bit;
	wire  round_up;
	wire  round_up_wi;
	wire  round_up_wo;
	wire  shifted_value;
	wire  sign_w;
	wire  [4:0]  sticky_bits;
	wire  [1023:0]  table_one_data;
	wire  [31:0]  table_one_out;
	wire  [671:0]  table_three_data;
	wire  [31:0]  table_three_out;
	wire  [20:0]  table_three_out_tmp;
	wire  [831:0]  table_two_data;
	wire  [31:0]  table_two_out;
	wire  [25:0]  table_two_out_tmp;
	wire  tbl1_compare_wi;
	wire  tbl1_compare_wo;
	wire  [30:0]  tbl1_tbl2_prod_wi;
	wire  [30:0]  tbl1_tbl2_prod_wo;
	wire  [30:0]  tbl3_taylor_prod_wi;
	wire  [30:0]  tbl3_taylor_prod_wo;
	wire  [7:0]  underflow_compare_val_w;
	wire  underflow_w;
	wire  [37:0]  x_fixed;
	wire  [30:0]  xf;
	wire  [37:0]  xf_pre;
	wire  [37:0]  xf_pre_2_wi;
	wire  [37:0]  xf_pre_2_wo;
	wire  [37:0]  xf_pre_wi;
	wire  [37:0]  xf_pre_wo;
	wire  [7:0]  xi_exp_value;
	wire  [7:0]  xi_exp_value_wi;
	wire  [7:0]  xi_exp_value_wo;
	wire  [45:0]  xi_ln2_prod_wi;
	wire  [45:0]  xi_ln2_prod_wo;
	wire  [20:0]  xi_prod_wi;
	wire  [20:0]  xi_prod_wo;

	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes0 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes0 <= barrel_shifter_underflow_wi;
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes1 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes1 <= barrel_shifter_underflow_dffe2_15_pipes0[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes2 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes2 <= barrel_shifter_underflow_dffe2_15_pipes1[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes3 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes3 <= barrel_shifter_underflow_dffe2_15_pipes2[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes4 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes4 <= barrel_shifter_underflow_dffe2_15_pipes3[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes5 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes5 <= barrel_shifter_underflow_dffe2_15_pipes4[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes6 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes6 <= barrel_shifter_underflow_dffe2_15_pipes5[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes7 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes7 <= barrel_shifter_underflow_dffe2_15_pipes6[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes8 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes8 <= barrel_shifter_underflow_dffe2_15_pipes7[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes9 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes9 <= barrel_shifter_underflow_dffe2_15_pipes8[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes10 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes10 <= barrel_shifter_underflow_dffe2_15_pipes9[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes11 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes11 <= barrel_shifter_underflow_dffe2_15_pipes10[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes12 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes12 <= barrel_shifter_underflow_dffe2_15_pipes11[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes13 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes13 <= barrel_shifter_underflow_dffe2_15_pipes12[0:0];
	// synopsys translate_off
	initial
		barrel_shifter_underflow_dffe2_15_pipes14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) barrel_shifter_underflow_dffe2_15_pipes14 <= 1'b0;
		else if  (clk_en == 1'b1)   barrel_shifter_underflow_dffe2_15_pipes14 <= barrel_shifter_underflow_dffe2_15_pipes13[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes0 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes0 <= distance_overflow_wi;
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes1 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes1 <= distance_overflow_dffe2_15_pipes0[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes2 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes2 <= distance_overflow_dffe2_15_pipes1[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes3 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes3 <= distance_overflow_dffe2_15_pipes2[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes4 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes4 <= distance_overflow_dffe2_15_pipes3[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes5 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes5 <= distance_overflow_dffe2_15_pipes4[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes6 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes6 <= distance_overflow_dffe2_15_pipes5[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes7 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes7 <= distance_overflow_dffe2_15_pipes6[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes8 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes8 <= distance_overflow_dffe2_15_pipes7[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes9 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes9 <= distance_overflow_dffe2_15_pipes8[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes10 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes10 <= distance_overflow_dffe2_15_pipes9[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes11 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes11 <= distance_overflow_dffe2_15_pipes10[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes12 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes12 <= distance_overflow_dffe2_15_pipes11[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes13 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes13 <= distance_overflow_dffe2_15_pipes12[0:0];
	// synopsys translate_off
	initial
		distance_overflow_dffe2_15_pipes14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) distance_overflow_dffe2_15_pipes14 <= 1'b0;
		else if  (clk_en == 1'b1)   distance_overflow_dffe2_15_pipes14 <= distance_overflow_dffe2_15_pipes13[0:0];
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_0 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_0 <= wire_exp_value_b4_biasa_dataout;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_1 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_1 <= exp_value_b4_bias_dffe_0;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_10 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_10 <= exp_value_b4_bias_dffe_9;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_2 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_2 <= exp_value_b4_bias_dffe_1;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_3 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_3 <= exp_value_b4_bias_dffe_2;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_4 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_4 <= exp_value_b4_bias_dffe_3;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_5 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_5 <= exp_value_b4_bias_dffe_4;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_6 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_6 <= exp_value_b4_bias_dffe_5;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_7 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_7 <= exp_value_b4_bias_dffe_6;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_8 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_8 <= exp_value_b4_bias_dffe_7;
	// synopsys translate_off
	initial
		exp_value_b4_bias_dffe_9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_b4_bias_dffe_9 <= 8'b0;
		else if  (clk_en == 1'b1)   exp_value_b4_bias_dffe_9 <= exp_value_b4_bias_dffe_8;
	// synopsys translate_off
	initial
		exp_value_dffe1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) exp_value_dffe1 <= 9'b0;
		else if  (clk_en == 1'b1)   exp_value_dffe1 <= exp_value_wi;
	// synopsys translate_off
	initial
		extra_ln2_dffe_0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) extra_ln2_dffe_0 <= 1'b0;
		else if  (clk_en == 1'b1)   extra_ln2_dffe_0 <= extra_ln2;
	// synopsys translate_off
	initial
		extra_ln2_dffe_1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) extra_ln2_dffe_1 <= 1'b0;
		else if  (clk_en == 1'b1)   extra_ln2_dffe_1 <= extra_ln2_dffe_0;
	// synopsys translate_off
	initial
		extra_ln2_dffe_2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) extra_ln2_dffe_2 <= 1'b0;
		else if  (clk_en == 1'b1)   extra_ln2_dffe_2 <= extra_ln2_dffe_1;
	// synopsys translate_off
	initial
		extra_ln2_dffe_3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) extra_ln2_dffe_3 <= 1'b0;
		else if  (clk_en == 1'b1)   extra_ln2_dffe_3 <= extra_ln2_dffe_2;
	// synopsys translate_off
	initial
		extra_ln2_dffe_4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) extra_ln2_dffe_4 <= 1'b0;
		else if  (clk_en == 1'b1)   extra_ln2_dffe_4 <= extra_ln2_dffe_3;
	// synopsys translate_off
	initial
		extra_ln2_dffe_5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) extra_ln2_dffe_5 <= 1'b0;
		else if  (clk_en == 1'b1)   extra_ln2_dffe_5 <= extra_ln2_dffe_4;
	// synopsys translate_off
	initial
		fraction_dffe1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) fraction_dffe1 <= 23'b0;
		else if  (clk_en == 1'b1)   fraction_dffe1 <= fraction_wi;
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes0 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes0 <= input_is_infinity_wi;
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes1 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes1 <= input_is_infinity_16_pipes0[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes2 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes2 <= input_is_infinity_16_pipes1[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes3 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes3 <= input_is_infinity_16_pipes2[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes4 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes4 <= input_is_infinity_16_pipes3[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes5 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes5 <= input_is_infinity_16_pipes4[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes6 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes6 <= input_is_infinity_16_pipes5[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes7 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes7 <= input_is_infinity_16_pipes6[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes8 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes8 <= input_is_infinity_16_pipes7[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes9 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes9 <= input_is_infinity_16_pipes8[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes10 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes10 <= input_is_infinity_16_pipes9[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes11 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes11 <= input_is_infinity_16_pipes10[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes12 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes12 <= input_is_infinity_16_pipes11[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes13 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes13 <= input_is_infinity_16_pipes12[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes14 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes14 <= input_is_infinity_16_pipes13[0:0];
	// synopsys translate_off
	initial
		input_is_infinity_16_pipes15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_infinity_16_pipes15 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_infinity_16_pipes15 <= input_is_infinity_16_pipes14[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes0 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes0 <= input_is_nan_wi;
	// synopsys translate_off
	initial
		input_is_nan_16_pipes1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes1 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes1 <= input_is_nan_16_pipes0[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes2 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes2 <= input_is_nan_16_pipes1[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes3 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes3 <= input_is_nan_16_pipes2[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes4 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes4 <= input_is_nan_16_pipes3[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes5 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes5 <= input_is_nan_16_pipes4[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes6 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes6 <= input_is_nan_16_pipes5[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes7 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes7 <= input_is_nan_16_pipes6[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes8 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes8 <= input_is_nan_16_pipes7[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes9 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes9 <= input_is_nan_16_pipes8[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes10 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes10 <= input_is_nan_16_pipes9[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes11 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes11 <= input_is_nan_16_pipes10[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes12 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes12 <= input_is_nan_16_pipes11[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes13 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes13 <= input_is_nan_16_pipes12[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes14 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes14 <= input_is_nan_16_pipes13[0:0];
	// synopsys translate_off
	initial
		input_is_nan_16_pipes15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_nan_16_pipes15 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_nan_16_pipes15 <= input_is_nan_16_pipes14[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes0 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes0 <= input_is_zero_wi;
	// synopsys translate_off
	initial
		input_is_zero_16_pipes1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes1 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes1 <= input_is_zero_16_pipes0[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes2 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes2 <= input_is_zero_16_pipes1[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes3 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes3 <= input_is_zero_16_pipes2[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes4 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes4 <= input_is_zero_16_pipes3[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes5 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes5 <= input_is_zero_16_pipes4[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes6 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes6 <= input_is_zero_16_pipes5[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes7 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes7 <= input_is_zero_16_pipes6[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes8 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes8 <= input_is_zero_16_pipes7[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes9 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes9 <= input_is_zero_16_pipes8[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes10 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes10 <= input_is_zero_16_pipes9[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes11 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes11 <= input_is_zero_16_pipes10[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes12 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes12 <= input_is_zero_16_pipes11[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes13 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes13 <= input_is_zero_16_pipes12[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes14 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes14 <= input_is_zero_16_pipes13[0:0];
	// synopsys translate_off
	initial
		input_is_zero_16_pipes15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) input_is_zero_16_pipes15 <= 1'b0;
		else if  (clk_en == 1'b1)   input_is_zero_16_pipes15 <= input_is_zero_16_pipes14[0:0];
	// synopsys translate_off
	initial
		man_overflow_dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) man_overflow_dffe15 <= 1'b0;
		else if  (clk_en == 1'b1)   man_overflow_dffe15 <= man_overflow_wi;
	// synopsys translate_off
	initial
		man_prod_dffe14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) man_prod_dffe14 <= 62'b0;
		else if  (clk_en == 1'b1)   man_prod_dffe14 <= man_prod_wi;
	// synopsys translate_off
	initial
		man_round_dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) man_round_dffe15 <= 23'b0;
		else if  (clk_en == 1'b1)   man_round_dffe15 <= man_round_wi;
	// synopsys translate_off
	initial
		result_pipe_dffe16 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) result_pipe_dffe16 <= 31'b0;
		else if  (clk_en == 1'b1)   result_pipe_dffe16 <= result_pipe_wi;
	// synopsys translate_off
	initial
		round_up_dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) round_up_dffe15 <= 1'b0;
		else if  (clk_en == 1'b1)   round_up_dffe15 <= round_up_wi;
	// synopsys translate_off
	initial
		sign_dffe0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe0 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe0 <= sign_w;
	// synopsys translate_off
	initial
		sign_dffe1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe1 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe1 <= sign_dffe0[0:0];
	// synopsys translate_off
	initial
		sign_dffe2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe2 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe2 <= sign_dffe1[0:0];
	// synopsys translate_off
	initial
		sign_dffe3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe3 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe3 <= sign_dffe2[0:0];
	// synopsys translate_off
	initial
		sign_dffe4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe4 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe4 <= sign_dffe3[0:0];
	// synopsys translate_off
	initial
		sign_dffe5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe5 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe5 <= sign_dffe4[0:0];
	// synopsys translate_off
	initial
		sign_dffe6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe6 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe6 <= sign_dffe5[0:0];
	// synopsys translate_off
	initial
		sign_dffe7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe7 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe7 <= sign_dffe6[0:0];
	// synopsys translate_off
	initial
		sign_dffe8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe8 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe8 <= sign_dffe7[0:0];
	// synopsys translate_off
	initial
		sign_dffe9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe9 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe9 <= sign_dffe8[0:0];
	// synopsys translate_off
	initial
		sign_dffe10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe10 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe10 <= sign_dffe9[0:0];
	// synopsys translate_off
	initial
		sign_dffe11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe11 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe11 <= sign_dffe10[0:0];
	// synopsys translate_off
	initial
		sign_dffe12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe12 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe12 <= sign_dffe11[0:0];
	// synopsys translate_off
	initial
		sign_dffe13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe13 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe13 <= sign_dffe12[0:0];
	// synopsys translate_off
	initial
		sign_dffe14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe14 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe14 <= sign_dffe13[0:0];
	// synopsys translate_off
	initial
		sign_dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sign_dffe15 <= 1'b0;
		else if  (clk_en == 1'b1)   sign_dffe15 <= sign_dffe14[0:0];
	// synopsys translate_off
	initial
		tbl1_compare_dffe11_4_pipes0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) tbl1_compare_dffe11_4_pipes0 <= 1'b0;
		else if  (clk_en == 1'b1)   tbl1_compare_dffe11_4_pipes0 <= tbl1_compare_wi;
	// synopsys translate_off
	initial
		tbl1_compare_dffe11_4_pipes1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) tbl1_compare_dffe11_4_pipes1 <= 1'b0;
		else if  (clk_en == 1'b1)   tbl1_compare_dffe11_4_pipes1 <= tbl1_compare_dffe11_4_pipes0[0:0];
	// synopsys translate_off
	initial
		tbl1_compare_dffe11_4_pipes2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) tbl1_compare_dffe11_4_pipes2 <= 1'b0;
		else if  (clk_en == 1'b1)   tbl1_compare_dffe11_4_pipes2 <= tbl1_compare_dffe11_4_pipes1[0:0];
	// synopsys translate_off
	initial
		tbl1_compare_dffe11_4_pipes3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) tbl1_compare_dffe11_4_pipes3 <= 1'b0;
		else if  (clk_en == 1'b1)   tbl1_compare_dffe11_4_pipes3 <= tbl1_compare_dffe11_4_pipes2[0:0];
	// synopsys translate_off
	initial
		tbl1_tbl2_prod_dffe12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) tbl1_tbl2_prod_dffe12 <= 31'b0;
		else if  (clk_en == 1'b1)   tbl1_tbl2_prod_dffe12 <= tbl1_tbl2_prod_wi;
	// synopsys translate_off
	initial
		tbl3_taylor_prod_dffe12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) tbl3_taylor_prod_dffe12 <= 31'b0;
		else if  (clk_en == 1'b1)   tbl3_taylor_prod_dffe12 <= tbl3_taylor_prod_wi;
	// synopsys translate_off
	initial
		x_fixed_dffe_0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) x_fixed_dffe_0 <= 38'b0;
		else if  (clk_en == 1'b1)   x_fixed_dffe_0 <= x_fixed;
	// synopsys translate_off
	initial
		x_fixed_dffe_1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) x_fixed_dffe_1 <= 38'b0;
		else if  (clk_en == 1'b1)   x_fixed_dffe_1 <= x_fixed_dffe_0;
	// synopsys translate_off
	initial
		x_fixed_dffe_2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) x_fixed_dffe_2 <= 38'b0;
		else if  (clk_en == 1'b1)   x_fixed_dffe_2 <= x_fixed_dffe_1;
	// synopsys translate_off
	initial
		x_fixed_dffe_3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) x_fixed_dffe_3 <= 38'b0;
		else if  (clk_en == 1'b1)   x_fixed_dffe_3 <= x_fixed_dffe_2;
	// synopsys translate_off
	initial
		x_fixed_dffe_4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) x_fixed_dffe_4 <= 38'b0;
		else if  (clk_en == 1'b1)   x_fixed_dffe_4 <= x_fixed_dffe_3;
	// synopsys translate_off
	initial
		xf_pre_2_dffe10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) xf_pre_2_dffe10 <= 38'b0;
		else if  (clk_en == 1'b1)   xf_pre_2_dffe10 <= xf_pre_2_wi;
	// synopsys translate_off
	initial
		xf_pre_dffe9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) xf_pre_dffe9 <= 38'b0;
		else if  (clk_en == 1'b1)   xf_pre_dffe9 <= xf_pre_wi;
	// synopsys translate_off
	initial
		xi_exp_value_dffe4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) xi_exp_value_dffe4 <= 8'b0;
		else if  (clk_en == 1'b1)   xi_exp_value_dffe4 <= xi_exp_value_wi;
	// synopsys translate_off
	initial
		xi_ln2_prod_dffe7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) xi_ln2_prod_dffe7 <= 46'b0;
		else if  (clk_en == 1'b1)   xi_ln2_prod_dffe7 <= xi_ln2_prod_wi;
	// synopsys translate_off
	initial
		xi_prod_dffe3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) xi_prod_dffe3 <= 21'b0;
		else if  (clk_en == 1'b1)   xi_prod_dffe3 <= xi_prod_wi;
	assign
		wire_exp_minus_bias_result = wire_exp_minus_bias_dataa - wire_exp_minus_bias_datab;
	assign
		wire_exp_minus_bias_dataa = {1'b0, exp_w},
		wire_exp_minus_bias_datab = {1'b0, exp_bias};
	assign
		wire_exp_value_add_bias_result_int = {wire_exp_value_add_bias_dataa, wire_exp_value_add_bias_cin} + {wire_exp_value_add_bias_datab, wire_exp_value_add_bias_cin};
	//synopsys translate_off
	initial
		wire_exp_value_add_bias_pipeline_dffe_Q = 0;
	//synopsys translate_on
	always @(posedge wire_exp_value_add_bias_clock or posedge wire_exp_value_add_bias_aclr)
		if (wire_exp_value_add_bias_aclr == 1'b1) wire_exp_value_add_bias_pipeline_dffe_Q <= 9'b0;
		else if (wire_exp_value_add_bias_clken == 1'b1) wire_exp_value_add_bias_pipeline_dffe_Q <= wire_exp_value_add_bias_pipeline_dffe_D;
	assign
		wire_exp_value_add_bias_result = wire_exp_value_add_bias_pipeline_dffe_Q[8:0],
		wire_exp_value_add_bias_pipeline_dffe_D[8:0] = wire_exp_value_add_bias_result_int[9:1];
	assign
		wire_exp_value_add_bias_aclr = aclr,
		wire_exp_value_add_bias_cin = wire_cin_to_bias_dataout,
		wire_exp_value_add_bias_clken = clk_en,
		wire_exp_value_add_bias_clock = clock,
		wire_exp_value_add_bias_dataa = {1'b0, exp_value_b4_bias_dffe_10},
		wire_exp_value_add_bias_datab = {1'b0, exp_bias[7:1], (~ extra_ln2_dffe_5)};
	assign
		wire_exp_value_man_over_result = wire_exp_value_man_over_dataa + wire_exp_value_man_over_datab;
	assign
		wire_exp_value_man_over_dataa = wire_exp_value_add_bias_result,
		wire_exp_value_man_over_datab = {{8{1'b0}}, man_overflow_wo};
	assign
		wire_invert_exp_value_result_int = wire_invert_exp_value_dataa - wire_invert_exp_value_datab;
	//synopsys translate_off
	initial
		wire_invert_exp_value_pipeline_dffe_Q = 0;
	//synopsys translate_on
	always @(posedge wire_invert_exp_value_clock or posedge wire_invert_exp_value_aclr)
		if (wire_invert_exp_value_aclr == 1'b1) wire_invert_exp_value_pipeline_dffe_Q <= 8'b0;
		else if (wire_invert_exp_value_clken == 1'b1) wire_invert_exp_value_pipeline_dffe_Q <= wire_invert_exp_value_pipeline_dffe_D;
	assign
		wire_invert_exp_value_result = wire_invert_exp_value_pipeline_dffe_Q[7:0],
		wire_invert_exp_value_pipeline_dffe_D[7:0] = wire_invert_exp_value_result_int;
	assign
		wire_invert_exp_value_aclr = aclr,
		wire_invert_exp_value_clken = clk_en,
		wire_invert_exp_value_clock = clock,
		wire_invert_exp_value_dataa = 8'b00000000,
		wire_invert_exp_value_datab = exp_value[7:0];
	assign
		wire_man_round_result = wire_man_round_dataa + wire_man_round_datab;
	assign
		wire_man_round_dataa = man_round_wo,
		wire_man_round_datab = {{22{1'b0}}, round_up_wo};
	assign
		wire_one_minus_xf_result_int = wire_one_minus_xf_dataa - wire_one_minus_xf_datab;
	//synopsys translate_off
	initial
		wire_one_minus_xf_pipeline_dffe_Q = 0;
	//synopsys translate_on
	always @(posedge wire_one_minus_xf_clock or posedge wire_one_minus_xf_aclr)
		if (wire_one_minus_xf_aclr == 1'b1) wire_one_minus_xf_pipeline_dffe_Q <= 31'b0;
		else if (wire_one_minus_xf_clken == 1'b1) wire_one_minus_xf_pipeline_dffe_Q <= wire_one_minus_xf_pipeline_dffe_D;
	assign
		wire_one_minus_xf_result = wire_one_minus_xf_pipeline_dffe_Q[30:0],
		wire_one_minus_xf_pipeline_dffe_D[30:0] = wire_one_minus_xf_result_int;
	assign
		wire_one_minus_xf_aclr = aclr,
		wire_one_minus_xf_clken = clk_en,
		wire_one_minus_xf_clock = clock,
		wire_one_minus_xf_dataa = {1'b1, {30{1'b0}}},
		wire_one_minus_xf_datab = wire_extra_ln2_muxa_dataout;
	assign
		wire_x_fixed_minus_xiln2_result_int = wire_x_fixed_minus_xiln2_dataa - wire_x_fixed_minus_xiln2_datab;
	//synopsys translate_off
	initial
		wire_x_fixed_minus_xiln2_pipeline_dffe_Q = 0;
	//synopsys translate_on
	always @(posedge wire_x_fixed_minus_xiln2_clock or posedge wire_x_fixed_minus_xiln2_aclr)
		if (wire_x_fixed_minus_xiln2_aclr == 1'b1) wire_x_fixed_minus_xiln2_pipeline_dffe_Q <= 38'b0;
		else if (wire_x_fixed_minus_xiln2_clken == 1'b1) wire_x_fixed_minus_xiln2_pipeline_dffe_Q <= wire_x_fixed_minus_xiln2_pipeline_dffe_D;
	assign
		wire_x_fixed_minus_xiln2_result = wire_x_fixed_minus_xiln2_pipeline_dffe_Q[37:0],
		wire_x_fixed_minus_xiln2_pipeline_dffe_D[37:0] = wire_x_fixed_minus_xiln2_result_int;
	assign
		wire_x_fixed_minus_xiln2_aclr = aclr,
		wire_x_fixed_minus_xiln2_clken = clk_en,
		wire_x_fixed_minus_xiln2_clock = clock,
		wire_x_fixed_minus_xiln2_dataa = x_fixed_dffe_4,
		wire_x_fixed_minus_xiln2_datab = {1'b0, xi_ln2_prod_wo[45:9]};
	assign
		wire_xf_minus_ln2_result_int = wire_xf_minus_ln2_dataa - wire_xf_minus_ln2_datab;
	//synopsys translate_off
	initial
		wire_xf_minus_ln2_pipeline_dffe_Q = 0;
	//synopsys translate_on
	always @(posedge wire_xf_minus_ln2_clock or posedge wire_xf_minus_ln2_aclr)
		if (wire_xf_minus_ln2_aclr == 1'b1) wire_xf_minus_ln2_pipeline_dffe_Q <= 31'b0;
		else if (wire_xf_minus_ln2_clken == 1'b1) wire_xf_minus_ln2_pipeline_dffe_Q <= wire_xf_minus_ln2_pipeline_dffe_D;
	assign
		wire_xf_minus_ln2_result = wire_xf_minus_ln2_pipeline_dffe_Q[30:0],
		wire_xf_minus_ln2_pipeline_dffe_D[30:0] = wire_xf_minus_ln2_result_int;
	assign
		wire_xf_minus_ln2_aclr = aclr,
		wire_xf_minus_ln2_clken = clk_en,
		wire_xf_minus_ln2_clock = clock,
		wire_xf_minus_ln2_dataa = xf_pre[30:0],
		wire_xf_minus_ln2_datab = {{2{1'b0}}, ln2_w[37:9]};
	assign
		wire_xi_add_one_result_int = wire_xi_add_one_dataa + wire_xi_add_one_datab;
	//synopsys translate_off
	initial
		wire_xi_add_one_pipeline_dffe_Q = 0;
	//synopsys translate_on
	always @(posedge wire_xi_add_one_clock or posedge wire_xi_add_one_aclr)
		if (wire_xi_add_one_aclr == 1'b1) wire_xi_add_one_pipeline_dffe_Q <= 8'b0;
		else if (wire_xi_add_one_clken == 1'b1) wire_xi_add_one_pipeline_dffe_Q <= wire_xi_add_one_pipeline_dffe_D;
	assign
		wire_xi_add_one_result = wire_xi_add_one_pipeline_dffe_Q[7:0],
		wire_xi_add_one_pipeline_dffe_D[7:0] = wire_xi_add_one_result_int;
	assign
		wire_xi_add_one_aclr = aclr,
		wire_xi_add_one_clken = clk_en,
		wire_xi_add_one_clock = clock,
		wire_xi_add_one_dataa = xi_exp_value,
		wire_xi_add_one_datab = 8'b00000001;
	fp32exp_lpm_clshift   rbarrel_shift
	( 
	.aclr(aclr),
	.clken(clk_en),
	.clock(clock),
	.data(barrel_shifter_data),
	.direction(exp_value_wo[8]),
	.distance(barrel_shifter_distance),
	.result(wire_rbarrel_shift_result));
	always @(wire_distance_overflow_comp_dataa or wire_distance_overflow_comp_datab)
	begin
		if (wire_distance_overflow_comp_dataa > wire_distance_overflow_comp_datab) 
			begin
				wire_distance_overflow_comp_agb_int = 1'b1;
			end
		else
			begin
				wire_distance_overflow_comp_agb_int = 1'b0;
			end
	end
	assign
		wire_distance_overflow_comp_agb = wire_distance_overflow_comp_agb_int;
	assign
		wire_distance_overflow_comp_dataa = wire_exp_value_to_compare_muxa_dataout,
		wire_distance_overflow_comp_datab = distance_overflow_val_w;
	always @(wire_tbl1_compare_dataa or wire_tbl1_compare_datab)
	begin
		if (wire_tbl1_compare_dataa == wire_tbl1_compare_datab) 
			begin
				wire_tbl1_compare_aeb_int = 1'b1;
			end
		else
			begin
				wire_tbl1_compare_aeb_int = 1'b0;
			end
		if (wire_tbl1_compare_dataa > wire_tbl1_compare_datab) 
			begin
				wire_tbl1_compare_agb_int = 1'b1;
			end
		else
			begin
				wire_tbl1_compare_agb_int = 1'b0;
			end
	end
	assign
		wire_tbl1_compare_ageb = wire_tbl1_compare_agb_int | wire_tbl1_compare_aeb_int;
	assign
		wire_tbl1_compare_dataa = xf[28:24],
		wire_tbl1_compare_datab = addr_val_more_than_one;
	always @(wire_underflow_compare_dataa or wire_underflow_compare_datab)
	begin
		if (wire_underflow_compare_dataa > wire_underflow_compare_datab) 
			begin
				wire_underflow_compare_agb_int = 1'b1;
			end
		else
			begin
				wire_underflow_compare_agb_int = 1'b0;
			end
	end
	assign
		wire_underflow_compare_agb = wire_underflow_compare_agb_int;
	assign
		wire_underflow_compare_dataa = wire_exp_value_to_compare_muxa_dataout,
		wire_underflow_compare_datab = underflow_compare_val_w;
	fp32exp_mult   man_prod
	( 
	.aclr(aclr),
	.clken(clk_en),
	.clock(clock),
	.dataa(tbl1_tbl2_prod_wo),
	.datab(tbl3_taylor_prod_wo),
	.result(wire_man_prod_result));
	fp32exp_mult1   tbl1_tbl2_prod
	( 
	.aclr(aclr),
	.clken(clk_en),
	.clock(clock),
	.dataa(table_one_out),
	.datab(table_two_out),
	.result(wire_tbl1_tbl2_prod_result));
	fp32exp_mult12   tbl3_taylor_prod
	( 
	.aclr(aclr),
	.clken(clk_en),
	.clock(clock),
	.dataa(table_three_out),
	.datab({1'b1, {15{1'b0}}, xf[13:0]}),
	.result(wire_tbl3_taylor_prod_result));
	fp32exp_mult123   xi_ln2_prod
	( 
	.aclr(aclr),
	.clken(clk_en),
	.clock(clock),
	.dataa(wire_exp_value_to_ln2a_dataout),
	.datab(ln2_w),
	.result(wire_xi_ln2_prod_result));
	fp32exp_mult1234   xi_prod
	( 
	.dataa(x_fixed[37:26]),
	.datab(one_over_ln2_w),
	.result(wire_xi_prod_result));
	fp32exp_mux   table_one
	( 
	.data(table_one_data),
	.result(wire_table_one_result),
	.sel(xf[28:24]));
	fp32exp_mux1   table_three
	( 
	.data(table_three_data),
	.result(wire_table_three_result),
	.sel(xf[18:14]));
	fp32exp_mux12   table_two
	( 
	.data(table_two_data),
	.result(wire_table_two_result),
	.sel(xf[23:19]));
	assign
		wire_cin_to_bias_dataout = shifted_value;
	assign		wire_exp_result_mux_prea_dataout = (((((barrel_shifter_underflow | overflow_w) | input_is_zero_wo) | nan_w) | positive_infinity) === 1'b1) ? exp_one : exp_result_w;
	assign		wire_exp_value_b4_biasa_dataout = (sign_dffe3[0:0] === 1'b1) ? exp_invert : xi_exp_value;
	assign		wire_exp_value_selecta_dataout = (exp_value_wo[8] === 1'b1) ? wire_invert_exp_value_result[5:0] : exp_value_wo[5:0];
	assign		wire_exp_value_to_compare_muxa_dataout = (exp_value_wo[8] === 1'b1) ? wire_invert_exp_value_result : exp_value_wo[7:0];
	assign		wire_exp_value_to_ln2a_dataout = (sign_dffe4[0:0] === 1'b1) ? wire_xi_add_one_result : xi_exp_value_wo;
	assign		wire_extra_ln2_muxa_dataout = (extra_ln2_dffe_0 === 1'b1) ? wire_xf_minus_ln2_result : xf_pre_wo[30:0];
	assign		wire_man_result_muxa_dataout = (((((overflow_w | underflow_w) | nan_w) | input_is_zero_wo) | input_is_infinity_wo) === 1'b1) ? {nan_w, {22{1'b0}}} : wire_man_round_result;
	assign		wire_xf_muxa_dataout = (sign_dffe10[0:0] === 1'b1) ? wire_one_minus_xf_result : xf_pre_2_wo[30:0];
	assign
		aclr = 1'b0,
		addr_val_more_than_one = 5'b10111,
		barrel_shifter_data = {{8{1'b0}}, 1'b1, fraction_wo, {6{1'b0}}},
		barrel_shifter_distance = wire_exp_value_selecta_dataout,
		barrel_shifter_underflow = barrel_shifter_underflow_dffe2_15_pipes14[0:0],
		barrel_shifter_underflow_wi = (wire_underflow_compare_agb & exp_value_wo[8]),
		distance_overflow = distance_overflow_dffe2_15_pipes14[0:0],
		distance_overflow_val_w = 8'b00000110,
		distance_overflow_wi = (wire_distance_overflow_comp_agb & (~ exp_value_wo[8])),
		exp_bias = 8'b01111111,
		exp_bias_all_ones_w = {8{1'b1}},
		exp_data_all_one_w = {(data[30] & exp_data_all_one_w[6]), (data[29] & exp_data_all_one_w[5]), (data[28] & exp_data_all_one_w[4]), (data[27] & exp_data_all_one_w[3]), (data[26] & exp_data_all_one_w[2]), (data[25] & exp_data_all_one_w[1]), (data[24] & exp_data_all_one_w[0]), data[23]},
		exp_data_not_zero_w = {(data[30] | exp_data_not_zero_w[6]), (data[29] | exp_data_not_zero_w[5]), (data[28] | exp_data_not_zero_w[4]), (data[27] | exp_data_not_zero_w[3]), (data[26] | exp_data_not_zero_w[2]), (data[25] | exp_data_not_zero_w[1]), (data[24] | exp_data_not_zero_w[0]), data[23]},
		exp_invert = (xi_exp_value ^ exp_bias_all_ones_w),
		exp_one = {((overflow_w | nan_w) | positive_infinity), {7{1'b1}}},
		exp_out_all_one_w = {(exp_result_w[7] & exp_out_all_one_w[6]), (exp_result_w[6] & exp_out_all_one_w[5]), (exp_result_w[5] & exp_out_all_one_w[4]), (exp_result_w[4] & exp_out_all_one_w[3]), (exp_result_w[3] & exp_out_all_one_w[2]), (exp_result_w[2] & exp_out_all_one_w[1]), (exp_result_w[1] & exp_out_all_one_w[0]), exp_result_w[0]},
		exp_out_not_zero_w = {(exp_result_w[7] | exp_out_not_zero_w[6]), (exp_result_w[6] | exp_out_not_zero_w[5]), (exp_result_w[5] | exp_out_not_zero_w[4]), (exp_result_w[4] | exp_out_not_zero_w[3]), (exp_result_w[3] | exp_out_not_zero_w[2]), (exp_result_w[2] | exp_out_not_zero_w[1]), (exp_result_w[1] | exp_out_not_zero_w[0]), exp_result_w[0]},
		exp_result_out = (wire_exp_result_mux_prea_dataout & {8{(~ ((underflow_w & (~ barrel_shifter_underflow)) | negative_infinity))}}),
		exp_result_w = wire_exp_value_man_over_result[7:0],
		exp_value = wire_exp_minus_bias_result,
		exp_value_wi = exp_value,
		exp_value_wo = exp_value_dffe1,
		exp_w = data[30:23],
		extra_ln2 = ((~ xf_pre[37]) & sign_dffe8[0:0]),
		fraction = {data[22:0]},
		fraction_wi = fraction,
		fraction_wo = fraction_dffe1,
		gnd_w = 1'b0,
		guard_bit = man_prod_result[35],
		input_is_infinity_wi = (exp_data_all_one_w[7] & (~ man_data_not_zero_w[22])),
		input_is_infinity_wo = input_is_infinity_16_pipes15[0:0],
		input_is_nan_wi = (exp_data_all_one_w[7] & man_data_not_zero_w[22]),
		input_is_nan_wo = input_is_nan_16_pipes15[0:0],
		input_is_zero_wi = (~ exp_data_not_zero_w[7]),
		input_is_zero_wo = input_is_zero_16_pipes15[0:0],
		ln2_w = 38'b10110001011100100001011111110111110100,
		man_data_not_zero_w = {(data[22] | man_data_not_zero_w[21]), (data[21] | man_data_not_zero_w[20]), (data[20] | man_data_not_zero_w[19]), (data[19] | man_data_not_zero_w[18]), (data[18] | man_data_not_zero_w[17]), (data[17] | man_data_not_zero_w[16]), (data[16] | man_data_not_zero_w[15]), (data[15] | man_data_not_zero_w[14]), (data[14] | man_data_not_zero_w[13]), (data[13] | man_data_not_zero_w[12]), (data[12] | man_data_not_zero_w[11]), (data[11] | man_data_not_zero_w[10]), (data[10] | man_data_not_zero_w[9]), (data[9] | man_data_not_zero_w[8]), (data[8] | man_data_not_zero_w[7]), (data[7] | man_data_not_zero_w[6]), (data[6] | man_data_not_zero_w[5]), (data[5] | man_data_not_zero_w[4]), (data[4] | man_data_not_zero_w[3]), (data[3] | man_data_not_zero_w[2]), (data[2] | man_data_not_zero_w[1]), (data[1] | man_data_not_zero_w[0]), data[0]},
		man_overflow = (round_up & man_result_all_ones[22]),
		man_overflow_wi = man_overflow,
		man_overflow_wo = man_overflow_dffe15,
		man_prod_result = ((man_prod_shifted & {62{man_prod_wo[59]}}) | (man_prod_wire & {62{(~ man_prod_wo[59])}})),
		man_prod_shifted = {gnd_w, man_prod_wo[61:1]},
		man_prod_wi = wire_man_prod_result,
		man_prod_wire = man_prod_wo,
		man_prod_wo = man_prod_dffe14,
		man_result_all_ones = {(man_round_wi[22] & man_result_all_ones[21]), (man_round_wi[21] & man_result_all_ones[20]), (man_round_wi[20] & man_result_all_ones[19]), (man_round_wi[19] & man_result_all_ones[18]), (man_round_wi[18] & man_result_all_ones[17]), (man_round_wi[17] & man_result_all_ones[16]), (man_round_wi[16] & man_result_all_ones[15]), (man_round_wi[15] & man_result_all_ones[14]), (man_round_wi[14] & man_result_all_ones[13]), (man_round_wi[13] & man_result_all_ones[12]), (man_round_wi[12] & man_result_all_ones[11]), (man_round_wi[11] & man_result_all_ones[10]), (man_round_wi[10] & man_result_all_ones[9]), (man_round_wi[9] & man_result_all_ones[8]), (man_round_wi[8] & man_result_all_ones[7]), (man_round_wi[7] & man_result_all_ones[6]), (man_round_wi[6] & man_result_all_ones[5]), (man_round_wi[5] & man_result_all_ones[4]), (man_round_wi[4] & man_result_all_ones[3]), (man_round_wi[3] & man_result_all_ones[2]), (man_round_wi[2] & man_result_all_ones[1]), (man_round_wi[1] & man_result_all_ones[0]), man_round_wi[0]},
		man_result_w = wire_man_result_muxa_dataout,
		man_round_wi = man_prod_result[57:35],
		man_round_wo = man_round_dffe15,
		nan_w = input_is_nan_wo,
		negative_infinity = (sign_dffe15[0:0] & input_is_infinity_wo),
		one_over_ln2_w = 9'b101110001,
		overflow_w = ((((~ sign_dffe15[0:0]) & (((distance_overflow | wire_exp_value_add_bias_result[8]) | exp_out_all_one_w[7]) | wire_exp_value_man_over_result[8])) & (~ underflow_w)) & (~ input_is_nan_wo)),
		positive_infinity = ((~ sign_dffe15[0:0]) & input_is_infinity_wo),
		result = {1'b0, result_pipe_wo},
		result_pipe_wi = {exp_result_out, man_result_w},
		result_pipe_wo = result_pipe_dffe16,
		result_underflow_w = ((~ exp_out_not_zero_w[7]) & (((~ wire_exp_value_man_over_result[8]) & (~ sign_dffe15[0:0])) | sign_dffe15[0:0])),
		round_bit = man_prod_result[34],
		round_up = (round_bit & (guard_bit | sticky_bits[4])),
		round_up_wi = round_up,
		round_up_wo = round_up_dffe15,
		shifted_value = (tbl1_compare_wo | man_prod_wo[59]),
		sign_w = data[31],
		sticky_bits = {(man_prod_result[29] | sticky_bits[3]), (man_prod_result[30] | sticky_bits[2]), (man_prod_result[31] | sticky_bits[1]), (man_prod_result[32] | sticky_bits[0]), man_prod_result[33]},
		table_one_data = {32'b10101000100111100001011100110110, 32'b10100011011011100000001001111010, 32'b10011110011001101100101000011001, 32'b10011001100001110010110000111101, 32'b10010100110011011111000011111001, 32'b10010000001110011110100111111000, 32'b10001011110010011111001000110010, 32'b10000111011111001110110110100011, 32'b10000011010100011100100100000011, 32'b11111110100011101111001100001100, 32'b11110110101110011111100100100000, 32'b11101111001000101010111011111100, 32'b11100111110001110010111011000010, 32'b11100000101001011010000110001001, 32'b11011001101111000011111011100100, 32'b11010011000010010100110001110000, 32'b11001100100010110001110101101010, 32'b11000110010000000001001000111011, 32'b11000000001001101001100000011010, 32'b10111010001111010010100010011110, 32'b10110100100000100100100101100101, 32'b10101110111101001000101110110000, 32'b10101001100100101000110000000110, 32'b10100100010110101111000111100001, 32'b10011111010011000110111101010101, 32'b10011010011001011100000010111000, 32'b10010101101001011010110001011001, 32'b10010001000010110000001000101101, 32'b10001100100101001001101110000011, 32'b10001000010000010101101010111011, 32'b10000100000100000010101100000000, 32'b10000000000000000000000000000000},
		table_one_out = wire_table_one_result,
		table_three_data = {21'b111110000001111000001, 21'b111100000001110000100, 21'b111010000001101001001, 21'b111000000001100010000, 21'b110110000001011011001, 21'b110100000001010100100, 21'b110010000001001110001, 21'b110000000001001000000, 21'b101110000001000010001, 21'b101100000000111100100, 21'b101010000000110111001, 21'b101000000000110010000, 21'b100110000000101101001, 21'b100100000000101000100, 21'b100010000000100100001, 21'b100000000000100000000, 21'b011110000000011100001, 21'b011100000000011000100, 21'b011010000000010101001, 21'b011000000000010010000, 21'b010110000000001111001, 21'b010100000000001100100, 21'b010010000000001010001, 21'b010000000000001000000, 21'b001110000000000110001, 21'b001100000000000100100, 21'b001010000000000011001, 21'b001000000000000010000, 21'b000110000000000001001, 21'b000100000000000000100, 21'b000010000000000000001, {21{1'b0}}},
		table_three_out = {1'b1, {10{1'b0}}, table_three_out_tmp},
		table_three_out_tmp = wire_table_three_result,
		table_two_data = {26'b11111011110010101100010101, 26'b11110011100011001101101010, 26'b11101011010100001111111011, 26'b11100011000101110011000111, 26'b11011010110111110111001100, 26'b11010010101010011100001000, 26'b11001010011101100001111000, 26'b11000010010001001000011011, 26'b10111010000101001111101110, 26'b10110001111001110111110000, 26'b10101001101111000000011110, 26'b10100001100100101001110111, 26'b10011001011010110011111000, 26'b10010001010001011110100000, 26'b10001001001000101001101100, 26'b10000001000000010101011010, 26'b01111000111000100001101001, 26'b01110000110001001110010101, 26'b01101000101010011011011110, 26'b01100000100100001001000001, 26'b01011000011110010110111100, 26'b01010000011001000101001110, 26'b01001000010100010011110011, 26'b01000000010000000010101011, 26'b00111000001100010001110010, 26'b00110000001001000001001000, 26'b00101000000110010000101001, 26'b00100000000100000000010101, 26'b00011000000010010000001001, 26'b00010000000001000000000010, 26'b00001000000000010000000000, {26{1'b0}}},
		table_two_out = {1'b1, {5{1'b0}}, table_two_out_tmp},
		table_two_out_tmp = wire_table_two_result,
		tbl1_compare_wi = wire_tbl1_compare_ageb,
		tbl1_compare_wo = tbl1_compare_dffe11_4_pipes3[0:0],
		tbl1_tbl2_prod_wi = wire_tbl1_tbl2_prod_result[63:33],
		tbl1_tbl2_prod_wo = tbl1_tbl2_prod_dffe12,
		tbl3_taylor_prod_wi = wire_tbl3_taylor_prod_result[61:31],
		tbl3_taylor_prod_wo = tbl3_taylor_prod_dffe12,
		underflow_compare_val_w = 8'b00011101,
		underflow_w = (((((result_underflow_w | barrel_shifter_underflow) | (sign_dffe15[0:0] & (distance_overflow | (~ wire_exp_value_add_bias_result[8])))) & (~ input_is_zero_wo)) & (~ input_is_infinity_wo)) & (~ input_is_nan_wo)),
		x_fixed = wire_rbarrel_shift_result,
		xf = wire_xf_muxa_dataout,
		xf_pre = wire_x_fixed_minus_xiln2_result,
		xf_pre_2_wi = xf_pre_wo,
		xf_pre_2_wo = xf_pre_2_dffe10,
		xf_pre_wi = xf_pre,
		xf_pre_wo = xf_pre_dffe9,
		xi_exp_value = xi_prod_wo[18:11],
		xi_exp_value_wi = xi_exp_value,
		xi_exp_value_wo = xi_exp_value_dffe4,
		xi_ln2_prod_wi = wire_xi_ln2_prod_result,
		xi_ln2_prod_wo = xi_ln2_prod_dffe7,
		xi_prod_wi = wire_xi_prod_result,
		xi_prod_wo = xi_prod_dffe3;
endmodule //fp32exp_altfp_exp
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module fp32exp (
	clk_en,
	clock,
	data,
	result)/* synthesis synthesis_clearbox = 1 */;

	input	  clk_en;
	input	  clock;
	input	[31:0]  data;
	output	[31:0]  result;

	wire [31:0] sub_wire0;
	wire [31:0] result = sub_wire0[31:0];

	fp32exp_altfp_exp	fp32exp_altfp_exp_component (
				.clk_en (clk_en),
				.clock (clock),
				.data (data),
				.result (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix V"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "UNUSED"
// Retrieval info: CONSTANT: LPM_HINT STRING "UNUSED"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altfp_exp"
// Retrieval info: CONSTANT: PIPELINE NUMERIC "17"
// Retrieval info: CONSTANT: ROUNDING STRING "TO_NEAREST"
// Retrieval info: CONSTANT: WIDTH_EXP NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_MAN NUMERIC "23"
// Retrieval info: USED_PORT: clk_en 0 0 0 0 INPUT NODEFVAL "clk_en"
// Retrieval info: CONNECT: @clk_en 0 0 0 0 clk_en 0 0 0 0
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
// Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
// Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0
// Retrieval info: USED_PORT: result 0 0 32 0 OUTPUT NODEFVAL "result[31..0]"
// Retrieval info: CONNECT: result 0 0 32 0 @result 0 0 32 0
// Retrieval info: GEN_FILE: TYPE_NORMAL fp32exp.vhd TRUE FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL fp32exp.qip TRUE FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL fp32exp.bsf TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL fp32exp_inst.vhd TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL fp32exp.inc TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL fp32exp.cmp TRUE TRUE
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX NUMERIC "1"
// Retrieval info: LIB_FILE: lpm
