{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544741157987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544741157993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 16:45:57 2018 " "Processing started: Thu Dec 13 16:45:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544741157993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741157993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741157993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544741159427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/barrett_reduction.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/barrett_reduction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrett_reduction " "Found entity 1: barrett_reduction" {  } { { "primitives/modular_operations/barrett_reduction.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/barrett_reduction.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/pp_compressor.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/pp_compressor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PP_Compressor " "Found entity 1: PP_Compressor" {  } { { "FastMultiplier/PP_Compressor.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/PP_Compressor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/ha.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "FastMultiplier/HA.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/fastmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/fastmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FastMultiplier " "Found entity 1: FastMultiplier" {  } { { "FastMultiplier/FastMultiplier.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/FastMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FastMultiplier/FA.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/csa.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "FastMultiplier/CSA.V" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/CSA.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/cla_array_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/cla_array_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_Array_32 " "Found entity 1: CLA_Array_32" {  } { { "FastMultiplier/CLA_Array_32.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/CLA_Array_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/cla_array.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/cla_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_Array " "Found entity 1: CLA_Array" {  } { { "FastMultiplier/CLA_Array.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/CLA_Array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "FastMultiplier/CLA.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/boothppg_32r4_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/boothppg_32r4_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothPPG_32R4_NORM " "Found entity 1: BoothPPG_32R4_NORM" {  } { { "FastMultiplier/BoothPPG_32R4_NORM.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/BoothPPG_32R4_NORM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/boothppg_32r4_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/boothppg_32r4_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothPPG_32R4_MSB " "Found entity 1: BoothPPG_32R4_MSB" {  } { { "FastMultiplier/BoothPPG_32R4_MSB.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/BoothPPG_32R4_MSB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastmultiplier/boothppg_32r4.v 1 1 " "Found 1 design units, including 1 entities, in source file fastmultiplier/boothppg_32r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothPPG_32R4 " "Found entity 1: BoothPPG_32R4" {  } { { "FastMultiplier/BoothPPG_32R4.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/FastMultiplier/BoothPPG_32R4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_in h_in sha256.v(5) " "Verilog HDL Declaration information at sha256.v(5): object \"H_in\" differs only in case from object \"h_in\" in the same scope" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544741195849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2-verilog/sha256.v 8 8 " "Found 8 design units, including 8 entities, in source file sha2-verilog/sha256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_block " "Found entity 1: sha256_block" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "2 sha256_round " "Found entity 2: sha256_round" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "3 sha256_S0 " "Found entity 3: sha256_S0" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "4 sha256_S1 " "Found entity 4: sha256_S1" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "5 sha256_s0 " "Found entity 5: sha256_s0" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "6 sha256_s1 " "Found entity 6: sha256_s1" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "7 sha256_K_machine " "Found entity 7: sha256_K_machine" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""} { "Info" "ISGN_ENTITY_NAME" "8 sha256_H_0 " "Found entity 8: sha256_H_0" {  } { { "sha2-verilog/sha256.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha256.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha2-verilog/sha2.v 4 4 " "Found 4 design units, including 4 entities, in source file sha2-verilog/sha2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha2_round " "Found entity 1: sha2_round" {  } { { "sha2-verilog/sha2.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195878 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ch " "Found entity 2: Ch" {  } { { "sha2-verilog/sha2.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195878 ""} { "Info" "ISGN_ENTITY_NAME" "3 Maj " "Found entity 3: Maj" {  } { { "sha2-verilog/sha2.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195878 ""} { "Info" "ISGN_ENTITY_NAME" "4 W_machine " "Found entity 4: W_machine" {  } { { "sha2-verilog/sha2.v" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/sha2-verilog/sha2.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/elliptic_curve_structs.sv 1 0 " "Found 1 design units, including 0 entities, in source file components/elliptic_curve_structs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elliptic_curve_structs (SystemVerilog) " "Found design unit 1: elliptic_curve_structs (SystemVerilog)" {  } { { "components/elliptic_curve_structs.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/components/elliptic_curve_structs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top " "Found entity 1: final_top" {  } { { "final_top.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/final_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/top_level_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/top_level_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_testbench " "Found entity 1: top_level_testbench" {  } { { "testbenches/top_level_testbench.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/testbenches/top_level_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng/quarter_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng/quarter_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quarter_round " "Found entity 1: quarter_round" {  } { { "rng/quarter_round.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/rng/quarter_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng/chacha.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng/chacha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chacha " "Found entity 1: chacha" {  } { { "rng/chacha.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/rng/chacha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "primitives/modular_operations/square_root.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/square_root.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "primitives/modular_operations/multiplier.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/multiplier.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/modular_inverse.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/modular_inverse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_inverse " "Found entity 1: modular_inverse" {  } { { "primitives/modular_operations/modular_inverse.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/modular_inverse.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "primitives/modular_operations/add.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/point_operations/point_double.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/point_operations/point_double.sv" { { "Info" "ISGN_ENTITY_NAME" "1 point_double " "Found entity 1: point_double" {  } { { "primitives/point_operations/point_double.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/point_double.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741195992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741195992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/point_operations/point_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/point_operations/point_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 point_add " "Found entity 1: point_add" {  } { { "primitives/point_operations/point_add.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/point_add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196005 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 gen_point.sv(143) " "Verilog HDL Expression warning at gen_point.sv(143): truncated literal to match 8 bits" {  } { { "primitives/point_operations/gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/gen_point.sv" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544741196012 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 gen_point.sv(162) " "Verilog HDL Expression warning at gen_point.sv(162): truncated literal to match 8 bits" {  } { { "primitives/point_operations/gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/gen_point.sv" 162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544741196012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/point_operations/gen_point.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/point_operations/gen_point.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_point " "Found entity 1: gen_point" {  } { { "primitives/point_operations/gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/gen_point.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "components/regfile.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/components/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg_256.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/reg_256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_256 " "Found entity 1: reg_256" {  } { { "components/reg_256.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/components/reg_256.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/verify/ecdsa_verify_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/verify/ecdsa_verify_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_verify_datapath " "Found entity 1: ecdsa_verify_datapath" {  } { { "primitives/ecdsa/verify/ecdsa_verify_datapath.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/verify/ecdsa_verify_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/verify/ecdsa_verify_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_verify_control " "Found entity 1: ecdsa_verify_control" {  } { { "primitives/ecdsa/verify/ecdsa_verify_control.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/verify/ecdsa_verify.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/verify/ecdsa_verify.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_verify " "Found entity 1: ecdsa_verify" {  } { { "primitives/ecdsa/verify/ecdsa_verify.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/sign/ecdsa_sign_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/sign/ecdsa_sign_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_sign_datapath " "Found entity 1: ecdsa_sign_datapath" {  } { { "primitives/ecdsa/sign/ecdsa_sign_datapath.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/sign/ecdsa_sign_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/sign/ecdsa_sign_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/sign/ecdsa_sign_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_sign_control " "Found entity 1: ecdsa_sign_control" {  } { { "primitives/ecdsa/sign/ecdsa_sign_control.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/sign/ecdsa_sign_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/sign/ecdsa_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/sign/ecdsa_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_sign " "Found entity 1: ecdsa_sign" {  } { { "primitives/ecdsa/sign/ecdsa_sign.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/sign/ecdsa_sign.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544741196088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196088 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "r ecdsa_verify_datapath.sv(23) " "Verilog HDL error at ecdsa_verify_datapath.sv(23): r is not declared under this prefix" {  } { { "primitives/ecdsa/verify/ecdsa_verify_datapath.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify_datapath.sv" 23 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1544741196107 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "s ecdsa_verify_datapath.sv(24) " "Verilog HDL error at ecdsa_verify_datapath.sv(24): s is not declared under this prefix" {  } { { "primitives/ecdsa/verify/ecdsa_verify_datapath.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify_datapath.sv" 24 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1544741196107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas/Documents/ece385/ecc/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Lucas/Documents/ece385/ecc/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196197 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544741196493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 13 16:46:36 2018 " "Processing ended: Thu Dec 13 16:46:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544741196493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544741196493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544741196493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544741196493 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify_datapath.sv " "Source file: C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/verify/ecdsa_verify_datapath.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1544747130642 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1544747130642 ""}
