I 000052 55 13079         1557690545731 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 16 ))
  (_version v33)
  (_time 1557690545733 2019.05.12 22:49:05)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690545675)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 49 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 50 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 56 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 57 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 61 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 62 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 66 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 69 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 70 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 97 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
  )
  (_instantiation c2 0 98 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)(cs))
      ((data_i)(data_i))
      ((data_o)(data_o))
    )
  )
  (_instantiation c3 0 99 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
  )
  (_instantiation c4 0 100 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
  )
  (_instantiation c5 0 101 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
  )
  (_instantiation c6 0 102 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
  )
  (_instantiation c7 0 103 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)(Eafisor))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Eafisor ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~1338 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal a_to_g ~std_logic_vector{6~downto~0}~1340 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1342 0 77 (_architecture (_uni ))))
    (_signal (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal E ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal data_i ~std_logic_vector{7~downto~0}~1342 0 80 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1342 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1344 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal address ~std_logic_vector{2~downto~0}~1346 0 82 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1342 0 83 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1342 0 84 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1342 0 85 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1342 0 87 (_architecture (_uni ))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1342 0 88 (_architecture (_uni ))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1342 0 89 (_architecture (_uni ))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1342 0 90 (_architecture (_uni ))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1342 0 91 (_architecture (_uni ))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1348 0 94 (_architecture (_uni ))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(12))(_sensitivity(2))(_read(22)(23)(30)))))
      (line__115(_architecture 1 0 115 (_process (_simple)(_target(24)(25)(26)(27)(28)(29))(_sensitivity(20))(_read(17)))))
      (line__127(_architecture 2 0 127 (_process (_simple)(_target(5)(7)(3)(6)(4))(_sensitivity(18)(19))(_read(23)(31)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000048 55 1578          1557690545896 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557690545895 2019.05.12 22:49:05)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690545843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
I 000049 55 1517          1557690546047 arh_comp
(_unit VHDL (comparator 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1557690546046 2019.05.12 22:49:06)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546027)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal c ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000052 55 2550          1557690546185 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557690546184 2019.05.12 22:49:06)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(4)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000060 55 3552          1557690546306 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 16 ))
  (_version v33)
  (_time 1557690546305 2019.05.12 22:49:06)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546274)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7))(_sensitivity(3)(2)(4)(1)(0)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000053 55 1549          1557690546461 arh_scazator
(_unit VHDL (scazator 0 5 (arh_scazator 0 11 ))
  (_version v33)
  (_time 1557690546460 2019.05.12 22:49:06)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546427)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_scazator 1 -1
  )
)
I 000052 55 1550          1557690546587 arh_sumator
(_unit VHDL (sumator 0 5 (arh_sumator 0 11 ))
  (_version v33)
  (_time 1557690546586 2019.05.12 22:49:06)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546559)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal total ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_sumator 1 -1
  )
)
I 000052 55 5439          1557690546730 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557690546730 2019.05.12 22:49:06)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{1~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_1_0))))(_target(7))(_sensitivity(6(d_1_0))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(9)(4))(_sensitivity(7)(2))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 1891          1557690547007 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557690547007 2019.05.12 22:49:07)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
I 000056 55 2997          1557690547172 Arch_Binary_BCD
(_unit VHDL (binary_bcd 0 5 (arch_binary_bcd 0 10 ))
  (_version v33)
  (_time 1557690547171 2019.05.12 22:49:07)
  (_source (\./src/binary_to_bcd.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690547145)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_variable (_internal Z ~std_logic_vector{19~downto~0}~13 0 13 (_process 0 )))
    (_type (_internal ~std_logic_vector{19{10~downto~3}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~131 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 1))))))
    (_type (_internal ~std_logic_vector{19{18~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{19{19~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 8))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 3 3 )
  )
  (_model . Arch_Binary_BCD 1 -1
  )
)
I 000052 55 5671          1557690547369 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557690547368 2019.05.12 22:49:07)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{1~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_1_0))))(_target(7))(_sensitivity(6(d_1_0))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(9)(4))(_sensitivity(7)(2))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 13437         1557690547478 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 16 ))
  (_version v33)
  (_time 1557690547478 2019.05.12 22:49:07)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690545675)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 49 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 50 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 56 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 57 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 59 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 60 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 61 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 62 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 66 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 69 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 70 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 97 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 98 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)(cs))
      ((data_i)(data_i))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
    )
  )
  (_instantiation c3 0 99 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 100 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 101 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 102 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 103 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)(Eafisor))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Eafisor ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal an ~std_logic_vector{3~downto~0}~1338 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal a_to_g ~std_logic_vector{6~downto~0}~1340 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1342 0 77 (_architecture (_uni ))))
    (_signal (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal E ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal data_i ~std_logic_vector{7~downto~0}~1342 0 80 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1342 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1344 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1346 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal address ~std_logic_vector{2~downto~0}~1346 0 82 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1342 0 83 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1342 0 84 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1342 0 85 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1342 0 87 (_architecture (_uni ))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1342 0 88 (_architecture (_uni ))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1342 0 89 (_architecture (_uni ))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1342 0 90 (_architecture (_uni ))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1342 0 91 (_architecture (_uni ))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1348 0 94 (_architecture (_uni ))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(12))(_sensitivity(2))(_read(22)(23)(30)))))
      (line__115(_architecture 1 0 115 (_process (_simple)(_target(24)(25)(26)(27)(28)(29))(_sensitivity(20))(_read(17)))))
      (line__127(_architecture 2 0 127 (_process (_simple)(_target(4)(5)(3)(7)(6))(_sensitivity(18)(19))(_read(23)(31)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13246         1557839404069 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557839404069 2019.05.14 16:10:04)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557839403847)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)(cs))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)(Eafisor))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eafisor ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni ))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni ))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni ))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni ))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(17))(_sensitivity(2))(_read(21)(22)(29)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(23)(24)(25)(26)(27)(28))(_sensitivity(9))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(14)(15)(13)(12)(16))(_sensitivity(18)(19))(_read(22)(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13268         1557846299588 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557846299588 2019.05.14 18:04:59)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557839403847)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)(cs))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)(Eafisor))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eafisor ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni ))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni ))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni ))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni ))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(17))(_sensitivity(2))(_read(21)(22)(29)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(23)(24)(25)(26)(27)(28))(_sensitivity(9))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(13)(14)(15)(16)(12))(_sensitivity(18)(19))(_read(22)(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13378         1557846388881 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557846388881 2019.05.14 18:06:28)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557839403847)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)(cs))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)(Eafisor))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eafisor ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(17))(_sensitivity(2))(_read(21)(22)(29)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(23)(24)(25)(26)(27)(28))(_sensitivity(9))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(12)(14)(15)(16)(13))(_sensitivity(18)(19))(_read(22)(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13524         1557846929367 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557846929367 2019.05.14 18:15:29)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(10)(11)(12)(13)(14))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000048 55 1578          1557848834616 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557848834616 2019.05.14 18:47:14)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690545843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
I 000052 55 2550          1557848881236 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557848881236 2019.05.14 18:48:01)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(3)(4)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000052 55 1891          1557849047774 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557849047774 2019.05.14 18:50:47)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
I 000052 55 1891          1557849187719 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557849187718 2019.05.14 18:53:07)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
I 000052 55 2550          1557849577551 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557849577550 2019.05.14 18:59:37)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(1)(3)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000052 55 5671          1557851852503 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557851852502 2019.05.14 19:37:32)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{1~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_1_0))))(_target(7))(_sensitivity(6(d_1_0))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(9)(4))(_sensitivity(7)(2))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 13524         1557851857516 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557851857515 2019.05.14 19:37:37)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(13)(14)(10)(11)(12))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000048 55 981           1557851857593 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557851857592 2019.05.14 19:37:37)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557851857575)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_reg 1 -1
  )
)
I 000049 55 1517          1557851857663 arh_comp
(_unit VHDL (comparator 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1557851857662 2019.05.14 19:37:37)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546027)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal c ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000052 55 2550          1557851857727 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557851857726 2019.05.14 19:37:37)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(1)(2)(3)(4)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000060 55 3552          1557851857796 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 16 ))
  (_version v33)
  (_time 1557851857796 2019.05.14 19:37:37)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546274)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7))(_sensitivity(5)(6)(3)(4)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000053 55 1549          1557851857862 arh_scazator
(_unit VHDL (scazator 0 5 (arh_scazator 0 11 ))
  (_version v33)
  (_time 1557851857862 2019.05.14 19:37:37)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546427)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_scazator 1 -1
  )
)
I 000052 55 1550          1557851857925 arh_sumator
(_unit VHDL (sumator 0 5 (arh_sumator 0 11 ))
  (_version v33)
  (_time 1557851857924 2019.05.14 19:37:37)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546559)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal total ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_sumator 1 -1
  )
)
I 000052 55 5671          1557851857999 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557851857998 2019.05.14 19:37:37)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{1~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_1_0))))(_target(7))(_sensitivity(6(d_1_0))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(4)(9))(_sensitivity(2)(7))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 1891          1557851858059 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557851858059 2019.05.14 19:37:38)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
I 000056 55 2997          1557851858127 Arch_Binary_BCD
(_unit VHDL (binary_bcd 0 5 (arch_binary_bcd 0 10 ))
  (_version v33)
  (_time 1557851858126 2019.05.14 19:37:38)
  (_source (\./src/binary_to_bcd.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690547145)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_variable (_internal Z ~std_logic_vector{19~downto~0}~13 0 13 (_process 0 )))
    (_type (_internal ~std_logic_vector{19{10~downto~3}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~131 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 1))))))
    (_type (_internal ~std_logic_vector{19{18~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{19{19~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 8))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 3 3 )
  )
  (_model . Arch_Binary_BCD 1 -1
  )
)
I 000052 55 13490         1557852059121 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557852059121 2019.05.14 19:40:59)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(10)(12)(11)(13)(14))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13490         1557852110408 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557852110407 2019.05.14 19:41:50)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(11)(10)(12)(14)(13))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13490         1557852208880 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557852208879 2019.05.14 19:43:28)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(11)(14)(12)(13)(10))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 12792         1557852227847 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557852227847 2019.05.14 19:43:47)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(13)(10)(11)(14)(12))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000048 55 981           1557852239915 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557852239915 2019.05.14 19:43:59)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557851857575)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_sensitivity(2)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_reg 1 -1
  )
)
I 000048 55 1578          1557852250712 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557852250712 2019.05.14 19:44:10)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557852250699)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
I 000052 55 13524         1557852259031 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557852259030 2019.05.14 19:44:19)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557846928445)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(12)(13)(14)(10)(11))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 2550          1557852591593 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557852591592 2019.05.14 19:49:51)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(3)(1)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000048 55 1578          1557852634893 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557852634893 2019.05.14 19:50:34)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557852250699)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
I 000052 55 13534         1557853805105 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557853805106 2019.05.14 20:10:05)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557853805036)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 96 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 97 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 98 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 99 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 100 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 101 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 102 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(14))(_sensitivity(2))(_read(18)(19)(26)))))
      (line__114(_architecture 1 0 114 (_process (_simple)(_target(20)(21)(22)(23)(24)(25))(_sensitivity(6))(_read(1)))))
      (line__126(_architecture 2 0 126 (_process (_simple)(_target(13)(9)(11)(12)(10))(_sensitivity(15)(16))(_read(19)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000048 55 1578          1557853805319 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557853805319 2019.05.14 20:10:05)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557852250699)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
I 000049 55 1517          1557853805395 arh_comp
(_unit VHDL (comparator 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1557853805394 2019.05.14 20:10:05)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546027)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal c ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000052 55 2550          1557853805471 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557853805470 2019.05.14 20:10:05)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(2)(1)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000060 55 3552          1557853805570 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 16 ))
  (_version v33)
  (_time 1557853805569 2019.05.14 20:10:05)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546274)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7))(_sensitivity(4)(5)(6)(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000053 55 1549          1557853805642 arh_scazator
(_unit VHDL (scazator 0 5 (arh_scazator 0 11 ))
  (_version v33)
  (_time 1557853805641 2019.05.14 20:10:05)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546427)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_scazator 1 -1
  )
)
I 000052 55 1550          1557853805804 arh_sumator
(_unit VHDL (sumator 0 5 (arh_sumator 0 11 ))
  (_version v33)
  (_time 1557853805804 2019.05.14 20:10:05)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546559)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal total ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_sumator 1 -1
  )
)
I 000052 55 5814          1557853805892 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557853805891 2019.05.14 20:10:05)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 22)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 22)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{22~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{22{21~downto~20}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 20))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_21_20))))(_target(7))(_sensitivity(6(d_21_20))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(9)(4))(_sensitivity(7)(2))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 1891          1557853805966 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557853805966 2019.05.14 20:10:05)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
I 000056 55 2997          1557853806074 Arch_Binary_BCD
(_unit VHDL (binary_bcd 0 5 (arch_binary_bcd 0 10 ))
  (_version v33)
  (_time 1557853806074 2019.05.14 20:10:06)
  (_source (\./src/binary_to_bcd.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690547145)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_variable (_internal Z ~std_logic_vector{19~downto~0}~13 0 13 (_process 0 )))
    (_type (_internal ~std_logic_vector{19{10~downto~3}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~131 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 1))))))
    (_type (_internal ~std_logic_vector{19{18~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{19{19~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 8))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 3 3 )
  )
  (_model . Arch_Binary_BCD 1 -1
  )
)
I 000052 55 5814          1557853994481 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557853994480 2019.05.14 20:13:14)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 22)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 22)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{21~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21{21~downto~20}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 20))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_21_20))))(_target(7))(_sensitivity(6(d_21_20))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(9)(4))(_sensitivity(7)(2))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 13534         1557854229601 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557854229601 2019.05.14 20:17:09)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557853805036)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 96 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 97 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 98 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 99 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 100 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 101 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 102 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_signal (_internal reset ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(14))(_sensitivity(2))(_read(18)(19)(26)))))
      (line__114(_architecture 1 0 114 (_process (_simple)(_target(20)(21)(22)(23)(24)(25))(_sensitivity(6))(_read(1)))))
      (line__126(_architecture 2 0 126 (_process (_simple)(_target(10)(11)(9)(12)(13))(_sensitivity(15)(16))(_read(19)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000048 55 1578          1557854229701 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557854229700 2019.05.14 20:17:09)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557852250699)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
I 000049 55 1517          1557854229776 arh_comp
(_unit VHDL (comparator 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1557854229776 2019.05.14 20:17:09)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546027)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal c ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000052 55 2550          1557854229853 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557854229853 2019.05.14 20:17:09)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(3)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000060 55 3552          1557854229936 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 16 ))
  (_version v33)
  (_time 1557854229936 2019.05.14 20:17:09)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546274)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7))(_sensitivity(6)(5)(4)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000053 55 1549          1557854230016 arh_scazator
(_unit VHDL (scazator 0 5 (arh_scazator 0 11 ))
  (_version v33)
  (_time 1557854230016 2019.05.14 20:17:10)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546427)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_scazator 1 -1
  )
)
I 000052 55 1550          1557854230090 arh_sumator
(_unit VHDL (sumator 0 5 (arh_sumator 0 11 ))
  (_version v33)
  (_time 1557854230089 2019.05.14 20:17:10)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546559)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal total ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_sumator 1 -1
  )
)
I 000052 55 5814          1557854230159 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557854230158 2019.05.14 20:17:10)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 21)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 21)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{20~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20{20~downto~19}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 19))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_20_19))))(_target(7))(_sensitivity(6(d_20_19))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(4)(9))(_sensitivity(2)(7))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
I 000052 55 1891          1557854230235 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557854230234 2019.05.14 20:17:10)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
I 000056 55 2997          1557854230312 Arch_Binary_BCD
(_unit VHDL (binary_bcd 0 5 (arch_binary_bcd 0 10 ))
  (_version v33)
  (_time 1557854230312 2019.05.14 20:17:10)
  (_source (\./src/binary_to_bcd.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690547145)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_variable (_internal Z ~std_logic_vector{19~downto~0}~13 0 13 (_process 0 )))
    (_type (_internal ~std_logic_vector{19{10~downto~3}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~131 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 1))))))
    (_type (_internal ~std_logic_vector{19{18~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{19{19~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 8))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 3 3 )
  )
  (_model . Arch_Binary_BCD 1 -1
  )
)
I 000052 55 13548         1557855596221 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557855596221 2019.05.14 20:39:56)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557855596199)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(10)(12)(13)(11)(14))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 13548         1557855858097 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1557855858096 2019.05.14 20:44:18)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557855596199)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 54 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 61 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 62 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 63 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 64 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 65 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 66 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 73 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 95 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(reset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 96 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 97 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 98 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 99 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 100 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 101 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 77 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 80 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 81 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 82 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 83 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 85 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 87 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 92 (_architecture (_uni ))))
    (_process
      (line__103(_architecture 0 0 103 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__113(_architecture 1 0 113 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(10)(12)(13)(11)(14))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
V 000048 55 1578          1557855858161 arh_reg
(_unit VHDL (reg 0 5 (arh_reg 0 13 ))
  (_version v33)
  (_time 1557855858160 2019.05.14 20:44:18)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557852250699)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_in ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_out ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(3)(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reg 1 -1
  )
)
V 000049 55 1517          1557855858227 arh_comp
(_unit VHDL (comparator 0 5 (arh_comp 0 11 ))
  (_version v33)
  (_time 1557855858227 2019.05.14 20:44:18)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546027)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal b ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal c ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . arh_comp 1 -1
  )
)
I 000052 55 2550          1557855858291 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 15 ))
  (_version v33)
  (_time 1557855858291 2019.05.14 20:44:18)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546158)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 17 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 18 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(4)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . arh_memorie 1 -1
  )
)
I 000060 55 3552          1557855858378 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 16 ))
  (_version v33)
  (_time 1557855858377 2019.05.14 20:44:18)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546274)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(7))(_sensitivity(5)(6)(4)(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
V 000053 55 1549          1557855858463 arh_scazator
(_unit VHDL (scazator 0 5 (arh_scazator 0 11 ))
  (_version v33)
  (_time 1557855858462 2019.05.14 20:44:18)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546427)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal rest ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_scazator 1 -1
  )
)
V 000052 55 1550          1557855858520 arh_sumator
(_unit VHDL (sumator 0 5 (arh_sumator 0 11 ))
  (_version v33)
  (_time 1557855858519 2019.05.14 20:44:18)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546559)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal total ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_sumator 1 -1
  )
)
V 000052 55 5814          1557855858572 arh_display
(_unit VHDL (display 0 5 (arh_display 0 14 ))
  (_version v33)
  (_time 1557855858571 2019.05.14 20:44:18)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546675)
    (_use )
  )
  (_component
    (Binary_BCD
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{11~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 21 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 34 (_component Binary_BCD )
    (_port
      ((DIN)(DIN))
      ((Dout)(Numar))
    )
    (_use (_entity . binary_bcd)
    )
  )
  (_instantiation C2 0 35 (_component divizor )
    (_generic
      ((N)((i 21)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Countout))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 21)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal LED_out ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Numar ~std_logic_vector{11~downto~0}~132 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal Countout ~std_logic_vector{20~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SEL ~std_logic_vector{1~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni (_code 4)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Digit ~std_logic_vector{3~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20{20~downto~19}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 19))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((SEL)(Countout(d_20_19))))(_target(7))(_sensitivity(6(d_20_19))))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(4)(9))(_sensitivity(2)(7))(_read(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(3))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh_display 5 -1
  )
)
V 000052 55 1891          1557855858630 arh_divizor
(_unit VHDL (divizor 0 5 (arh_divizor 0 13 ))
  (_version v33)
  (_time 1557855858629 2019.05.14 20:44:18)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690546889)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_variable (_internal count ~std_logic_vector{{N-1}~downto~0}~13 0 16 (_process 0 (_code 3))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 )
  )
  (_model . arh_divizor 4 -1
  )
)
V 000056 55 2997          1557855858701 Arch_Binary_BCD
(_unit VHDL (binary_bcd 0 5 (arch_binary_bcd 0 10 ))
  (_version v33)
  (_time 1557855858701 2019.05.14 20:44:18)
  (_source (\./src/binary_to_bcd.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557690547145)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{19~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 0))))))
    (_variable (_internal Z ~std_logic_vector{19~downto~0}~13 0 13 (_process 0 )))
    (_type (_internal ~std_logic_vector{19{10~downto~3}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~131 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{11~downto~8}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{15~downto~12}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{19{19~downto~1}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 1))))))
    (_type (_internal ~std_logic_vector{19{18~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{19{19~downto~8}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 8))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 3 3 )
  )
  (_model . Arch_Binary_BCD 1 -1
  )
)
V 000054 55 3445          1558014062165 arh_debouncer
(_unit VHDL (debouncer 0 5 (arh_debouncer 0 12 ))
  (_version v33)
  (_time 1558014062165 2019.05.16 16:41:02)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558014034585)
    (_use )
  )
  (_component
    (divizor
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 14 (_entity -1 ((i 4)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
  )
  (_instantiation L1 0 24 (_component divizor )
    (_generic
      ((N)((i 22)))
    )
    (_port
      ((CLK)(CLK))
      ((CE)((i 3)))
      ((RST)(RST))
      ((Q)(Q))
    )
    (_use (_entity . divizor)
      (_generic
        ((N)((i 22)))
      )
      (_port
        ((CLK)(CLK))
        ((CE)(CE))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_port (_internal BUTin ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTout ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{21~downto~0}~13 0 21 (_architecture (_uni )(_event))))
    (_signal (_internal BUT1 ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_signal (_internal BUT2 ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(0)(7(21))(9))(_read(4)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(8))(_sensitivity(4)(5)(6)))))
      (line__39(_architecture 2 0 39 (_process (_simple)(_target(9))(_sensitivity(3))(_read(2)(8)))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_alias((BUTout)(BUT2)))(_target(1))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (7(21))
  )
  (_model . arh_debouncer 5 -1
  )
)
I 000052 55 2793          1558015358568 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 16 ))
  (_version v33)
  (_time 1558015358567 2019.05.16 17:02:38)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015207817)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 18 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 19 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(7)(6))(_sensitivity(0))(_read(7)(2)(4)(5)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (7)
  )
  (_static
    (2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
  )
  (_model . arh_memorie 1 -1
  )
)
V 000052 55 2793          1558015395590 arh_memorie
(_unit VHDL (memorie 0 5 (arh_memorie 0 16 ))
  (_version v33)
  (_time 1558015395589 2019.05.16 17:03:15)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015207817)
    (_use )
  )
  (_object
    (_port (_internal Clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_i ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data_o ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ram_t 0 18 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal ram ram_t 0 19 (_architecture (_uni ((((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))))))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(7)(6))(_sensitivity(0))(_read(7)(5)(3)(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (7)
  )
  (_static
    (2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 3 3 2 3 3 3 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
  )
  (_model . arh_memorie 1 -1
  )
)
I 000060 55 3890          1558015797362 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558015797362 2019.05.16 17:09:57)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(4)(6)(3)(5)(2)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000060 55 3890          1558016303639 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558016303639 2019.05.16 17:18:23)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(3)(6)(5)(4)(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000060 55 3890          1558016554808 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558016554807 2019.05.16 17:22:34)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(5)(4)(6)(3)(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000060 55 3890          1558016594786 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558016594786 2019.05.16 17:23:14)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(6)(5)(3)(4)(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000060 55 3890          1558017218113 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558017218113 2019.05.16 17:33:38)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(3)(4)(6)(5)(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000060 55 3890          1558017272871 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558017272870 2019.05.16 17:34:32)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(0)(2)(3)(6)(4)(5))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
V 000060 55 3890          1558017748445 Arch_Convertor_Suma
(_unit VHDL (convertor_suma 0 5 (arch_convertor_suma 0 17 ))
  (_version v33)
  (_time 1558017748445 2019.05.16 17:42:28)
  (_source (\./src/suma_totala.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558015722043)
    (_use )
  )
  (_object
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal M2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B5 ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B10 ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B20 ~std_logic_vector{7~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B50 ~std_logic_vector{7~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1212 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal P0 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P1 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P2 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P3 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P4 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal P5 ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_variable (_internal S ~std_logic_vector{15~downto~0}~13 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8))(_sensitivity(7)(3)(2)(0)(4)(5)(6))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 2 2 )
    (2 2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Arch_Convertor_Suma 1 -1
  )
)
I 000052 55 14624         1558018271366 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1558018271365 2019.05.16 17:51:11)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557855596199)
    (_use )
  )
  (_component
    (Debouncer
      (_object
        (_port (_internal BUTin ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal BUTout ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
      )
    )
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 54 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 55 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 62 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 63 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 64 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 66 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 72 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation c0 0 104 (_component Debouncer )
    (_port
      ((BUTin)(reset))
      ((BUTout)(dreset))
      ((RST)(RST))
      ((clk)(clk))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation c1 0 105 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(dreset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 106 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((reset)(dreset))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((reset)(reset))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 107 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((reset)(dreset))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 108 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 109 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 110 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 111 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 89 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 92 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 95 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 96 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 97 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 99 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 101 (_architecture (_uni ))))
    (_signal (_internal dreset ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__113(_architecture 0 0 113 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__123(_architecture 1 0 123 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__135(_architecture 2 0 135 (_process (_simple)(_target(13)(10)(11)(12)(14))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 14624         1558018297923 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1558018297922 2019.05.16 17:51:37)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557855596199)
    (_use )
  )
  (_component
    (Debouncer
      (_object
        (_port (_internal BUTin ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal BUTout ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
      )
    )
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 54 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 55 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 62 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 63 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 64 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 66 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 72 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation c0 0 104 (_component Debouncer )
    (_port
      ((BUTin)(reset))
      ((BUTout)(dreset))
      ((RST)(RST))
      ((clk)(clk))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation c1 0 105 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(dreset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 106 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((reset)(dreset))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((reset)(reset))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 107 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((reset)(dreset))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 108 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 109 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 110 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 111 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 89 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 92 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 95 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 96 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 97 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 99 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 101 (_architecture (_uni ))))
    (_signal (_internal dreset ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__113(_architecture 0 0 113 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__123(_architecture 1 0 123 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__135(_architecture 2 0 135 (_process (_simple)(_target(10)(11)(12)(14)(13))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 3 -1
  )
)
I 000052 55 14739         1558254639115 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1558254639116 2019.05.19 11:30:39)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557855596199)
    (_use )
  )
  (_component
    (Debouncer
      (_object
        (_port (_internal BUTin ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal BUTout ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
      )
    )
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 54 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 55 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 62 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 63 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 64 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 66 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 72 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation c0 0 104 (_component Debouncer )
    (_port
      ((BUTin)(reset))
      ((BUTout)(dreset))
      ((RST)(RST))
      ((clk)(clk))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation c1 0 105 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(dreset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 106 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((reset)(dreset))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((reset)(reset))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 107 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((reset)(dreset))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 108 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 109 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 110 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 111 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 89 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 92 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 95 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 96 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 97 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 99 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 101 (_architecture (_uni ))))
    (_signal (_internal dreset ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__113(_architecture 0 0 113 (_assignment (_simple)(_alias((led_bilet)(_string \"0"\)))(_target(13)))))
      (line__115(_architecture 1 0 115 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__125(_architecture 2 0 125 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__137(_architecture 3 0 137 (_process (_simple)(_target(10)(11)(12)(13)(14))(_sensitivity(16)(17))(_read(20)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
  )
  (_model . arh_automat 4 -1
  )
)
V 000052 55 14652         1558255503926 arh_automat
(_unit VHDL (automat 0 5 (arh_automat 0 20 ))
  (_version v33)
  (_time 1558255503926 2019.05.19 11:45:03)
  (_source (\./src/Main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557855596199)
    (_use )
  )
  (_component
    (Debouncer
      (_object
        (_port (_internal BUTin ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal BUTout ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
      )
    )
    (reg
      (_object
        (_port (_internal data_in ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal data_out ~std_logic_vector{7~downto~0}~132 0 27 (_entity (_out ))))
      )
    )
    (memorie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal data_i ~std_logic_vector{7~downto~0}~1318 0 54 (_entity (_in ))))
        (_port (_internal data_o ~std_logic_vector{7~downto~0}~1320 0 55 (_entity (_out ))))
      )
    )
    (Convertor_Suma
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal M1 ~std_logic_vector{7~downto~0}~1322 0 62 (_entity (_in ))))
        (_port (_internal M2 ~std_logic_vector{7~downto~0}~1324 0 63 (_entity (_in ))))
        (_port (_internal B5 ~std_logic_vector{7~downto~0}~1326 0 64 (_entity (_in ))))
        (_port (_internal B10 ~std_logic_vector{7~downto~0}~1328 0 65 (_entity (_in ))))
        (_port (_internal B20 ~std_logic_vector{7~downto~0}~1330 0 66 (_entity (_in ))))
        (_port (_internal B50 ~std_logic_vector{7~downto~0}~1332 0 67 (_entity (_in ))))
        (_port (_internal SUMA ~std_logic_vector{7~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{1~downto~0}~13 0 33 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal a ~std_logic_vector{15~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{7~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal total ~std_logic_vector{15~downto~0}~1316 0 45 (_entity (_out ))))
      )
    )
    (Display
      (_object
        (_port (_internal DIN ~std_logic_vector{7~downto~0}~1336 0 72 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal LED_out ~std_logic_vector{6~downto~0}~13 0 75 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation c0 0 104 (_component Debouncer )
    (_port
      ((BUTin)(reset))
      ((BUTout)(dreset))
      ((RST)(RST))
      ((clk)(clk))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation c1 0 105 (_component reg )
    (_port
      ((data_in)(distanta))
      ((reset)(dreset))
      ((enable)(Eregistru))
      ((clk)(clk))
      ((data_out)(cost))
    )
    (_use (_entity . reg)
    )
  )
  (_instantiation c2 0 106 (_component memorie )
    (_port
      ((clk)(clk))
      ((address)(address))
      ((reset)(dreset))
      ((we)(we))
      ((cs)((i 3)))
      ((data_i)(distanta))
      ((data_o)(data_o))
    )
    (_use (_entity . memorie)
      (_port
        ((Clk)(clk))
        ((address)(address))
        ((reset)(reset))
        ((we)(we))
        ((cs)(cs))
        ((data_i)(data_i))
        ((data_o)(data_o))
      )
    )
  )
  (_instantiation c3 0 107 (_component Convertor_Suma )
    (_port
      ((E)(E))
      ((reset)(dreset))
      ((M1)(M1))
      ((M2)(M2))
      ((B5)(B5))
      ((B10)(B10))
      ((B20)(B20))
      ((B50)(B50))
      ((SUMA)(SUMA))
    )
    (_use (_entity . convertor_suma)
    )
  )
  (_instantiation c4 0 108 (_component comparator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((c)(ok))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation c5 0 109 (_component scazator )
    (_port
      ((a)(SUMA))
      ((b)(cost))
      ((rest)(rest))
    )
    (_use (_entity . scazator)
    )
  )
  (_instantiation c6 0 110 (_component sumator )
    (_port
      ((a)(_string \"0001000111010000"\))
      ((b)(SUMA))
      ((total)(total))
    )
    (_use (_entity . sumator)
      (_port
        ((A)(a))
        ((B)(b))
        ((total)(total))
      )
    )
  )
  (_instantiation c7 0 111 (_component Display )
    (_port
      ((DIN)(afisare))
      ((clk)(clk))
      ((enable)((i 3)))
      ((LED_out)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . display)
      (_port
        ((DIN)(DIN))
        ((CLK)(clk))
        ((ENABLE)(enable))
        ((LED_out)(LED_out))
        ((an)(an))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal distanta ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal cond ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Eregistru ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal address ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal led_err1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_err2 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_err3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_bilet ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1336 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal afisare ~std_logic_vector{7~downto~0}~1338 0 86 (_architecture (_uni ))))
    (_signal (_internal data_o ~std_logic_vector{7~downto~0}~1338 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal ok ~std_logic_vector{1~downto~0}~1340 0 89 (_architecture (_uni ))))
    (_signal (_internal ram ~std_logic_vector{7~downto~0}~1338 0 90 (_architecture (_uni ))))
    (_signal (_internal cost ~std_logic_vector{7~downto~0}~1338 0 91 (_architecture (_uni ))))
    (_signal (_internal rest ~std_logic_vector{7~downto~0}~1338 0 92 (_architecture (_uni ))))
    (_signal (_internal M1 ~std_logic_vector{7~downto~0}~1338 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal M2 ~std_logic_vector{7~downto~0}~1338 0 95 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B5 ~std_logic_vector{7~downto~0}~1338 0 96 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B10 ~std_logic_vector{7~downto~0}~1338 0 97 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B20 ~std_logic_vector{7~downto~0}~1338 0 98 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal B50 ~std_logic_vector{7~downto~0}~1338 0 99 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal SUMA ~std_logic_vector{7~downto~0}~1338 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal total ~std_logic_vector{15~downto~0}~1342 0 101 (_architecture (_uni ))))
    (_signal (_internal dreset ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal RST ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__113(_architecture 0 0 113 (_process (_simple)(_target(15))(_sensitivity(2))(_read(19)(20)(27)))))
      (line__123(_architecture 1 0 123 (_process (_simple)(_target(21)(22)(23)(24)(25)(26))(_sensitivity(7))(_read(1)))))
      (line__135(_architecture 2 0 135 (_process (_simple)(_target(10)(13)(11)(12)(14))(_sensitivity(16)(17))(_read(20)(27)(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 )
    (3 3 2 )
    (3 2 3 )
    (3 2 2 )
    (2 3 3 )
    (2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 )
    (2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat 3 -1
  )
)
