--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: LearningNetwork_timesim.vhd
-- /___/   /\     Timestamp: Tue Mar 14 21:53:59 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -filter E:/Xilinx/Neural_FPGA_Project/LearningNetwork/iseconfig/filter.filter -intstyle ise -s 2 -pcf LearningNetwork.pcf -rpw 100 -tpw 0 -ar Structure -tm LearningNetwork -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim LearningNetwork.ncd LearningNetwork_timesim.vhd 
-- Device	: 6slx9tqg144-2 (PRODUCTION 1.23 2013-10-13)
-- Input file	: LearningNetwork.ncd
-- Output file	: E:\Xilinx\Neural_FPGA_Project\LearningNetwork\netgen\par\LearningNetwork_timesim.vhd
-- # of Entities	: 1
-- Design Name	: LearningNetwork
-- Xilinx	: d:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity LearningNetwork is
  port (
    update : in STD_LOGIC := 'X'; 
    clk : in STD_LOGIC := 'X'; 
    Input : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    corrOut : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    Output : out STD_LOGIC_VECTOR ( 4 downto 0 ) 
  );
end LearningNetwork;

architecture Structure of LearningNetwork is
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N88_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N86_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N90_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N92_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_7_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_12_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_8_Q : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_posIn251_14916 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_11_0 : STD_LOGIC; 
  signal N734_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_11_0 : STD_LOGIC; 
  signal N743_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn1_2_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_11_0 : STD_LOGIC; 
  signal N52_0 : STD_LOGIC; 
  signal N749_0 : STD_LOGIC; 
  signal N758_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn1_4_0 : STD_LOGIC; 
  signal t_weightDKMult1_posIn2_1_0 : STD_LOGIC; 
  signal t_weightDKMult1_posIn2_7_0 : STD_LOGIC; 
  signal t_weightDKMult2_posIn2_2_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_720_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_420_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_320_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_220_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_120_0 : STD_LOGIC; 
  signal mM_N6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_2_14964 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_720_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_420_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_320_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_220_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_120_0 : STD_LOGIC; 
  signal mL_N6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_2_14971 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_720_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_420_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_320_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_220_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_120_0 : STD_LOGIC; 
  signal mR_N6_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_20_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_16_Q : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_posIn251_14986 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_11_0 : STD_LOGIC; 
  signal N737_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_11_0 : STD_LOGIC; 
  signal N740_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_11_0 : STD_LOGIC; 
  signal N746_0 : STD_LOGIC; 
  signal N752_0 : STD_LOGIC; 
  signal N755_0 : STD_LOGIC; 
  signal N761_0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_posIn251_15009 : STD_LOGIC; 
  signal t_weightDKMult0_posIn2_1_0 : STD_LOGIC; 
  signal t_weightDKMult0_posIn2_7_0 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_6_0 : STD_LOGIC; 
  signal N56_0 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_6_0 : STD_LOGIC; 
  signal N58_0 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_6_0 : STD_LOGIC; 
  signal N62_0 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_6_0 : STD_LOGIC; 
  signal N54_0 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_6_0 : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal t_weightDKMult0_posIn2_2_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_4_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_0_Q : STD_LOGIC; 
  signal t_weightDKMult2_posIn2_1_0 : STD_LOGIC; 
  signal t_weightDKMult2_posIn2_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal t_weightDKMult1_posIn2_2_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_8_0 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15060 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_10_0 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15065 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15069 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15073 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_8_0 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15079 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_10_0 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15084 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15088 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15092 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_8_0 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15099 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_10_0 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15104 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15108 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15112 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_8_0 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15119 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_10_0 : STD_LOGIC; 
  signal N738 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15124 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15128 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N768 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15132 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_8_0 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15139 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_10_0 : STD_LOGIC; 
  signal N735 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15144 : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15148 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15152 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15162 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15171 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15181 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15190 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15200 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15209 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15219 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15228 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15238 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15247 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_01_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_15373 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd11_15374 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd12_15379 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd13_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd14_15390 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd15_15395 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_01_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_15408 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd11_15409 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd12_15414 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd13_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd14_15425 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd15_15430 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_01_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_15443 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd11_15444 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd12_15449 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd13_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd14_15460 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd15_15465 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight0_o3_6_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_fullProd_0_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15722 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15729 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_fullProd_0_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15737 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15744 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_fullProd_0_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15752 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15759 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_fullProd_0_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15767 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15774 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_fullProd_0_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15782 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15789 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_multRes_11_0 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut_0_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_115_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_15803 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd161_15804 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_116_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_215_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd162_15809 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_3 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_216_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_315_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd163_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_316_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_415_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd164_15820 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_416_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_515_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd165_15825 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_516_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_615_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_616_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_715_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_716_0 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal N387 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut_0_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_115_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_15845 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd161_15846 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_116_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_215_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd162_15851 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_3 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_216_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_315_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd163_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_415_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd164_15862 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_416_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_515_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd165_15867 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_516_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_615_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_616_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_715_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_716_0 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut_0_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_115_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_15887 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd161_15888 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_116_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_215_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd162_15893 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_3 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_216_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_315_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd163_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_415_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd164_15904 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_416_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_515_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd165_15909 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_516_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_615_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_616_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_715_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_716_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal t_weight2_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_0_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_lut_0_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_1_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_15926 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd21_15927 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_12_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_2_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd22_15932 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_3 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_22_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_3_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd23_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_32_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_4_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd24_15943 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_42_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_5_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd25_15948 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_52_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_6_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_62_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_7_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_72_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_15995 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd31_15996 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd32_16000 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd33_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd34_16008 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_16018 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd31_16019 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd32_16023 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd33_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd34_16031 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_16041 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd31_16042 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd32_16046 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd33_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd34_16054 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_118_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd191_16252 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_119_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_218_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd192_16255 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_3 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_219_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_318_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd193_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_319_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_418_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd194_16262 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_419_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_518_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd195_16265 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_519_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_618_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_619_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_718_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_719_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_118_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd191_16272 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_119_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_218_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd192_16275 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_3 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_219_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_318_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd193_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_418_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd194_16282 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_419_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_518_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd195_16285 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_519_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_618_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_619_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_718_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_719_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_118_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd191_16292 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_119_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_218_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd192_16295 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_3 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_219_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_318_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd193_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_418_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd194_16302 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_419_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_518_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd195_16305 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_519_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_618_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_619_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_718_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_719_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd51_16312 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_15_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd52_16315 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_3 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_25_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd53_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd54_16322 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_45_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd55_16325 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_55_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_65_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_10_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_020_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_520_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_620_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_020_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_520_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_620_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_020_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_520_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_620_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output6_16410 : STD_LOGIC; 
  signal weightDeltaKOutNode_22_Q : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output82_16412 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_21_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_23_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output4_16437 : STD_LOGIC; 
  signal weightDeltaKOutNode_14_Q : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output62_16439 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_13_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_15_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output6_16464 : STD_LOGIC; 
  signal weightDeltaKOutNode_6_Q : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output82_16466 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_5_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_7_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N677 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output71_16489 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16491 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N695 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16495 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16496 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16500 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output6_SW0_16501 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16503 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16506 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16508 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16509 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16511 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N675 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16518 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16522 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16523 : STD_LOGIC; 
  signal N708 : STD_LOGIC; 
  signal N707 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16527 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16530 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16532 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16533 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16535 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N672 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output51_16542 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16544 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16548 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16549 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal N704 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16553 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output4_SW0_16554 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16556 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16559 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16561 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16562 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16564 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16571 : STD_LOGIC; 
  signal N681 : STD_LOGIC; 
  signal N680 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16575 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16576 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal N713 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16580 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16583 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16585 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16586 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16588 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output71_16595 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16597 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal N686 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16601 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16602 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal N701 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16606 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output6_SW0_16607 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16609 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16612 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16614 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16615 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16617 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16624 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N683 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16628 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16629 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16633 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16636 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16638 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16639 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16641 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N731 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16651 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16657 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal N729 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16665 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16671 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N725 : STD_LOGIC; 
  signal N726 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16681 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16687 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16695 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16701 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16711 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16717 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N719 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16725 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16731 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16779 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16784 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16792 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16797 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16805 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16810 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16818 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16823 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16831 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16836 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16844 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16849 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16854 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16855 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16856 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16857 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16858 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16859 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16860 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_0_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16865 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16870 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16871 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16872 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16873 : STD_LOGIC; 
  signal t_weightUpdateMod0_leftMultTemp_7_Q : STD_LOGIC; 
  signal update_IBUF_BUFG_16880 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal N655 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal t_weightUpdateMod2_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmux_output51 : STD_LOGIC; 
  signal N651 : STD_LOGIC; 
  signal t_weight1_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal t_weightOut1_2_Q : STD_LOGIC; 
  signal t_weightOut1_3_Q : STD_LOGIC; 
  signal t_weight1_Mmux_output51 : STD_LOGIC; 
  signal t_weightOut1_5_Q : STD_LOGIC; 
  signal t_weight1_Mmux_output71 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_06_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_16_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_26_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_36_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_46_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_56_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_66_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_76_0 : STD_LOGIC; 
  signal t_weightUpdateMod1_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal N410 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal N404 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal Input_0_IBUF_0 : STD_LOGIC; 
  signal Input_1_IBUF_0 : STD_LOGIC; 
  signal corrOut_0_IBUF_0 : STD_LOGIC; 
  signal corrOut_1_IBUF_0 : STD_LOGIC; 
  signal corrOut_2_IBUF_0 : STD_LOGIC; 
  signal corrOut_3_IBUF_0 : STD_LOGIC; 
  signal corrOut_4_IBUF_0 : STD_LOGIC; 
  signal update_IBUF_0 : STD_LOGIC; 
  signal Output_0_OBUF_17123 : STD_LOGIC; 
  signal Output_1_OBUF_17124 : STD_LOGIC; 
  signal Output_2_OBUF_17125 : STD_LOGIC; 
  signal Output_3_OBUF_17126 : STD_LOGIC; 
  signal Output_4_OBUF_17127 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_6_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_5_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_4_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_1_Q : STD_LOGIC; 
  signal t_weightUpdateMod2_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightDKMult0_posIn1_7_1_17150 : STD_LOGIC; 
  signal t_weightUpdateMod1_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightDKMult0_posIn1_4_1 : STD_LOGIC; 
  signal mR_N8 : STD_LOGIC; 
  signal mL_N8 : STD_LOGIC; 
  signal mR_N28 : STD_LOGIC; 
  signal mL_N28 : STD_LOGIC; 
  signal mL_N18 : STD_LOGIC; 
  signal mL_update_inv : STD_LOGIC; 
  signal mM_sig_Mram_output11211_17237 : STD_LOGIC; 
  signal mM_sig_Mram_output11212_17238 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal mR_N24 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal weightDeltaKOutNode_11_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_19_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_3_Q : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal t_sigDerMod_Mram_output2111_17252 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal mM_N7 : STD_LOGIC; 
  signal mM_N8 : STD_LOGIC; 
  signal mM_N5 : STD_LOGIC; 
  signal mM_N28 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal mM_N18 : STD_LOGIC; 
  signal mM_N21 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_3_2_17264 : STD_LOGIC; 
  signal mM_N24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal t_weight0_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N660 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal mL_sig_Mram_output11211_17276 : STD_LOGIC; 
  signal mL_sig_Mram_output11212_17277 : STD_LOGIC; 
  signal N374 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_3_2_17284 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal mL_N21 : STD_LOGIC; 
  signal mL_N23 : STD_LOGIC; 
  signal mR_sig_Mram_output11211_17290 : STD_LOGIC; 
  signal mR_sig_Mram_output11212_17291 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_3_2_17292 : STD_LOGIC; 
  signal t_sig_Mram_output11212_17293 : STD_LOGIC; 
  signal t_sig_Mram_output11211_17294 : STD_LOGIC; 
  signal t_sig_Mram_output1121 : STD_LOGIC; 
  signal t_N21 : STD_LOGIC; 
  signal t_N20 : STD_LOGIC; 
  signal t_N33 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal t_N15 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal t_N18 : STD_LOGIC; 
  signal t_N17 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal t_N26 : STD_LOGIC; 
  signal t_N27 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal t_sigDerMod_Mram_output211 : STD_LOGIC; 
  signal t_N24 : STD_LOGIC; 
  signal t_N23 : STD_LOGIC; 
  signal t_N29 : STD_LOGIC; 
  signal t_N30 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17318 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal mM_weight1_Mmux_output51 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal mM_N26 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_3_1_17328 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output81 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_1_17332 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17333 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal t_weight2_Mmux_output51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_1_17338 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_2_17339 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output61 : STD_LOGIC; 
  signal mL_N7 : STD_LOGIC; 
  signal mL_N5 : STD_LOGIC; 
  signal mL_N26 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_3_1_17344 : STD_LOGIC; 
  signal mL_weight0_Mmux_output51_17345 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal N380 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal mM_N20 : STD_LOGIC; 
  signal mM_N10 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal mL_N10 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal mM_weight0_Mmux_output51 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal t_weight0_Mmux_output51 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output81 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal mR_N21 : STD_LOGIC; 
  signal mR_N20 : STD_LOGIC; 
  signal mM_N17 : STD_LOGIC; 
  signal mM_sig_Mram_output1121 : STD_LOGIC; 
  signal mM_N23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_1_17378 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_3_1_17379 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17380 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal mL_weight1_Mmux_output51_17382 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal mR_N18 : STD_LOGIC; 
  signal mR_N17 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal mR_N26 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17392 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal mL_N20 : STD_LOGIC; 
  signal mR_N7 : STD_LOGIC; 
  signal mR_N5 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal mL_N17 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17402 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal mR_sig_Mram_output1121 : STD_LOGIC; 
  signal mR_N10 : STD_LOGIC; 
  signal mL_sig_Mram_output1121 : STD_LOGIC; 
  signal mL_N24 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N247 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal mR_weight0_Mmux_output51 : STD_LOGIC; 
  signal mR_N23 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal mR_weight1_Mmux_output51 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_31 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_15 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_69 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_39 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_107 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_99 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal ProtoComp13_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_77 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_145 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_137 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_129 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_115 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_183 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_175 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_167 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_153 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_213 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_210 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_251 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_276 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_273 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_314 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_339 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_336 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_377 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_402 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_399 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_440 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_465 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_462 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal ProtoComp17_CYINITVCC_1_505 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd11_pack_6 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_873 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd12_pack_7 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_865 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd13_850 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_849 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd14_pack_7 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_918 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd15_pack_8 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_910 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_904 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_891 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd11_pack_6 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_953 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd12_pack_7 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_945 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp23_CYINITGND_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd13_930 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_929 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd14_pack_7 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_998 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd15_pack_8 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_990 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_984 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_971 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd11_pack_6 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1033 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd12_pack_7 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1025 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_31_ProtoComp23_CYINITGND_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd13_1010 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1009 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd14_pack_7 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1078 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd15_pack_8 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1070 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1064 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1051 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd161_pack_6 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_2363 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd162_pack_7 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_2355 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal ProtoComp29_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd163_2340 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_2339 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd164_pack_8 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_2411 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd165_pack_9 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_2403 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_2396 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_2381 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd161_pack_6 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_2446 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd162_pack_7 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_2438 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd163_2423 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_2422 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd164_pack_8 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_2494 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd165_pack_9 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_2486 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_2479 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_2464 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd161_pack_6 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2529 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd162_pack_7 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2521 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd163_2506 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2505 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd164_pack_8 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2577 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd165_pack_9 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2569 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2562 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2547 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd21_pack_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_1_2612 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd22_pack_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_2_2604 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_12 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_22 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_32 : STD_LOGIC; 
  signal ProtoComp31_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd23_2589 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_3_2588 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd24_pack_8 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_4_2660 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd25_pack_9 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_5_2652 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_6_2645 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_42 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_52 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_62 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_72 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_7_2630 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2679 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2676 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2668 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41_rt_2701 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51_rt_2698 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61_rt_2695 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2688 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11_rt_2718 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21_rt_2715 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31_rt_2707 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41_rt_2740 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51_rt_2737 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61_rt_2734 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71_rt_2727 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11_rt_2757 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21_rt_2754 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31_rt_2746 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41_rt_2779 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51_rt_2776 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61_rt_2773 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71_rt_2766 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11_rt_2796 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21_rt_2793 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31_rt_2785 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41_rt_2818 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51_rt_2815 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61_rt_2812 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71_rt_2805 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11_rt_2835 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21_rt_2832 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31_rt_2824 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41_rt_2857 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51_rt_2854 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61_rt_2851 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71_rt_2844 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd31_pack_5 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2890 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd32_pack_6 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2882 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd33_2867 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2866 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd34_pack_4 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2926 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2921 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61_rt_2917 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71_rt_2908 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd31_pack_5 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2960 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd32_pack_6 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2952 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd33_2937 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2936 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd34_pack_4 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2996 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2991 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61_rt_2987 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71_rt_2978 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd31_pack_5 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3030 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd32_pack_6 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3022 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_33_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd33_3007 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3006 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd34_pack_4 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3066 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3061 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3057 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3048 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3084 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3081 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3073 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3106 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3103 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3100 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3093 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3123 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3120 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3112 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3145 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3142 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3139 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3132 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3162 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3159 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3151 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3184 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3181 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3178 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3171 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3201 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3198 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3190 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3223 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3220 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3217 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3210 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3240 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3237 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3229 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3262 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3259 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3256 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3249 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3279 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3276 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3268 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3301 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3298 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3295 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3288 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3322 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3319 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3316 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal ProtoComp36_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3307 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3342 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3339 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3336 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3329 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3363 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3360 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3357 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3348 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3383 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3380 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3377 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3370 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3400 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3397 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3389 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3422 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3419 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3416 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3409 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3439 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3436 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3428 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3461 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3458 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3455 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3448 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3478 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3475 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3467 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3500 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3497 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3494 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3487 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3517 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3514 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3506 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3539 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3536 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3533 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3526 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3556 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3553 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3545 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3578 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3575 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3572 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3565 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3595 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3592 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3584 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3617 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3614 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3611 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3604 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3638 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3635 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3632 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3623 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3658 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3655 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3652 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3645 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3679 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3676 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3673 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3664 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3699 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3696 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3693 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3686 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3720 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3717 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3714 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3705 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3740 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3737 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3734 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3727 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3761 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3758 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3755 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3746 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3781 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3778 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3775 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3768 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3798 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3795 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3787 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3820 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3817 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3814 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3807 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3837 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3834 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3826 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3859 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3856 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3853 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3846 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3876 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3873 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3865 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3898 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3895 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3892 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3885 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3915 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3912 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3904 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3937 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3934 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3931 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3924 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3954 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3951 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3943 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3976 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3973 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3970 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3963 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3993 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3990 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3982 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt_4015 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt_4012 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt_4009 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt_4002 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd191_pack_5 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4047 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd192_pack_6 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4039 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd193_4025 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4024 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd194_pack_8 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4089 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd195_pack_9 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4081 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4074 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4059 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd191_pack_5 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_4123 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd192_pack_6 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_4115 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd193_4101 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_4100 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd194_pack_8 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_4165 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd195_pack_9 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_4157 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_4150 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_4135 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd191_pack_5 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_4199 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd192_pack_6 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_4191 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd193_4177 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_4176 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd194_pack_8 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_4241 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd195_pack_9 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_4233 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_4226 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_4211 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd51_pack_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_1_4275 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd52_pack_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_2_4267 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_15 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_25 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35_ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd53_4253 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_3_4252 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd54_pack_8 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_4_4317 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd55_pack_9 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_5_4309 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_6_4302 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_45 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_55 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_65 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_75 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_7_4287 : STD_LOGIC; 
  signal ProtoComp38_CYINITVCC_1_4326 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4443 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4440 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4437 : STD_LOGIC; 
  signal ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4428 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4451 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4448 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4469 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4466 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4463 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4454 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4477 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4474 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4495 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4492 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4489 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4480 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4503 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4500 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4521 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4518 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4515 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4506 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4529 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4526 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4547 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4544 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4541 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4532 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4555 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4552 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4573 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4570 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4567 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4558 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4581 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4578 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4602 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4643 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4684 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4936 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4928 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4988 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4980 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5040 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5032 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5092 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5084 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal ProtoComp47_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5144 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5136 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5196 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5188 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal ProtoComp48_CYINITVCC_1_5233 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5379 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5552 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5713 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5777 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5768 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5840 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5831 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5906 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5897 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5972 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5963 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_6038 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_6029 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_6104 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_6095 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal ProtoComp55_CYINITVCC_1_6128 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6636 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6672 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6669 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6666 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6657 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6684 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6681 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6678 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6687 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6723 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6720 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6717 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6708 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6735 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6732 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6729 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6738 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6774 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6771 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6768 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6759 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6786 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6783 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6780 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6789 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6825 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6822 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6819 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6810 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6837 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6834 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6831 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6840 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6876 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6873 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6870 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6861 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6888 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6885 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6882 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6891 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6927 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6924 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6921 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6912 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6939 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6936 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6933 : STD_LOGIC; 
  signal ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal mM_w0Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal mL_w0Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7251 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7309 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7367 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7425 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7483 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal ProtoComp69_CYINITVCC_1_7512 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal t_w2Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_1 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_2 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_3 : STD_LOGIC; 
  signal ProtoComp71_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_4 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_7 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd3_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_lut_0_rt_7912 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_06 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_16 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_26 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_36 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_cy_3_ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_46 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_56 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_66 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_76 : STD_LOGIC; 
  signal t_w1Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal mR_w1Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal mM_w1Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal mL_w1Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_8240 : STD_LOGIC; 
  signal Input_0_IBUF_8243 : STD_LOGIC; 
  signal Input_1_IBUF_8246 : STD_LOGIC; 
  signal corrOut_0_IBUF_8249 : STD_LOGIC; 
  signal corrOut_1_IBUF_8252 : STD_LOGIC; 
  signal corrOut_2_IBUF_8255 : STD_LOGIC; 
  signal corrOut_3_IBUF_8258 : STD_LOGIC; 
  signal corrOut_4_IBUF_8261 : STD_LOGIC; 
  signal update_IBUF_8264 : STD_LOGIC; 
  signal ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal input_result_1_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal input_result_1_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_0_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_0_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_1_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_1_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_2_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_2_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_3_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_3_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_4_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_4_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal input_result_0_rt_9802 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal input_result_1_rt_9806 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N755 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_3CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_2CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_1CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_0CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_7CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_6CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_5CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_4CLK : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7 : STD_LOGIC; 
  signal N241_pack_9 : STD_LOGIC; 
  signal N740 : STD_LOGIC; 
  signal t_deltaKMult_posIn2_5_input_result_0_rt_10357 : STD_LOGIC; 
  signal ProtoComp267_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp268_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_10363 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_10748 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_10741 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal ProtoComp290_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_10895 : STD_LOGIC; 
  signal N749 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_3CLK : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_2CLK : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_1CLK : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_0CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_7CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_6CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_5CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_4CLK : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output81_pack_7 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_11612 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_11605 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0 : STD_LOGIC;
 
  signal N54 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_11634 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_N6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output61_pack_7 : STD_LOGIC; 
  signal mL_N6 : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_3CLK : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_2CLK : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_1CLK : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_0CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_7CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_6CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_5CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_4CLK : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_3CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_2CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_1CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_0CLK : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_7 : STD_LOGIC; 
  signal N238_pack_9 : STD_LOGIC; 
  signal N734 : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_3CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_2CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_1CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_0CLK : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_12468 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_7CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_6CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_5CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_4CLK : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output81_pack_7 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7 : STD_LOGIC; 
  signal N235_pack_9 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13050 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13043 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0 : STD_LOGIC;
 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_7CLK : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_6CLK : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_5CLK : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_4CLK : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13529 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13522 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0 : STD_LOGIC;
 
  signal mR_N6 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_3CLK : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_2CLK : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_1CLK : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_0CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_7CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_6CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_5CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_4CLK : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_13949 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_13971 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_13964 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0 : STD_LOGIC;
 
  signal mL_weightIn1_7_INV_mL_weightIn1_7CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_6CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_5CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_4CLK : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_7 : STD_LOGIC; 
  signal N247_pack_9 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_3CLK : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_2CLK : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_1CLK : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_0CLK : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_7CLK : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_6CLK : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_5CLK : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_4CLK : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14401 : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_3CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_2CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_1CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_0CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_7CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_6CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_5CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_4CLK : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N746 : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_3CLK : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_2CLK : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_1CLK : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_0CLK : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7 : STD_LOGIC; 
  signal N244_pack_9 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w0Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w0Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w0Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w0Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w2Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_w1Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_w1Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_w1Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_w1Stor_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Output_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Output_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Output_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Output_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Output_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_input_result_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_INA : STD_LOGIC; 
  signal NlwBufferSignal_input_result_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_1_INA : STD_LOGIC; 
  signal NlwBufferSignal_corrOut_result_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_2_INA : STD_LOGIC; 
  signal NlwBufferSignal_corrOut_result_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_3_INA : STD_LOGIC; 
  signal NlwBufferSignal_corrOut_result_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_4_INA : STD_LOGIC; 
  signal NlwBufferSignal_corrOut_result_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_5_INA : STD_LOGIC; 
  signal NlwBufferSignal_corrOut_result_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_6_INA : STD_LOGIC; 
  signal NlwBufferSignal_clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_update_IBUF_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mM_weightIn0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn2_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_t_weightIn0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mL_weightIn1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_mR_weightIn0_0_IN : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_567_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_566_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_564_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_559_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_558_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_556_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_551_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_550_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_548_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_543_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_542_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_540_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_535_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_534_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_532_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_428_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_427_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_425_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_420_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_419_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_417_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_412_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_411_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_409_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_404_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_403_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_401_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_396_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_395_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_393_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_388_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_387_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_385_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_380_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_377_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_372_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_369_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_205_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_204_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_202_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_197_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_196_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_194_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_189_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_188_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_186_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_181_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_180_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_178_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_173_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_172_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_170_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_165_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_164_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_162_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_157_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_154_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_149_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_146_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_142_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_144_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_134_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_136_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_126_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_129_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_127_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_118_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_121_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_119_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_110_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_113_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_111_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_102_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_105_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_103_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_94_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_97_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_95_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_86_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_89_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_87_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_970_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_571_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_570_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_568_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_563_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_562_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_560_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_555_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_554_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_552_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_547_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_546_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_544_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_539_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_538_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_536_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_529_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_523_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_517_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_432_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_431_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_429_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_424_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_423_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_421_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_416_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_415_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_413_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_408_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_407_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_405_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_400_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_399_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_397_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_392_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_391_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_389_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_384_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_381_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_376_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_373_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_209_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_208_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_206_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_201_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_200_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_198_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_193_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_192_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_190_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_185_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_184_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_182_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_177_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_176_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_174_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_169_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_168_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_166_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_161_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_158_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_153_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_150_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_138_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_140_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_130_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_132_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_122_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_125_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_123_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_114_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_117_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_115_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_106_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_109_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_107_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_98_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_101_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_99_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_90_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_93_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_91_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_82_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_85_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_83_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_510_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_508_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_365_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_363_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_78_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_76_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_968_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_966_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_154_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_156_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_158_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_151_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_152_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_143_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_145_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_147_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_140_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_141_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_93_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_95_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_97_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_90_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_91_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_82_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_84_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_86_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_79_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_80_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_31_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_33_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_35_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_28_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_29_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_20_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_22_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_24_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_17_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_18_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_187_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_189_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_186_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_179_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_181_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_178_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_120_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_122_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_119_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_112_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_114_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_111_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_64_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_66_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_63_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_56_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_58_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_55_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_498_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_496_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_497_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_495_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_493_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_494_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_261_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_259_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_260_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_258_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_66_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_64_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_65_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_63_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_61_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_62_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_453_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_230_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_227_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_24_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_21_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_136_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_137_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_138_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_139_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_132_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_133_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_134_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_135_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_75_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_76_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_77_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_78_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_71_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_72_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_73_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_74_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_9_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_174_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_176_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_177_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_170_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_172_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_173_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_107_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_109_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_110_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_51_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_53_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_54_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_47_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_49_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_50_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_1_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_2_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_3_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_4_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_5_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_6_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_241_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_242_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_256_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_257_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_35_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_36_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_46_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_47_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_478_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_479_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_456_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_467_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_468_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal t_weightDKMult1_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightDKMult1_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_deltaKTemp : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal t_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mM_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightDKMult2_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightIn2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult2_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal t_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult0_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightDKMult0_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mROut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weight2_o4 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight2_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight2_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal mMOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weight1_o4 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight1_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight1_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal mLOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weight0_o4 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight0_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight0_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal input_result : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mR_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightOut2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weight2_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight2_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight1_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight1_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight0_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight0_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mM_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mL_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mM_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mL_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mR_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mM_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mL_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mR_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal t_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mM_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mL_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal t_weightUpdateMod2_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_w2Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod2_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod2_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_weightOut0 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal t_ADDERTREE_INTERNAL_Madd6_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mM_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mL_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal corrOut_result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weightDKMult0_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_deltaKMult_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal t_weightUpdateMod2_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightUpdateMod0_multAll_posIn2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod2_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_deltaKMult_posIn1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_deltaKMult_posIn2 : STD_LOGIC_VECTOR ( 6 downto 3 ); 
  signal t_Msub_errorK_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd6_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 7 ); 
  signal mL_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mR_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mM_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mM_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mL_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal t_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal t_weightUpdateMod2_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"EB414BE11BB1BB11"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR5 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR1 => N776,
      ADR3 => N777,
      ADR4 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1
    );
  ProtoComp11_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y28"
    )
    port map (
      O => ProtoComp11_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y28"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp11_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1,
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_15,
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_23,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_31
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"CAC56A65606FC0CF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR5 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N761_0,
      ADR1 => N762,
      ADR4 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_15
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"C66CC66CA0A05F5F"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR4 => N746_0,
      ADR1 => N747,
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_23
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"00F010E0F000F000"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR1 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_31
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y48",
      INIT => X"C93939C9F505F505"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR0 => N773,
      ADR3 => N774,
      ADR4 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_39
    );
  ProtoComp11_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y48"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y48"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_39,
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_53,
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_61,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_69
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y48",
      INIT => X"AC6C60A0A3636FAF"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR4 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N758_0,
      ADR0 => N759,
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_53
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y48",
      INIT => X"A55AF0F099993333"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR1 => N743_0,
      ADR2 => N744,
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_61
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y48",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR4 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_69
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"CAC53AC535C5C5C5"
    )
    port map (
      ADR3 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR5 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR0 => N770,
      ADR1 => N771,
      ADR4 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_77
    );
  ProtoComp13_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X0Y28"
    )
    port map (
      O => ProtoComp13_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y28"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp13_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_77,
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_91,
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_99,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_107
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"AF935F935093A093"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR0 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR1 => N755_0,
      ADR5 => N756,
      ADR4 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_91
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"EB6341C927AF8D05"
    )
    port map (
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR2 => N740_0,
      ADR4 => N741,
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_99
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"0010F0E0F0F00000"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => N489,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_107
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y56",
      INIT => X"D8782888D7772787"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N767,
      ADR4 => N768,
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_115
    );
  ProtoComp11_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y56"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y56"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_115,
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_129,
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_137,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_145
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y56",
      INIT => X"9C6CF0009363FF0F"
    )
    port map (
      ADR4 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N752_0,
      ADR3 => N753,
      ADR0 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_129
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y56",
      INIT => X"E4D7281B6C5FA093"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N737_0,
      ADR4 => N738,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_137
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y56",
      INIT => X"0002AAA8AAAA0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR1 => N487,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_145
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"CC6666CCA5A50F0F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR2 => N764,
      ADR1 => N765,
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_153
    );
  ProtoComp11_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y59"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_153,
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_167,
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_175,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_183
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"A5AACC335AAA3333"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR5 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR1 => N749_0,
      ADR0 => N750,
      ADR2 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_167
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"EB27418D63AFC905"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR2 => N734_0,
      ADR4 => N735,
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_175
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"0FF000001FE00000"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR1 => N485,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_183
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"63935F5F9C6CA0A0"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR0 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y25"
    )
    port map (
      O => ProtoComp14_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y25"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp14_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15162,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_210,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_213
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"0F0FF0F0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_210
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_213
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"96AAAAAA5AAAAAAA"
    )
    port map (
      ADR5 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y26"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15162,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15171,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"D3132CEC13D3EC2C"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => N62_0,
      ADR5 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"25DAD52A0FF0FF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR4 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y27"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15171,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_251
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_251
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y46",
      INIT => X"48B77777B7488888"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR0 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y46"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y46"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15181,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_273,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_276
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y46",
      INIT => X"5555FFFFAAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y46",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_273
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y46",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_276
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y47",
      INIT => X"D52A7F80FF00FF00"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR4 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR0 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y47"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15181,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15190,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y47",
      INIT => X"D31313D32CECEC2C"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => N60_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y47",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y47",
      INIT => X"663C963C66CC66CC"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y48"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15190,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_314
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y48",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_314
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"659A3FC0956A3FC0"
    )
    port map (
      ADR4 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR0 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y23"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y23"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15200,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_336,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_339
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_336
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_339
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"87FFFFFF78000000"
    )
    port map (
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y24"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15200,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15209,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"8343B3737CBC4C8C"
    )
    port map (
      ADR4 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => N58_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"4B330FFFB4CCF000"
    )
    port map (
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y25"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15209,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_377
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_377
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"690F55FF96F0AA00"
    )
    port map (
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR0 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y53"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y53"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15219,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_399,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_402
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_399
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_402
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"96CCCCCC66CCCCCC"
    )
    port map (
      ADR5 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR0 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y54"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15219,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15228,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"83437CBCB3734C8C"
    )
    port map (
      ADR5 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR0 => N56_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"43BCB34C0FF0FF00"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR4 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y55"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15228,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_440
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y55",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_440
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"48B77777B7488888"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR0 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y58"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15238,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_462,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_465
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"5555FFFFAAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_462
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_465
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y59",
      INIT => X"D7287788FF00FF00"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR1 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR0 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y59"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15238,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15247,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y59",
      INIT => X"D3132CEC13D3EC2C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => N54_0,
      ADR5 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y59",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_82,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y59",
      INIT => X"4B330FFFB4CCF000"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR0 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      ADR1 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y23"
    )
    port map (
      O => ProtoComp17_CYINITVCC_1_505
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y23"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp17_CYINITVCC_1_505,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y24"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X22Y45"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y45"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y46"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y46",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y46",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y46",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X4Y21"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y21"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y22"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y53",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X16Y53"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y53"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y53",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y53",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y53",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y54"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y54",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y54",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y54",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X12Y59"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y60"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y60",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y60",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y60",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y13"
    )
    port map (
      O => ProtoComp19_CYINITGND_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp19_CYINITGND_0,
      CO(3) => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_567_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_567_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_566_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_566_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_564_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_564_A5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      CI => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y15"
    )
    port map (
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_559_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_559_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_558_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_558_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_556_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_556_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y16"
    )
    port map (
      CI => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y8"
    )
    port map (
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y8"
    )
    port map (
      CI => '0',
      CYINIT => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_551_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_551_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_550_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_550_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_548_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_548_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      CI => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y3"
    )
    port map (
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y3"
    )
    port map (
      CI => '0',
      CYINIT => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_543_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_543_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_542_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_542_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_540_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_540_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y4"
    )
    port map (
      CI => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y13"
    )
    port map (
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y13"
    )
    port map (
      CI => '0',
      CYINIT => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_535_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_535_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_534_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_534_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_532_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_532_A5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y14"
    )
    port map (
      CI => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd13_850,
      O => t_weight2_ADDERTREE_INTERNAL_Madd13_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd12_pack_7,
      O => t_weight2_ADDERTREE_INTERNAL_Madd12_15379
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd11_pack_6,
      O => t_weight2_ADDERTREE_INTERNAL_Madd11_15374
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_01_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight2_o4(3),
      ADR1 => t_weight2_o3(3),
      ADR3 => t_weight2_o2(3),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd12_15379,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_849
    );
  t_weight2_ADDERTREE_INTERNAL_Madd13 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight2_o4(3),
      ADR1 => t_weight2_o3(3),
      ADR3 => t_weight2_o2(3),
      ADR2 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd13_850
    );
  ProtoComp21_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      O => ProtoComp21_CYINITGND_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp21_CYINITGND_0,
      CO(3) => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_01,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_849,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_865,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_873,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR1 => t_weight2_o4(2),
      ADR3 => t_weight2_o3(2),
      ADR0 => t_weight2_o2(2),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd11_15374,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_865
    );
  t_weight2_ADDERTREE_INTERNAL_Madd12 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR1 => t_weight2_o4(2),
      ADR3 => t_weight2_o3(2),
      ADR0 => t_weight2_o2(2),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd12_pack_7
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight2_o4(1),
      ADR3 => t_weight2_o3(1),
      ADR1 => t_weight2_o2(1),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd1_15373,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_873
    );
  t_weight2_ADDERTREE_INTERNAL_Madd11 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight2_o4(1),
      ADR3 => t_weight2_o3(1),
      ADR1 => t_weight2_o2(1),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd11_pack_6
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"8778787877888888"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR3 => t_weightIn2(2),
      ADR5 => t_weightIn2(0),
      ADR2 => mROut(4),
      ADR1 => mROut(3),
      ADR4 => mROut(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd15_pack_8,
      O => t_weight2_ADDERTREE_INTERNAL_Madd15_15395
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd14_pack_7,
      O => t_weight2_ADDERTREE_INTERNAL_Madd14_15390
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"3F3FC0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => t_weight2_o4(6),
      ADR5 => t_weight2_o3(6),
      ADR1 => t_weightIn2(7),
      ADR2 => mROut(4),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_891
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      CI => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q,
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_891,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_904,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_910,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_918
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"C3C3C3C33C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight2_o4(6),
      ADR1 => t_weight2_o3(6),
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd15_15395,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_904
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight2_o4(5),
      ADR2 => t_weight2_o3(5),
      ADR1 => t_weight2_o2(5),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd14_15390,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_910
    );
  t_weight2_ADDERTREE_INTERNAL_Madd15 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight2_o4(5),
      ADR2 => t_weight2_o3(5),
      ADR1 => t_weight2_o2(5),
      ADR3 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd15_pack_8
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(4),
      ADR2 => t_weight2_o3(4),
      ADR3 => t_weight2_o2(4),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd13_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_918
    );
  t_weight2_ADDERTREE_INTERNAL_Madd14 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(4),
      ADR2 => t_weight2_o3(4),
      ADR3 => t_weight2_o2(4),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd14_pack_7
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd13_930,
      O => t_weight1_ADDERTREE_INTERNAL_Madd13_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd12_pack_7,
      O => t_weight1_ADDERTREE_INTERNAL_Madd12_15414
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd11_pack_6,
      O => t_weight1_ADDERTREE_INTERNAL_Madd11_15409
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_01_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight1_o4(3),
      ADR4 => t_weight1_o3(3),
      ADR1 => t_weight1_o2(3),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd12_15414,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_929
    );
  t_weight1_ADDERTREE_INTERNAL_Madd13 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight1_o4(3),
      ADR4 => t_weight1_o3(3),
      ADR1 => t_weight1_o2(3),
      ADR2 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd13_930
    );
  ProtoComp23_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      O => ProtoComp23_CYINITGND_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp23_CYINITGND_0,
      CO(3) => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_01,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_929,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_945,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_953,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_weight1_o4(2),
      ADR0 => t_weight1_o3(2),
      ADR3 => t_weight1_o2(2),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd11_15409,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_945
    );
  t_weight1_ADDERTREE_INTERNAL_Madd12 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"FAA0FAA0"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_weight1_o4(2),
      ADR0 => t_weight1_o3(2),
      ADR3 => t_weight1_o2(2),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd12_pack_7
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight1_o4(1),
      ADR1 => t_weight1_o3(1),
      ADR2 => t_weight1_o2(1),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd1_15408,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_953
    );
  t_weight1_ADDERTREE_INTERNAL_Madd11 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight1_o4(1),
      ADR1 => t_weight1_o3(1),
      ADR2 => t_weight1_o2(1),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd11_pack_6
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"8777788878887888"
    )
    port map (
      ADR4 => t_weightIn1(0),
      ADR0 => t_weightIn1(1),
      ADR3 => t_weightIn1(2),
      ADR5 => mMOut(4),
      ADR1 => mMOut(3),
      ADR2 => mMOut(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd15_pack_8,
      O => t_weight1_ADDERTREE_INTERNAL_Madd15_15430
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd14_pack_7,
      O => t_weight1_ADDERTREE_INTERNAL_Madd14_15425
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"0FF0FF00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => t_weight1_o4(6),
      ADR5 => t_weight1_o3(6),
      ADR2 => t_weightIn1(7),
      ADR4 => mMOut(4),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_971
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y22"
    )
    port map (
      CI => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q,
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_971,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_984,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_990,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_998
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"C3C3C3C33C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight1_o4(6),
      ADR1 => t_weight1_o3(6),
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd15_15430,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_984
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y22"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => t_weight1_o4(5),
      ADR4 => t_weight1_o3(5),
      ADR1 => t_weight1_o2(5),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd14_15425,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_990
    );
  t_weight1_ADDERTREE_INTERNAL_Madd15 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => t_weight1_o4(5),
      ADR4 => t_weight1_o3(5),
      ADR1 => t_weight1_o2(5),
      ADR3 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd15_pack_8
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y22"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"6969969669699696"
    )
    port map (
      ADR3 => '1',
      ADR2 => t_weight1_o4(4),
      ADR0 => t_weight1_o3(4),
      ADR1 => t_weight1_o2(4),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd13_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_998
    );
  t_weight1_ADDERTREE_INTERNAL_Madd14 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"E8E8E8E8"
    )
    port map (
      ADR3 => '1',
      ADR2 => t_weight1_o4(4),
      ADR0 => t_weight1_o3(4),
      ADR1 => t_weight1_o2(4),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd14_pack_7
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd13_1010,
      O => t_weight0_ADDERTREE_INTERNAL_Madd13_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd12_pack_7,
      O => t_weight0_ADDERTREE_INTERNAL_Madd12_15449
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd11_pack_6,
      O => t_weight0_ADDERTREE_INTERNAL_Madd11_15444
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_01_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(3),
      ADR3 => t_weight0_o3(3),
      ADR4 => t_weight0_o2(3),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd12_15449,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1009
    );
  t_weight0_ADDERTREE_INTERNAL_Madd13 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(3),
      ADR3 => t_weight0_o3(3),
      ADR4 => t_weight0_o2(3),
      ADR2 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd13_1010
    );
  ProtoComp23_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      O => t_weight0_ADDERTREE_INTERNAL_Madd_31_ProtoComp23_CYINITGND_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_weight0_ADDERTREE_INTERNAL_Madd_31_ProtoComp23_CYINITGND_0,
      CO(3) => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_01,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1009,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1025,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1033,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weight0_o4(2),
      ADR2 => t_weight0_o3(2),
      ADR0 => t_weight0_o2(2),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd11_15444,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1025
    );
  t_weight0_ADDERTREE_INTERNAL_Madd12 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"FAA0FAA0"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weight0_o4(2),
      ADR2 => t_weight0_o3(2),
      ADR0 => t_weight0_o2(2),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd12_pack_7
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight0_o4(1),
      ADR4 => t_weight0_o3(1),
      ADR1 => t_weight0_o2(1),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd1_15443,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1033
    );
  t_weight0_ADDERTREE_INTERNAL_Madd11 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight0_o4(1),
      ADR4 => t_weight0_o3(1),
      ADR1 => t_weight0_o2(1),
      ADR2 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd11_pack_6
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"956A6A6A3FC0C0C0"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR4 => t_weightIn0(1),
      ADR2 => t_weightIn0(2),
      ADR5 => mLOut(4),
      ADR3 => mLOut(3),
      ADR1 => mLOut(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd15_pack_8,
      O => t_weight0_ADDERTREE_INTERNAL_Madd15_15465
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd14_pack_7,
      O => t_weight0_ADDERTREE_INTERNAL_Madd14_15460
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"55AAAAAAFF000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => t_weight0_o4(6),
      ADR4 => t_weight0_o3_6_0,
      ADR0 => t_weightIn0(7),
      ADR5 => mLOut(4),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1051
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      CI => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q,
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1051,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1064,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1070,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1078
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"F0F00F0F0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => t_weight0_o4(6),
      ADR4 => t_weight0_o3_6_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd15_15465,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1064
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight0_o4(5),
      ADR1 => t_weight0_o3(5),
      ADR2 => t_weight0_o2(5),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd14_15460,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1070
    );
  t_weight0_ADDERTREE_INTERNAL_Madd15 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight0_o4(5),
      ADR1 => t_weight0_o3(5),
      ADR2 => t_weight0_o2(5),
      ADR3 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd15_pack_8
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"6969969669699696"
    )
    port map (
      ADR3 => '1',
      ADR1 => t_weight0_o4(4),
      ADR0 => t_weight0_o3(4),
      ADR2 => t_weight0_o2(4),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd13_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1078
    );
  t_weight0_ADDERTREE_INTERNAL_Madd14 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"E8E8E8E8"
    )
    port map (
      ADR3 => '1',
      ADR1 => t_weight0_o4(4),
      ADR0 => t_weight0_o3(4),
      ADR2 => t_weight0_o2(4),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd14_pack_7
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y7"
    )
    port map (
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y7"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_428_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_428_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_427_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_427_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_425_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_425_A5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y8"
    )
    port map (
      CI => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y19"
    )
    port map (
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y19"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_420_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_420_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_419_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_419_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_417_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_417_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      CI => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y22"
    )
    port map (
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y22"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_412_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_412_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_411_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_411_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_409_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_409_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y23"
    )
    port map (
      CI => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y17"
    )
    port map (
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y17"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_404_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_404_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_403_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_403_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_401_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_401_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y18"
    )
    port map (
      CI => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y11"
    )
    port map (
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y11"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_396_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_396_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_395_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_395_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_393_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_393_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y12"
    )
    port map (
      CI => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y15"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_388_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_388_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_387_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_387_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_385_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_385_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y16"
    )
    port map (
      CI => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mR_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(3),
      ADR5 => '1',
      O => mR_weight1_o4(3)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp24_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y2"
    )
    port map (
      O => ProtoComp24_CYINITGND_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y2"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp24_CYINITGND_0,
      CO(3) => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mR_weight1_o4(3),
      S(2) => mR_weight1_o4(2),
      S(1) => mR_weight1_o4(1),
      S(0) => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mR_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => input_result(0),
      ADR4 => mR_weightIn1(2),
      ADR5 => '1',
      O => mR_weight1_o4(2)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => input_result(0),
      ADR0 => mR_weightIn1(1),
      ADR5 => '1',
      O => mR_weight1_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_380_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_380_B5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR1 => mR_weightIn1(0),
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_377_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_377_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight1_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(0),
      ADR5 => mR_weightIn1(7),
      O => mR_weight1_o4(7)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y3"
    )
    port map (
      CI => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mR_weight1_o4(7),
      S(2) => mR_weight1_o4(6),
      S(1) => mR_weight1_o4(5),
      S(0) => mR_weight1_o4(4)
    );
  mR_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => input_result(0),
      ADR4 => mR_weightIn1(6),
      ADR5 => '1',
      O => mR_weight1_o4(6)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => input_result(0),
      ADR4 => mR_weightIn1(5),
      ADR5 => '1',
      O => mR_weight1_o4(5)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => input_result(0),
      ADR1 => mR_weightIn1(4),
      ADR5 => '1',
      O => mR_weight1_o4(4)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mR_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => input_result(1),
      ADR2 => mR_weightIn0(3),
      ADR5 => '1',
      O => mR_weight0_o4(3)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp24_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y4"
    )
    port map (
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y4"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0,
      CO(3) => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mR_weight0_o4(3),
      S(2) => mR_weight0_o4(2),
      S(1) => mR_weight0_o4(1),
      S(0) => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mR_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => input_result(1),
      ADR4 => mR_weightIn0(2),
      ADR5 => '1',
      O => mR_weight0_o4(2)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => input_result(1),
      ADR1 => mR_weightIn0(1),
      ADR5 => '1',
      O => mR_weight0_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_372_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_372_B5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR0 => mR_weightIn0(0),
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_369_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_369_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight0_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => input_result(1),
      ADR3 => mR_weightIn0(7),
      O => mR_weight0_o4(7)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y5"
    )
    port map (
      CI => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mR_weight0_o4(7),
      S(2) => mR_weight0_o4(6),
      S(1) => mR_weight0_o4(5),
      S(0) => mR_weight0_o4(4)
    );
  mR_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => input_result(1),
      ADR3 => mR_weightIn0(6),
      ADR5 => '1',
      O => mR_weight0_o4(6)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => input_result(1),
      ADR1 => mR_weightIn0(5),
      ADR5 => '1',
      O => mR_weight0_o4(5)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => input_result(1),
      ADR0 => mR_weightIn0(4),
      ADR5 => '1',
      O => mR_weight0_o4(4)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_11 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y50"
    )
    port map (
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y50"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_205_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_205_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_204_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_204_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_202_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_202_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y51"
    )
    port map (
      CI => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_12 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y40"
    )
    port map (
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y40"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_197_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_197_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_196_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_196_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_194_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_194_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y41"
    )
    port map (
      CI => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_13 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y36"
    )
    port map (
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y36"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_189_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_189_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_188_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_188_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_186_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_186_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y37"
    )
    port map (
      CI => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_14 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y28"
    )
    port map (
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y28"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_181_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_181_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_180_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_180_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_178_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_178_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y29"
    )
    port map (
      CI => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_15 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y5"
    )
    port map (
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y5"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_173_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_173_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_172_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_172_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_170_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_170_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y6"
    )
    port map (
      CI => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_16 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y8"
    )
    port map (
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y8"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_165_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_165_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_164_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_164_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_162_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_162_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y9"
    )
    port map (
      CI => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mM_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(3),
      ADR5 => '1',
      O => mM_weight1_o4(3)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp24_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y4"
    )
    port map (
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0,
      CO(3) => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mM_weight1_o4(3),
      S(2) => mM_weight1_o4(2),
      S(1) => mM_weight1_o4(1),
      S(0) => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mM_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => input_result(0),
      ADR4 => mM_weightIn1(2),
      ADR5 => '1',
      O => mM_weight1_o4(2)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => input_result(0),
      ADR4 => mM_weightIn1(1),
      ADR5 => '1',
      O => mM_weight1_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_157_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_157_B5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_154_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_154_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight1_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => input_result(0),
      ADR3 => mM_weightIn1(7),
      O => mM_weight1_o4(7)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y5"
    )
    port map (
      CI => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mM_weight1_o4(7),
      S(2) => mM_weight1_o4(6),
      S(1) => mM_weight1_o4(5),
      S(0) => mM_weight1_o4(4)
    );
  mM_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(6),
      ADR5 => '1',
      O => mM_weight1_o4(6)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => input_result(0),
      ADR3 => mM_weightIn1(5),
      ADR5 => '1',
      O => mM_weight1_o4(5)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => input_result(0),
      ADR1 => mM_weightIn1(4),
      ADR5 => '1',
      O => mM_weight1_o4(4)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mM_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => input_result(1),
      ADR2 => mM_weightIn0(3),
      ADR5 => '1',
      O => mM_weight0_o4(3)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp24_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0,
      CO(3) => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mM_weight0_o4(3),
      S(2) => mM_weight0_o4(2),
      S(1) => mM_weight0_o4(1),
      S(0) => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mM_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => input_result(1),
      ADR2 => mM_weightIn0(2),
      ADR5 => '1',
      O => mM_weight0_o4(2)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => input_result(1),
      ADR4 => mM_weightIn0(1),
      ADR5 => '1',
      O => mM_weight0_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_149_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_149_B5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR1 => mM_weightIn0(0),
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_146_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_146_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight0_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => input_result(1),
      ADR1 => mM_weightIn0(7),
      O => mM_weight0_o4(7)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y8"
    )
    port map (
      CI => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mM_weight0_o4(7),
      S(2) => mM_weight0_o4(6),
      S(1) => mM_weight0_o4(5),
      S(0) => mM_weight0_o4(4)
    );
  mM_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"8888888888888888"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => input_result(1),
      ADR0 => mM_weightIn0(6),
      ADR5 => '1',
      O => mM_weight0_o4(6)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => input_result(1),
      ADR3 => mM_weightIn0(5),
      ADR5 => '1',
      O => mM_weight0_o4(5)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => input_result(1),
      ADR1 => mM_weightIn0(4),
      ADR5 => '1',
      O => mM_weight0_o4(4)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mL_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => input_result(1),
      ADR0 => mL_weightIn0(3),
      ADR5 => '1',
      O => mL_weight0_o4(3)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp24_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y3"
    )
    port map (
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y3"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0,
      CO(3) => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mL_weight0_o4(3),
      S(2) => mL_weight0_o4(2),
      S(1) => mL_weight0_o4(1),
      S(0) => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => input_result(1),
      ADR0 => mL_weightIn0(2),
      ADR5 => '1',
      O => mL_weight0_o4(2)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(1),
      ADR5 => '1',
      O => mL_weight0_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_142_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_142_B5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR1 => mL_weightIn0(0),
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_144_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_144_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight0_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(1),
      ADR0 => mL_weightIn0(7),
      O => mL_weight0_o4(7)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y4"
    )
    port map (
      CI => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mL_weight0_o4(7),
      S(2) => mL_weight0_o4(6),
      S(1) => mL_weight0_o4(5),
      S(0) => mL_weight0_o4(4)
    );
  mL_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => input_result(1),
      ADR0 => mL_weightIn0(6),
      ADR5 => '1',
      O => mL_weight0_o4(6)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(5),
      ADR5 => '1',
      O => mL_weight0_o4(5)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR1 => mL_weightIn0(4),
      ADR5 => '1',
      O => mL_weight0_o4(4)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mL_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => input_result(0),
      ADR3 => mL_weightIn1(3),
      ADR5 => '1',
      O => mL_weight1_o4(3)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp24_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y2"
    )
    port map (
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y2"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp24_CYINITGND_0,
      CO(3) => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mL_weight1_o4(3),
      S(2) => mL_weight1_o4(2),
      S(1) => mL_weight1_o4(1),
      S(0) => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR1 => mL_weightIn1(2),
      ADR5 => '1',
      O => mL_weight1_o4(2)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(1),
      ADR5 => '1',
      O => mL_weight1_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_134_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_134_B5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => input_result(0),
      ADR4 => mL_weightIn1(0),
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_136_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_136_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight1_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => input_result(0),
      ADR1 => mL_weightIn1(7),
      O => mL_weight1_o4(7)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y3"
    )
    port map (
      CI => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mL_weight1_o4(7),
      S(2) => mL_weight1_o4(6),
      S(1) => mL_weight1_o4(5),
      S(0) => mL_weight1_o4(4)
    );
  mL_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => input_result(0),
      ADR4 => mL_weightIn1(6),
      ADR5 => '1',
      O => mL_weight1_o4(6)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => input_result(0),
      ADR1 => mL_weightIn1(5),
      ADR5 => '1',
      O => mL_weight1_o4(5)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR1 => mL_weightIn1(4),
      ADR5 => '1',
      O => mL_weight1_o4(4)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_17 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y4"
    )
    port map (
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y4"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_126_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_126_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_129_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_129_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_127_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_127_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y5"
    )
    port map (
      CI => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_18 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y4"
    )
    port map (
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y4"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_118_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_118_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_121_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_121_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_119_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_119_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y5"
    )
    port map (
      CI => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_19 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_110_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_110_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_113_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_113_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_111_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_111_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      CI => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_20 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y41"
    )
    port map (
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y41"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_102_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_102_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_105_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_105_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_103_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_103_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y42"
    )
    port map (
      CI => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_21 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y44"
    )
    port map (
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y44"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_94_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_94_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_97_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_97_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_95_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_95_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y45"
    )
    port map (
      CI => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_22 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y35"
    )
    port map (
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y35"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_86_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_86_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_89_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_89_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_87_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_87_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y36"
    )
    port map (
      CI => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(6),
      O => mR_weightUpdateMod1_multAll_multRes_6_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(5),
      O => mR_weightUpdateMod1_multAll_multRes_5_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_fullProd(0),
      O => mR_weightUpdateMod1_fullProd_0_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"9966CCCC6666CCCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y20"
    )
    port map (
      O => ProtoComp26_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y20"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp26_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15722,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_multRes(6),
      O(2) => mR_weightUpdateMod1_multAll_multRes(5),
      O(1) => mR_weightUpdateMod1_fullProd(0),
      O(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"A0FF5F005FFFA000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"DDD5222A777F8880"
    )
    port map (
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"8787FFFF78780000"
    )
    port map (
      ADR3 => '1',
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(10),
      O => mR_weightUpdateMod1_multAll_multRes_10_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(9),
      O => mR_weightUpdateMod1_multAll_multRes_9_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(8),
      O => mR_weightUpdateMod1_multAll_multRes_8_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(7),
      O => mR_weightUpdateMod1_multAll_multRes_7_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"CC3C3CCC3CCC3CCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y21"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15722,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15729,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_multRes(10),
      O(2) => mR_weightUpdateMod1_multAll_multRes(9),
      O(1) => mR_weightUpdateMod1_multAll_multRes(8),
      O(0) => mR_weightUpdateMod1_multAll_multRes(7),
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"A50F5AF0FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"CF3F30C03F3FC0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"9393FFFF6C6C0000"
    )
    port map (
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multAll_multRes_11_mR_weightUpdateMod1_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(11),
      O => mR_weightUpdateMod1_multAll_multRes_11_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y22"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15729,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_multRes(11),
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"8787FFFF78780000"
    )
    port map (
      ADR3 => '1',
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(6),
      O => mR_weightUpdateMod0_multAll_multRes_6_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(5),
      O => mR_weightUpdateMod0_multAll_multRes_5_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_fullProd(0),
      O => mR_weightUpdateMod0_fullProd_0_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y41",
      INIT => X"96966666CCCCCCCC"
    )
    port map (
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y41"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15737,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_multRes(6),
      O(2) => mR_weightUpdateMod0_multAll_multRes(5),
      O(1) => mR_weightUpdateMod0_fullProd(0),
      O(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y41",
      INIT => X"9F5F60A09F5F60A0"
    )
    port map (
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR0 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y41",
      INIT => X"9993666CFFFF0000"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y41",
      INIT => X"A5FF0FFF5A00F000"
    )
    port map (
      ADR1 => '1',
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(10),
      O => mR_weightUpdateMod0_multAll_multRes_10_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(9),
      O => mR_weightUpdateMod0_multAll_multRes_9_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(8),
      O => mR_weightUpdateMod0_multAll_multRes_8_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(7),
      O => mR_weightUpdateMod0_multAll_multRes_7_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y42",
      INIT => X"99CC66CC33CCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR4 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y42"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15737,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15744,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_multRes(10),
      O(2) => mR_weightUpdateMod0_multAll_multRes(9),
      O(1) => mR_weightUpdateMod0_multAll_multRes(8),
      O(0) => mR_weightUpdateMod0_multAll_multRes(7),
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y42",
      INIT => X"AF5F50A05F5FA0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y42",
      INIT => X"88777788FFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y42",
      INIT => X"AF5F5F5F50A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multAll_multRes_11_mR_weightUpdateMod0_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(11),
      O => mR_weightUpdateMod0_multAll_multRes_11_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y43"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15744,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_multRes(11),
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y43",
      INIT => X"995566AAFFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(6),
      O => mM_weightUpdateMod1_multAll_multRes_6_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(5),
      O => mM_weightUpdateMod1_multAll_multRes_5_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_fullProd(0),
      O => mM_weightUpdateMod1_fullProd_0_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"CC6666CC66CC66CC"
    )
    port map (
      ADR2 => '1',
      ADR4 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y18"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y18"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15752,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_multRes(6),
      O(2) => mM_weightUpdateMod1_multAll_multRes(5),
      O(1) => mM_weightUpdateMod1_fullProd(0),
      O(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"C0FF3F003FFFC000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"C837FF0037C8FF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"8877FF007788FF00"
    )
    port map (
      ADR2 => '1',
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(10),
      O => mM_weightUpdateMod1_multAll_multRes_10_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(9),
      O => mM_weightUpdateMod1_multAll_multRes_9_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(8),
      O => mM_weightUpdateMod1_multAll_multRes_8_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(7),
      O => mM_weightUpdateMod1_multAll_multRes_7_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"9966CCCC33CCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR5 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y19"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15752,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15759,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_multRes(10),
      O(2) => mM_weightUpdateMod1_multAll_multRes(9),
      O(1) => mM_weightUpdateMod1_multAll_multRes(8),
      O(0) => mM_weightUpdateMod1_multAll_multRes(7),
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"995566AAFFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"A5555AAAFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"AF0F5FFF50F0A000"
    )
    port map (
      ADR1 => '1',
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod1_multAll_multRes_11_mM_weightUpdateMod1_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(11),
      O => mM_weightUpdateMod1_multAll_multRes_11_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y20"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15759,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_multRes(11),
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"F3333FFF0CCCC000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(6),
      O => mL_weightUpdateMod1_multAll_multRes_6_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(5),
      O => mL_weightUpdateMod1_multAll_multRes_5_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_fullProd(0),
      O => mL_weightUpdateMod1_fullProd_0_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y52",
      INIT => X"99FF55FF6600AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y52"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y52"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15767,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_multRes(6),
      O(2) => mL_weightUpdateMod1_multAll_multRes(5),
      O(1) => mL_weightUpdateMod1_fullProd(0),
      O(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y52",
      INIT => X"95FF6A0095FF6A00"
    )
    port map (
      ADR5 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR0 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y52",
      INIT => X"FD5502AA57FFA800"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y52",
      INIT => X"C30FFFFF3CF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(10),
      O => mL_weightUpdateMod1_multAll_multRes_10_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(9),
      O => mL_weightUpdateMod1_multAll_multRes_9_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(8),
      O => mL_weightUpdateMod1_multAll_multRes_8_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(7),
      O => mL_weightUpdateMod1_multAll_multRes_7_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"BB7733FF4488CC00"
    )
    port map (
      ADR2 => '1',
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR1 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y53"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15767,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15774,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_multRes(10),
      O(2) => mL_weightUpdateMod1_multAll_multRes(9),
      O(1) => mL_weightUpdateMod1_multAll_multRes(8),
      O(0) => mL_weightUpdateMod1_multAll_multRes(7),
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"C3FF3C000FFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"A05F5FA0FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"9F3F60C09F3F60C0"
    )
    port map (
      ADR5 => '1',
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mL_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multAll_multRes_11_mL_weightUpdateMod1_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(11),
      O => mL_weightUpdateMod1_multAll_multRes_11_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y54"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15774,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_multRes(11),
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y54",
      INIT => X"87FF780087FF7800"
    )
    port map (
      ADR5 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(6),
      O => mL_weightUpdateMod0_multAll_multRes_6_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(5),
      O => mL_weightUpdateMod0_multAll_multRes_5_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_fullProd_0_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y58",
      INIT => X"9F9F3F3F6060C0C0"
    )
    port map (
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y58"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15782,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_multRes(6),
      O(2) => mL_weightUpdateMod0_multAll_multRes(5),
      O(1) => mL_weightUpdateMod0_fullProd(0),
      O(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y58",
      INIT => X"CF3F30C03F3FC0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR1 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y58",
      INIT => X"C33C936CFF00FF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y58",
      INIT => X"93936C6CFFFF0000"
    )
    port map (
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(10),
      O => mL_weightUpdateMod0_multAll_multRes_10_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(9),
      O => mL_weightUpdateMod0_multAll_multRes_9_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(8),
      O => mL_weightUpdateMod0_multAll_multRes_8_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(7),
      O => mL_weightUpdateMod0_multAll_multRes_7_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"A0FF5FFF5F00A000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR4 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR3 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y59"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15782,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15789,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_multRes(10),
      O(2) => mL_weightUpdateMod0_multAll_multRes(9),
      O(1) => mL_weightUpdateMod0_multAll_multRes(8),
      O(0) => mL_weightUpdateMod0_multAll_multRes(7),
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"C0FF3F003FFFC000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR5 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR3 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"996655AAFF00FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"87877878FFFF0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mL_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod0_multAll_multRes_11_mL_weightUpdateMod0_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_multRes(11),
      O => mL_weightUpdateMod0_multAll_multRes_11_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y60"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15789,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multAll_multRes(11),
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => X"95FF6A0095FF6A00"
    )
    port map (
      ADR5 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd163_2340,
      O => mR_ADDERTREE_INTERNAL_Madd163_0
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd162_pack_7,
      O => mR_ADDERTREE_INTERNAL_Madd162_15809
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd161_pack_6,
      O => mR_ADDERTREE_INTERNAL_Madd161_15804
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mR_ADDERTREE_INTERNAL_Madd20_lut_0_0
    );
  mR_ADDERTREE_INTERNAL_Madd_316_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y5"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_316,
      O => mR_ADDERTREE_INTERNAL_Madd_316_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR2 => mR_weightOut0(3),
      ADR0 => mR_weightOut1(3),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd162_15809,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_2339
    );
  mR_ADDERTREE_INTERNAL_Madd163 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"FAA0FAA0"
    )
    port map (
      ADR1 => '1',
      ADR2 => mR_weightOut0(3),
      ADR0 => mR_weightOut1(3),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd163_2340
    );
  ProtoComp29_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y5"
    )
    port map (
      O => ProtoComp29_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd_216_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y5"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_216,
      O => mR_ADDERTREE_INTERNAL_Madd_216_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y5"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp29_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => mR_ADDERTREE_INTERNAL_Madd_316,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_216,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_116,
      O(0) => mR_ADDERTREE_INTERNAL_Madd20_lut(0),
      S(3) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_2339,
      S(2) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_2355,
      S(1) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_2363,
      S(0) => mR_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"6969969669699696"
    )
    port map (
      ADR3 => '1',
      ADR0 => mR_weightOut0(2),
      ADR2 => mR_weightOut1(2),
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd161_15804,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_2355
    );
  mR_ADDERTREE_INTERNAL_Madd162 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"E8E8E8E8"
    )
    port map (
      ADR3 => '1',
      ADR0 => mR_weightOut0(2),
      ADR2 => mR_weightOut1(2),
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd162_pack_7
    );
  mR_ADDERTREE_INTERNAL_Madd_116_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y5"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_116,
      O => mR_ADDERTREE_INTERNAL_Madd_116_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => mR_weightOut0(1),
      ADR3 => mR_weightOut1(1),
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_115_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd16_15803,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_2363
    );
  mR_ADDERTREE_INTERNAL_Madd161 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => mR_weightOut0(1),
      ADR3 => mR_weightOut1(1),
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_115_0,
      ADR2 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd161_pack_6
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"0207A2A75257F2F7"
    )
    port map (
      ADR5 => N398,
      ADR3 => N397,
      ADR1 => N399,
      ADR4 => N400,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_716,
      O => mR_ADDERTREE_INTERNAL_Madd_716_0
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_616,
      O => mR_ADDERTREE_INTERNAL_Madd_616_0
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd165_pack_9,
      O => mR_ADDERTREE_INTERNAL_Madd165_15825
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd164_pack_8,
      O => mR_ADDERTREE_INTERNAL_Madd164_15820
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"5AA569966996A55A"
    )
    port map (
      ADR3 => mR_weightOut0(7),
      ADR2 => mR_weightOut1(7),
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_715_0,
      ADR1 => mR_weightOut0(6),
      ADR5 => mR_weightOut1(6),
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_615_0,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_2381
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y6"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_716,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_616,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_516,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_416,
      S(3) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_2381,
      S(2) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_2396,
      S(1) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_2403,
      S(0) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_2411
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"3CC33CC3C33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => mR_weightOut0(6),
      ADR1 => mR_weightOut1(6),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_615_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd165_15825,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_2396
    );
  mR_ADDERTREE_INTERNAL_Madd_516_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y6"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_516,
      O => mR_ADDERTREE_INTERNAL_Madd_516_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"6996699669966996"
    )
    port map (
      ADR4 => '1',
      ADR1 => mR_weightOut0(5),
      ADR2 => mR_weightOut1(5),
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_515_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd164_15820,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_2403
    );
  mR_ADDERTREE_INTERNAL_Madd165 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"E8E8E8E8"
    )
    port map (
      ADR3 => '1',
      ADR1 => mR_weightOut0(5),
      ADR2 => mR_weightOut1(5),
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd165_pack_9
    );
  mR_ADDERTREE_INTERNAL_Madd_416_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y6"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_416,
      O => mR_ADDERTREE_INTERNAL_Madd_416_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weightOut0(4),
      ADR1 => mR_weightOut1(4),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd163_0,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_2411
    );
  mR_ADDERTREE_INTERNAL_Madd164 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weightOut0(4),
      ADR1 => mR_weightOut1(4),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd164_pack_8
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd163_2423,
      O => mM_ADDERTREE_INTERNAL_Madd163_0
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd162_pack_7,
      O => mM_ADDERTREE_INTERNAL_Madd162_15851
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd161_pack_6,
      O => mM_ADDERTREE_INTERNAL_Madd161_15846
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mM_ADDERTREE_INTERNAL_Madd20_lut_0_0
    );
  mM_ADDERTREE_INTERNAL_Madd_316_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y12"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_316,
      O => mM_ADDERTREE_INTERNAL_Madd_316_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(3),
      ADR2 => mM_weightOut1(3),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd162_15851,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_2422
    );
  mM_ADDERTREE_INTERNAL_Madd163 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(3),
      ADR2 => mM_weightOut1(3),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd163_2423
    );
  ProtoComp29_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y12"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd_216_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y12"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_216,
      O => mM_ADDERTREE_INTERNAL_Madd_216_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y12"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => mM_ADDERTREE_INTERNAL_Madd_316,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_216,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_116,
      O(0) => mM_ADDERTREE_INTERNAL_Madd20_lut(0),
      S(3) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_2422,
      S(2) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_2438,
      S(1) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_2446,
      S(0) => mM_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightOut0(2),
      ADR1 => mM_weightOut1(2),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd161_15846,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_2438
    );
  mM_ADDERTREE_INTERNAL_Madd162 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightOut0(2),
      ADR1 => mM_weightOut1(2),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd162_pack_7
    );
  mM_ADDERTREE_INTERNAL_Madd_116_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y12"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_116,
      O => mM_ADDERTREE_INTERNAL_Madd_116_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(1),
      ADR2 => mM_weightOut1(1),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd16_15845,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_2446
    );
  mM_ADDERTREE_INTERNAL_Madd161 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(1),
      ADR2 => mM_weightOut1(1),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd161_pack_6
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"111103CFDDDD03CF"
    )
    port map (
      ADR3 => N388,
      ADR2 => N387,
      ADR0 => N389,
      ADR5 => N390,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_716,
      O => mM_ADDERTREE_INTERNAL_Madd_716_0
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_616,
      O => mM_ADDERTREE_INTERNAL_Madd_616_0
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd165_pack_9,
      O => mM_ADDERTREE_INTERNAL_Madd165_15867
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd164_pack_8,
      O => mM_ADDERTREE_INTERNAL_Madd164_15862
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"56A96A95A956956A"
    )
    port map (
      ADR5 => mM_weightOut0(7),
      ADR3 => mM_weightOut1(7),
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_715_0,
      ADR4 => mM_weightOut0(6),
      ADR2 => mM_weightOut1(6),
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_615_0,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_2464
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_716,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_616,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_516,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_416,
      S(3) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_2464,
      S(2) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_2479,
      S(1) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_2486,
      S(0) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_2494
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"6969696996969696"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => mM_weightOut0(6),
      ADR2 => mM_weightOut1(6),
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_615_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd165_15867,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_2479
    );
  mM_ADDERTREE_INTERNAL_Madd_516_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_516,
      O => mM_ADDERTREE_INTERNAL_Madd_516_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightOut0(5),
      ADR4 => mM_weightOut1(5),
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_515_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd164_15862,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_2486
    );
  mM_ADDERTREE_INTERNAL_Madd165 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightOut0(5),
      ADR4 => mM_weightOut1(5),
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_515_0,
      ADR3 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd165_pack_9
    );
  mM_ADDERTREE_INTERNAL_Madd_416_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_416,
      O => mM_ADDERTREE_INTERNAL_Madd_416_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR0 => mM_weightOut0(4),
      ADR3 => mM_weightOut1(4),
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd163_0,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_2494
    );
  mM_ADDERTREE_INTERNAL_Madd164 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR0 => mM_weightOut0(4),
      ADR3 => mM_weightOut1(4),
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd164_pack_8
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd163_2506,
      O => mL_ADDERTREE_INTERNAL_Madd163_0
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd162_pack_7,
      O => mL_ADDERTREE_INTERNAL_Madd162_15893
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd161_pack_6,
      O => mL_ADDERTREE_INTERNAL_Madd161_15888
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mL_ADDERTREE_INTERNAL_Madd20_lut_0_0
    );
  mL_ADDERTREE_INTERNAL_Madd_316_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_316,
      O => mL_ADDERTREE_INTERNAL_Madd_316_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"6969969669699696"
    )
    port map (
      ADR3 => '1',
      ADR4 => mL_weightOut0(3),
      ADR1 => mL_weightOut1(3),
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_315_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd162_15893,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2505
    );
  mL_ADDERTREE_INTERNAL_Madd163 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"EEEE8888"
    )
    port map (
      ADR3 => '1',
      ADR4 => mL_weightOut0(3),
      ADR1 => mL_weightOut1(3),
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_315_0,
      ADR2 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd163_2506
    );
  ProtoComp29_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd_216_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_216,
      O => mL_ADDERTREE_INTERNAL_Madd_216_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => mL_ADDERTREE_INTERNAL_Madd_316,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_216,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_116,
      O(0) => mL_ADDERTREE_INTERNAL_Madd20_lut(0),
      S(3) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2505,
      S(2) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2521,
      S(1) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2529,
      S(0) => mL_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightOut0(2),
      ADR3 => mL_weightOut1(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd161_15888,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2521
    );
  mL_ADDERTREE_INTERNAL_Madd162 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightOut0(2),
      ADR3 => mL_weightOut1(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd162_pack_7
    );
  mL_ADDERTREE_INTERNAL_Madd_116_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_116,
      O => mL_ADDERTREE_INTERNAL_Madd_116_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightOut0(1),
      ADR1 => mL_weightOut1(1),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd16_15887,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2529
    );
  mL_ADDERTREE_INTERNAL_Madd161 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightOut0(1),
      ADR1 => mL_weightOut1(1),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd161_pack_6
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"00AA272755FF2727"
    )
    port map (
      ADR5 => N383,
      ADR2 => N382,
      ADR1 => N384,
      ADR3 => N385,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_716,
      O => mL_ADDERTREE_INTERNAL_Madd_716_0
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_616,
      O => mL_ADDERTREE_INTERNAL_Madd_616_0
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd165_pack_9,
      O => mL_ADDERTREE_INTERNAL_Madd165_15909
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd164_pack_8,
      O => mL_ADDERTREE_INTERNAL_Madd164_15904
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"5A6969A5A596965A"
    )
    port map (
      ADR5 => mL_weightOut0(7),
      ADR2 => mL_weightOut1(7),
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_715_0,
      ADR4 => mL_weightOut0(6),
      ADR1 => mL_weightOut1(6),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_615_0,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2547
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y7"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_716,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_616,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_516,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_416,
      S(3) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2547,
      S(2) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2562,
      S(1) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2569,
      S(0) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2577
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"33CCCC33CC3333CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => mL_weightOut0(6),
      ADR1 => mL_weightOut1(6),
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_615_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd165_15909,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2562
    );
  mL_ADDERTREE_INTERNAL_Madd_516_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y7"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_516,
      O => mL_ADDERTREE_INTERNAL_Madd_516_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightOut0(5),
      ADR1 => mL_weightOut1(5),
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_515_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd164_15904,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2569
    );
  mL_ADDERTREE_INTERNAL_Madd165 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightOut0(5),
      ADR1 => mL_weightOut1(5),
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_515_0,
      ADR3 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd165_pack_9
    );
  mL_ADDERTREE_INTERNAL_Madd_416_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y7"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_416,
      O => mL_ADDERTREE_INTERNAL_Madd_416_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => mL_weightOut0(4),
      ADR1 => mL_weightOut1(4),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd163_0,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2577
    );
  mL_ADDERTREE_INTERNAL_Madd164 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => mL_weightOut0(4),
      ADR1 => mL_weightOut1(4),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd164_pack_8
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd23_2589,
      O => t_ADDERTREE_INTERNAL_Madd23_0
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd22_pack_6,
      O => t_ADDERTREE_INTERNAL_Madd22_15932
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd21_pack_5,
      O => t_ADDERTREE_INTERNAL_Madd21_15927
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd6_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd6_lut_0_0
    );
  t_ADDERTREE_INTERNAL_Madd_32_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_32,
      O => t_ADDERTREE_INTERNAL_Madd_32_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weightOut2(3),
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_3_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd22_15932,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_2588
    );
  t_ADDERTREE_INTERNAL_Madd23 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weightOut2(3),
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_3_0,
      ADR2 => '1',
      O => t_ADDERTREE_INTERNAL_Madd23_2589
    );
  ProtoComp31_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      O => ProtoComp31_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd_22_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_22,
      O => t_ADDERTREE_INTERNAL_Madd_22_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp31_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd2_cy_0_3,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_ADDERTREE_INTERNAL_Madd_32,
      O(2) => t_ADDERTREE_INTERNAL_Madd_22,
      O(1) => t_ADDERTREE_INTERNAL_Madd_12,
      O(0) => t_ADDERTREE_INTERNAL_Madd6_lut(0),
      S(3) => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_2588,
      S(2) => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_2604,
      S(1) => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_2612,
      S(0) => t_ADDERTREE_INTERNAL_Madd2_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(2),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_2_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd21_15927,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_2604
    );
  t_ADDERTREE_INTERNAL_Madd22 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(2),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_2_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd22_pack_6
    );
  t_ADDERTREE_INTERNAL_Madd_12_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_12,
      O => t_ADDERTREE_INTERNAL_Madd_12_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(1),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_1_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd2_15926,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_2612
    );
  t_ADDERTREE_INTERNAL_Madd21 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(1),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_1_0,
      ADR3 => '1',
      O => t_ADDERTREE_INTERNAL_Madd21_pack_5
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"087FF780087FF780"
    )
    port map (
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR0 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR1 => t_weightIn2(7),
      ADR2 => t_weightIn2(0),
      ADR4 => t_ADDERTREE_INTERNAL_Madd_0_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_970_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_970_A5LUT_O_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_72,
      O => t_ADDERTREE_INTERNAL_Madd_72_0
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_62,
      O => t_ADDERTREE_INTERNAL_Madd_62_0
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd25_pack_9,
      O => t_ADDERTREE_INTERNAL_Madd25_15948
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd24_pack_8,
      O => t_ADDERTREE_INTERNAL_Madd24_15943
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"5A6969A5A596965A"
    )
    port map (
      ADR2 => t_weightOut2(7),
      ADR0 => t_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_7_0,
      ADR1 => t_weightOut2(6),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_6_0,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_7_2630
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y11"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd2_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_72,
      O(2) => t_ADDERTREE_INTERNAL_Madd_62,
      O(1) => t_ADDERTREE_INTERNAL_Madd_52,
      O(0) => t_ADDERTREE_INTERNAL_Madd_42,
      S(3) => t_ADDERTREE_INTERNAL_Madd2_lut_0_7_2630,
      S(2) => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_2645,
      S(1) => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_2652,
      S(0) => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_2660
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"3C3CC3C3C3C33C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => t_weightOut2(6),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_6_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd25_15948,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_2645
    );
  t_ADDERTREE_INTERNAL_Madd_52_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X6Y11"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_52,
      O => t_ADDERTREE_INTERNAL_Madd_52_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weightOut2(5),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_5_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd24_15943,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_2652
    );
  t_ADDERTREE_INTERNAL_Madd25 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"EEEE8888"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weightOut2(5),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_5_0,
      ADR3 => '1',
      O => t_ADDERTREE_INTERNAL_Madd25_pack_9
    );
  t_ADDERTREE_INTERNAL_Madd_42_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X6Y11"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_42,
      O => t_ADDERTREE_INTERNAL_Madd_42_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weightOut2(4),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_4_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd23_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_2660
    );
  t_ADDERTREE_INTERNAL_Madd24 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weightOut2(4),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_4_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd24_pack_8
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2668
    );
  t_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X4Y13"
    )
    port map (
      O => ProtoComp32_CYINITGND_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp32_CYINITGND_0,
      CO(3) => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2668,
      S(2) => t_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2676,
      S(1) => t_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2679,
      S(0) => '0'
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2676
    );
  t_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2679
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_571_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_571_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_570_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_570_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_568_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_568_A5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2688
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y14"
    )
    port map (
      CI => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2688,
      S(2) => t_weight7_ADDERTREE_INTERNAL_Madd_61_rt_2695,
      S(1) => t_weight7_ADDERTREE_INTERNAL_Madd_51_rt_2698,
      S(0) => t_weight7_ADDERTREE_INTERNAL_Madd_41_rt_2701
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_61_rt_2695
    );
  t_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_51_rt_2698
    );
  t_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_41_rt_2701
    );
  t_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_31_rt_2707
    );
  t_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      CI => '0',
      CYINIT => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight6_ADDERTREE_INTERNAL_Madd_31_rt_2707,
      S(2) => t_weight6_ADDERTREE_INTERNAL_Madd_21_rt_2715,
      S(1) => t_weight6_ADDERTREE_INTERNAL_Madd_11_rt_2718,
      S(0) => '0'
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_21_rt_2715
    );
  t_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_11_rt_2718
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_563_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_563_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_562_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_562_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_560_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_560_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_71_rt_2727
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y17"
    )
    port map (
      CI => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight6_ADDERTREE_INTERNAL_Madd_71_rt_2727,
      S(2) => t_weight6_ADDERTREE_INTERNAL_Madd_61_rt_2734,
      S(1) => t_weight6_ADDERTREE_INTERNAL_Madd_51_rt_2737,
      S(0) => t_weight6_ADDERTREE_INTERNAL_Madd_41_rt_2740
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_61_rt_2734
    );
  t_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_51_rt_2737
    );
  t_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_41_rt_2740
    );
  t_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_31_rt_2746
    );
  t_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y11"
    )
    port map (
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y11"
    )
    port map (
      CI => '0',
      CYINIT => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight5_ADDERTREE_INTERNAL_Madd_31_rt_2746,
      S(2) => t_weight5_ADDERTREE_INTERNAL_Madd_21_rt_2754,
      S(1) => t_weight5_ADDERTREE_INTERNAL_Madd_11_rt_2757,
      S(0) => '0'
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_21_rt_2754
    );
  t_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_11_rt_2757
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_555_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_555_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_554_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_554_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_552_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_552_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_71_rt_2766
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y12"
    )
    port map (
      CI => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight5_ADDERTREE_INTERNAL_Madd_71_rt_2766,
      S(2) => t_weight5_ADDERTREE_INTERNAL_Madd_61_rt_2773,
      S(1) => t_weight5_ADDERTREE_INTERNAL_Madd_51_rt_2776,
      S(0) => t_weight5_ADDERTREE_INTERNAL_Madd_41_rt_2779
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_61_rt_2773
    );
  t_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_51_rt_2776
    );
  t_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_41_rt_2779
    );
  t_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_31_rt_2785
    );
  t_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      CI => '0',
      CYINIT => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight4_ADDERTREE_INTERNAL_Madd_31_rt_2785,
      S(2) => t_weight4_ADDERTREE_INTERNAL_Madd_21_rt_2793,
      S(1) => t_weight4_ADDERTREE_INTERNAL_Madd_11_rt_2796,
      S(0) => '0'
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_21_rt_2793
    );
  t_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_11_rt_2796
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_547_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_547_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_546_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_546_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_544_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_544_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_71_rt_2805
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y9"
    )
    port map (
      CI => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight4_ADDERTREE_INTERNAL_Madd_71_rt_2805,
      S(2) => t_weight4_ADDERTREE_INTERNAL_Madd_61_rt_2812,
      S(1) => t_weight4_ADDERTREE_INTERNAL_Madd_51_rt_2815,
      S(0) => t_weight4_ADDERTREE_INTERNAL_Madd_41_rt_2818
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_61_rt_2812
    );
  t_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_51_rt_2815
    );
  t_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_41_rt_2818
    );
  t_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_31_rt_2824
    );
  t_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y11"
    )
    port map (
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y11"
    )
    port map (
      CI => '0',
      CYINIT => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight3_ADDERTREE_INTERNAL_Madd_31_rt_2824,
      S(2) => t_weight3_ADDERTREE_INTERNAL_Madd_21_rt_2832,
      S(1) => t_weight3_ADDERTREE_INTERNAL_Madd_11_rt_2835,
      S(0) => '0'
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_21_rt_2832
    );
  t_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_11_rt_2835
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_539_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_539_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_538_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_538_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_536_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_536_A5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_71_rt_2844
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      CI => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight3_ADDERTREE_INTERNAL_Madd_71_rt_2844,
      S(2) => t_weight3_ADDERTREE_INTERNAL_Madd_61_rt_2851,
      S(1) => t_weight3_ADDERTREE_INTERNAL_Madd_51_rt_2854,
      S(0) => t_weight3_ADDERTREE_INTERNAL_Madd_41_rt_2857
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_61_rt_2851
    );
  t_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_51_rt_2854
    );
  t_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_41_rt_2857
    );
  t_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd33_2867,
      O => t_weight2_ADDERTREE_INTERNAL_Madd33_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd32_pack_6,
      O => t_weight2_ADDERTREE_INTERNAL_Madd32_16000
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd31_pack_5,
      O => t_weight2_ADDERTREE_INTERNAL_Madd31_15996
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_03_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"6969969669699696"
    )
    port map (
      ADR3 => '1',
      ADR0 => t_weight2_o1(3),
      ADR1 => t_weight2_o0(3),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd32_16000,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2866
    );
  t_weight2_ADDERTREE_INTERNAL_Madd33 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"EEEE8888"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight2_o1(3),
      ADR1 => t_weight2_o0(3),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR3 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd33_2867
    );
  ProtoComp34_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      O => ProtoComp34_CYINITGND_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_23_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp34_CYINITGND_0,
      CO(3) => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2866,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2882,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2890,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight2_o1(2),
      ADR1 => t_weight2_o0(2),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd31_15996,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2882
    );
  t_weight2_ADDERTREE_INTERNAL_Madd32 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"EEEE8888"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight2_o1(2),
      ADR1 => t_weight2_o0(2),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR3 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd32_pack_6
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_13_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight2_o1(1),
      ADR2 => t_weight2_o0(1),
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd3_15995,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2890
    );
  t_weight2_ADDERTREE_INTERNAL_Madd31 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight2_o1(1),
      ADR2 => t_weight2_o0(1),
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR3 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd31_pack_5
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"8777788887777888"
    )
    port map (
      ADR0 => mROut(0),
      ADR1 => t_weightIn2(4),
      ADR3 => mROut(1),
      ADR2 => t_weightIn2(3),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_01_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_529_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_529_A5LUT_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd34_pack_4,
      O => t_weight2_ADDERTREE_INTERNAL_Madd34_16008
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_71_rt_2908
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y5"
    )
    port map (
      CI => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q,
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd_71_rt_2908,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd_61_rt_2917,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2921,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2926
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd_61_rt_2917
    );
  t_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd34_16008,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2921
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y5"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => t_weight2_o1(4),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd33_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2926
    );
  t_weight2_ADDERTREE_INTERNAL_Madd34 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => t_weight2_o1(4),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd34_pack_4
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd33_2937,
      O => t_weight1_ADDERTREE_INTERNAL_Madd33_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd32_pack_6,
      O => t_weight1_ADDERTREE_INTERNAL_Madd32_16023
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd31_pack_5,
      O => t_weight1_ADDERTREE_INTERNAL_Madd31_16019
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weight1_o1(3),
      ADR0 => t_weight1_o0(3),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd32_16023,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2936
    );
  t_weight1_ADDERTREE_INTERNAL_Madd33 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"FFAAAA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weight1_o1(3),
      ADR0 => t_weight1_o0(3),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR2 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd33_2937
    );
  ProtoComp34_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      O => t_weight1_ADDERTREE_INTERNAL_Madd_33_ProtoComp34_CYINITGND_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_23_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      CI => '0',
      CYINIT => t_weight1_ADDERTREE_INTERNAL_Madd_33_ProtoComp34_CYINITGND_0,
      CO(3) => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2936,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2952,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2960,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(2),
      ADR2 => t_weight1_o0(2),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd31_16019,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2952
    );
  t_weight1_ADDERTREE_INTERNAL_Madd32 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(2),
      ADR2 => t_weight1_o0(2),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR3 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd32_pack_6
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_13_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(1),
      ADR2 => t_weight1_o0(1),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd3_16018,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2960
    );
  t_weight1_ADDERTREE_INTERNAL_Madd31 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(1),
      ADR2 => t_weight1_o0(1),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR3 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd31_pack_5
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"8778778887787788"
    )
    port map (
      ADR0 => mMOut(0),
      ADR1 => t_weightIn1(4),
      ADR4 => mMOut(1),
      ADR2 => t_weightIn1(3),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_01_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_523_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_523_A5LUT_O_UNCONNECTED
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd34_pack_4,
      O => t_weight1_ADDERTREE_INTERNAL_Madd34_16031
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_71_rt_2978
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y19"
    )
    port map (
      CI => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q,
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd_71_rt_2978,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd_61_rt_2987,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2991,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2996
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd_61_rt_2987
    );
  t_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd34_16031,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2991
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y19"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"C3C33C3CC3C33C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => t_weight1_o1(4),
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd33_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2996
    );
  t_weight1_ADDERTREE_INTERNAL_Madd34 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => t_weight1_o1(4),
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd34_pack_4
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd33_3007,
      O => t_weight0_ADDERTREE_INTERNAL_Madd33_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd32_pack_6,
      O => t_weight0_ADDERTREE_INTERNAL_Madd32_16046
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd31_pack_5,
      O => t_weight0_ADDERTREE_INTERNAL_Madd31_16042
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X16Y15"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"6996699669966996"
    )
    port map (
      ADR4 => '1',
      ADR0 => t_weight0_o1(3),
      ADR3 => t_weight0_o0(3),
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd32_16046,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3006
    );
  t_weight0_ADDERTREE_INTERNAL_Madd33 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight0_o1(3),
      ADR3 => t_weight0_o0(3),
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd33_3007
    );
  ProtoComp34_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y15"
    )
    port map (
      O => t_weight0_ADDERTREE_INTERNAL_Madd_33_ProtoComp34_CYINITGND_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_23_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X16Y15"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_weight0_ADDERTREE_INTERNAL_Madd_33_ProtoComp34_CYINITGND_0,
      CO(3) => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q,
      DI(0) => '0',
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3006,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3022,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3030,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight0_o1(2),
      ADR2 => t_weight0_o0(2),
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd31_16042,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3022
    );
  t_weight0_ADDERTREE_INTERNAL_Madd32 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weight0_o1(2),
      ADR2 => t_weight0_o0(2),
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd32_pack_6
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_13_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X16Y15"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(1),
      ADR4 => t_weight0_o0(1),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd3_16041,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3030
    );
  t_weight0_ADDERTREE_INTERNAL_Madd31 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"FFCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(1),
      ADR4 => t_weight0_o0(1),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR2 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd31_pack_5
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"956A6A6A956A6A6A"
    )
    port map (
      ADR4 => mLOut(0),
      ADR3 => t_weightIn0(4),
      ADR1 => mLOut(1),
      ADR2 => t_weightIn0(3),
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_01_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_517_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_517_A5LUT_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd34_pack_4,
      O => t_weight0_ADDERTREE_INTERNAL_Madd34_16054
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3048
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y16"
    )
    port map (
      CI => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q,
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3048,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3057,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3061,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3066
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3057
    );
  t_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd34_16054,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3061
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X16Y16"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"CC3333CCCC3333CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => t_weight0_o1(4),
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd33_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3066
    );
  t_weight0_ADDERTREE_INTERNAL_Madd34 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => t_weight0_o1(4),
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd34_pack_4
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3073
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y9"
    )
    port map (
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y9"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3073,
      S(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3081,
      S(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3084,
      S(0) => '0'
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3081
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3084
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_432_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_432_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_431_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_431_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_429_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_429_A5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3093
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y10"
    )
    port map (
      CI => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3093,
      S(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3100,
      S(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3103,
      S(0) => mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3106
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3100
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3103
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mR_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3106
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3112
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y18"
    )
    port map (
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y18"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3112,
      S(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3120,
      S(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3123,
      S(0) => '0'
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3120
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3123
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_424_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_424_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_423_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_423_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_421_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_421_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3132
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y19"
    )
    port map (
      CI => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3132,
      S(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3139,
      S(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3142,
      S(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3145
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3139
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3142
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3145
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3151
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y17"
    )
    port map (
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y17"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3151,
      S(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3159,
      S(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3162,
      S(0) => '0'
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3159
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3162
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_416_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_416_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_415_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_415_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_413_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_413_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3171
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y18"
    )
    port map (
      CI => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3171,
      S(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3178,
      S(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3181,
      S(0) => mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3184
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3178
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3181
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3184
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3190
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y17"
    )
    port map (
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y17"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3190,
      S(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3198,
      S(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3201,
      S(0) => '0'
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3198
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3201
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_408_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_408_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_407_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_407_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_405_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_405_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3210
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y18"
    )
    port map (
      CI => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3210,
      S(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3217,
      S(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3220,
      S(0) => mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3223
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3217
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3220
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3223
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3229
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y11"
    )
    port map (
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y11"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3229,
      S(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3237,
      S(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3240,
      S(0) => '0'
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3237
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3240
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_400_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_400_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_399_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_399_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_397_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_397_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3249
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y12"
    )
    port map (
      CI => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3249,
      S(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3256,
      S(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3259,
      S(0) => mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3262
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3256
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3259
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mR_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3262
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3268
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3268,
      S(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3276,
      S(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3279,
      S(0) => '0'
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3276
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3279
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_392_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_392_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_391_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_391_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_389_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_389_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3288
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      CI => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3288,
      S(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3295,
      S(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3298,
      S(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3301
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3295
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3298
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3301
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3307
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp36_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y3"
    )
    port map (
      O => ProtoComp36_CYINITGND_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y3"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp36_CYINITGND_0,
      CO(3) => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3307,
      S(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3316,
      S(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3319,
      S(0) => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3322
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3316
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3319
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_384_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_384_B5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3322
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_381_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_381_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3329
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y4"
    )
    port map (
      CI => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3329,
      S(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3336,
      S(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3339,
      S(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3342
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3336
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3339
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3342
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3348
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp36_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y6"
    )
    port map (
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y6"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0,
      CO(3) => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3348,
      S(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3357,
      S(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3360,
      S(0) => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3363
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3357
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3360
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_376_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_376_B5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3363
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_373_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_373_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3370
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y7"
    )
    port map (
      CI => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3370,
      S(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3377,
      S(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3380,
      S(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3383
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3377
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3380
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3383
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3389
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_11 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y47"
    )
    port map (
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y47"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3389,
      S(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3397,
      S(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3400,
      S(0) => '0'
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3397
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3400
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_209_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_209_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_208_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_208_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_206_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_206_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3409
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y48"
    )
    port map (
      CI => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3409,
      S(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3416,
      S(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3419,
      S(0) => mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3422
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3416
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3419
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3422
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3428
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_12 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y39"
    )
    port map (
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y39"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3428,
      S(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3436,
      S(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3439,
      S(0) => '0'
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3436
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3439
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_201_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_201_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_200_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_200_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_198_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_198_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3448
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y40"
    )
    port map (
      CI => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3448,
      S(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3455,
      S(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3458,
      S(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3461
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3455
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3458
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3461
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3467
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_13 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y34"
    )
    port map (
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y34"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3467,
      S(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3475,
      S(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3478,
      S(0) => '0'
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3475
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3478
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_193_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_193_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_192_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_192_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_190_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_190_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3487
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y35"
    )
    port map (
      CI => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3487,
      S(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3494,
      S(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3497,
      S(0) => mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3500
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3494
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3497
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3500
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3506
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_14 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y28"
    )
    port map (
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y28"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3506,
      S(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3514,
      S(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3517,
      S(0) => '0'
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3514
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3517
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_185_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_185_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_184_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_184_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_182_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_182_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3526
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y29"
    )
    port map (
      CI => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3526,
      S(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3533,
      S(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3536,
      S(0) => mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3539
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3533
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3536
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3539
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3545
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_15 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y6"
    )
    port map (
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y6"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3545,
      S(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3553,
      S(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3556,
      S(0) => '0'
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3553
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3556
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_177_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_177_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_176_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_176_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_174_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_174_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3565
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y7"
    )
    port map (
      CI => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3565,
      S(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3572,
      S(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3575,
      S(0) => mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3578
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3572
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3575
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3578
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3584
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_16 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y9"
    )
    port map (
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y9"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3584,
      S(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3592,
      S(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3595,
      S(0) => '0'
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3592
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3595
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_169_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_169_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_168_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_168_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_166_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_166_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3604
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y10"
    )
    port map (
      CI => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3604,
      S(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3611,
      S(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3614,
      S(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3617
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3611
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3614
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3617
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3623
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp36_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y6"
    )
    port map (
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y6"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0,
      CO(3) => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3623,
      S(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3632,
      S(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3635,
      S(0) => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3638
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3632
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3635
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_161_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_161_B5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3638
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_158_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_158_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3645
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y7"
    )
    port map (
      CI => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3645,
      S(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3652,
      S(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3655,
      S(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3658
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3652
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3655
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3658
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3664
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp36_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y9"
    )
    port map (
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y9"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0,
      CO(3) => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3664,
      S(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3673,
      S(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3676,
      S(0) => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3679
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3673
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3676
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_153_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_153_B5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3679
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_150_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_150_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3686
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y10"
    )
    port map (
      CI => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3686,
      S(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3693,
      S(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3696,
      S(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3699
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3693
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3696
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3699
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3705
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp36_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y1"
    )
    port map (
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y1"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0,
      CO(3) => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3705,
      S(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3714,
      S(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3717,
      S(0) => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3720
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3714
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3717
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_138_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_138_B5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3720
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_140_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_140_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3727
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y2"
    )
    port map (
      CI => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3727,
      S(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3734,
      S(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3737,
      S(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3740
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3734
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3737
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3740
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3746
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp36_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y4"
    )
    port map (
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y4"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp36_CYINITGND_0,
      CO(3) => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3746,
      S(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3755,
      S(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3758,
      S(0) => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3761
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3755
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3758
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_130_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_130_B5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3761
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_132_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_132_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3768
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y5"
    )
    port map (
      CI => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3768,
      S(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3775,
      S(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3778,
      S(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3781
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3775
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3778
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3781
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3787
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_17 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y6"
    )
    port map (
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y6"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3787,
      S(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3795,
      S(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3798,
      S(0) => '0'
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3795
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3798
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_122_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_122_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_125_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_125_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_123_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_123_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3807
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y7"
    )
    port map (
      CI => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3807,
      S(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3814,
      S(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3817,
      S(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3820
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3814
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3817
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3820
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3826
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_18 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y5"
    )
    port map (
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y5"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3826,
      S(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3834,
      S(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3837,
      S(0) => '0'
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3834
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3837
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_114_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_114_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_117_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_117_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_115_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_115_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3846
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y6"
    )
    port map (
      CI => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3846,
      S(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3853,
      S(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3856,
      S(0) => mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3859
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3853
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3856
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mL_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3859
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3865
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_19 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y43"
    )
    port map (
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y43"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3865,
      S(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3873,
      S(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3876,
      S(0) => '0'
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3873
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3876
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_106_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_106_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_109_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_109_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_107_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_107_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3885
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y44"
    )
    port map (
      CI => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3885,
      S(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3892,
      S(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3895,
      S(0) => mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3898
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3892
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3895
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3898
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3904
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_20 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y37"
    )
    port map (
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y37"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3904,
      S(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3912,
      S(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3915,
      S(0) => '0'
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3912
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3915
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_98_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_98_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_101_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_101_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_99_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_99_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3924
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y38"
    )
    port map (
      CI => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3924,
      S(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3931,
      S(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3934,
      S(0) => mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3937
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3931
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3934
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3937
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mL_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3943
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_21 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y41"
    )
    port map (
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y41"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3943,
      S(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3951,
      S(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3954,
      S(0) => '0'
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3951
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3954
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_90_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_90_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_93_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_93_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_91_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_91_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3963
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y42"
    )
    port map (
      CI => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3963,
      S(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3970,
      S(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3973,
      S(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3976
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3970
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3973
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3976
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3982
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_22 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y38"
    )
    port map (
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y38"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3982,
      S(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3990,
      S(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3993,
      S(0) => '0'
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3990
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3993
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_82_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_82_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_85_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_85_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_83_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_83_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt_4002
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y39"
    )
    port map (
      CI => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt_4002,
      S(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt_4009,
      S(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt_4012,
      S(0) => mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt_4015
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt_4009
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt_4012
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mL_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt_4015
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_ADDERTREE_INTERNAL_Madd_319_mR_ADDERTREE_INTERNAL_Madd_319_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd193_4025,
      O => mR_ADDERTREE_INTERNAL_Madd193_0
    );
  mR_ADDERTREE_INTERNAL_Madd_319_mR_ADDERTREE_INTERNAL_Madd_319_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd192_pack_6,
      O => mR_ADDERTREE_INTERNAL_Madd192_16255
    );
  mR_ADDERTREE_INTERNAL_Madd_319_mR_ADDERTREE_INTERNAL_Madd_319_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd191_pack_5,
      O => mR_ADDERTREE_INTERNAL_Madd191_16252
    );
  mR_ADDERTREE_INTERNAL_Madd_319_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_319,
      O => mR_ADDERTREE_INTERNAL_Madd_319_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd192_16255,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4024
    );
  mR_ADDERTREE_INTERNAL_Madd193 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"FAA0FAA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd193_4025
    );
  ProtoComp37_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      O => ProtoComp37_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd_219_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_219,
      O => mR_ADDERTREE_INTERNAL_Madd_219_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp37_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_ADDERTREE_INTERNAL_Madd_319,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_219,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_119,
      O(0) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4024,
      S(2) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4039,
      S(1) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4047,
      S(0) => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd191_16252,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4039
    );
  mR_ADDERTREE_INTERNAL_Madd192 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd192_pack_6
    );
  mR_ADDERTREE_INTERNAL_Madd_119_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_119,
      O => mR_ADDERTREE_INTERNAL_Madd_119_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"9696969696969696"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR0 => mR_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_118_0,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4047
    );
  mR_ADDERTREE_INTERNAL_Madd191 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"E8E8E8E8"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR0 => mR_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_118_0,
      O => mR_ADDERTREE_INTERNAL_Madd191_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_510_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_510_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_508_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_508_A5LUT_O_UNCONNECTED
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_719,
      O => mR_ADDERTREE_INTERNAL_Madd_719_0
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_619,
      O => mR_ADDERTREE_INTERNAL_Madd_619_0
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd195_pack_9,
      O => mR_ADDERTREE_INTERNAL_Madd195_16265
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd194_pack_8,
      O => mR_ADDERTREE_INTERNAL_Madd194_16262
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"3C69C39669C3963C"
    )
    port map (
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_718_0,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR0 => mR_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_618_0,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4059
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y16"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_719,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_619,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_519,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_419,
      S(3) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4059,
      S(2) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4074,
      S(1) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4081,
      S(0) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4089
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_618_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd195_16265,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4074
    );
  mR_ADDERTREE_INTERNAL_Madd_519_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y16"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_519,
      O => mR_ADDERTREE_INTERNAL_Madd_519_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"6996699669966996"
    )
    port map (
      ADR4 => '1',
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_518_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd194_16262,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4081
    );
  mR_ADDERTREE_INTERNAL_Madd195 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd195_pack_9
    );
  mR_ADDERTREE_INTERNAL_Madd_419_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y16"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_419,
      O => mR_ADDERTREE_INTERNAL_Madd_419_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => mR_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd193_0,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4089
    );
  mR_ADDERTREE_INTERNAL_Madd194 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => mR_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd194_pack_8
    );
  mM_ADDERTREE_INTERNAL_Madd_319_mM_ADDERTREE_INTERNAL_Madd_319_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd193_4101,
      O => mM_ADDERTREE_INTERNAL_Madd193_0
    );
  mM_ADDERTREE_INTERNAL_Madd_319_mM_ADDERTREE_INTERNAL_Madd_319_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd192_pack_6,
      O => mM_ADDERTREE_INTERNAL_Madd192_16275
    );
  mM_ADDERTREE_INTERNAL_Madd_319_mM_ADDERTREE_INTERNAL_Madd_319_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd191_pack_5,
      O => mM_ADDERTREE_INTERNAL_Madd191_16272
    );
  mM_ADDERTREE_INTERNAL_Madd_319_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y28"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_319,
      O => mM_ADDERTREE_INTERNAL_Madd_319_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_318_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd192_16275,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_4100
    );
  mM_ADDERTREE_INTERNAL_Madd193 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"FCFCC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_318_0,
      ADR3 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd193_4101
    );
  ProtoComp37_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y28"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd_219_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y28"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_219,
      O => mM_ADDERTREE_INTERNAL_Madd_219_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y28"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_ADDERTREE_INTERNAL_Madd_319,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_219,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_119,
      O(0) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_4100,
      S(2) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_4115,
      S(1) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_4123,
      S(0) => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd191_16272,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_4115
    );
  mM_ADDERTREE_INTERNAL_Madd192 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd192_pack_6
    );
  mM_ADDERTREE_INTERNAL_Madd_119_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y28"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_119,
      O => mM_ADDERTREE_INTERNAL_Madd_119_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"C33CC33CC33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_118_0,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_4123
    );
  mM_ADDERTREE_INTERNAL_Madd191 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_118_0,
      O => mM_ADDERTREE_INTERNAL_Madd191_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_365_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_365_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_363_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_363_A5LUT_O_UNCONNECTED
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_719,
      O => mM_ADDERTREE_INTERNAL_Madd_719_0
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_619,
      O => mM_ADDERTREE_INTERNAL_Madd_619_0
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd195_pack_9,
      O => mM_ADDERTREE_INTERNAL_Madd195_16285
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd194_pack_8,
      O => mM_ADDERTREE_INTERNAL_Madd194_16282
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"56A96A95A956956A"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mM_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_718_0,
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_618_0,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_4135
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y29"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_719,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_619,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_519,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_419,
      S(3) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_4135,
      S(2) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_4150,
      S(1) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_4157,
      S(0) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_4165
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"33CCCC33CC3333CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_618_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd195_16285,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_4150
    );
  mM_ADDERTREE_INTERNAL_Madd_519_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y29"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_519,
      O => mM_ADDERTREE_INTERNAL_Madd_519_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd194_16282,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_4157
    );
  mM_ADDERTREE_INTERNAL_Madd195 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd195_pack_9
    );
  mM_ADDERTREE_INTERNAL_Madd_419_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X14Y29"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_419,
      O => mM_ADDERTREE_INTERNAL_Madd_419_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_418_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd193_0,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_4165
    );
  mM_ADDERTREE_INTERNAL_Madd194 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"FFAAAA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_418_0,
      ADR2 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd194_pack_8
    );
  mL_ADDERTREE_INTERNAL_Madd_319_mL_ADDERTREE_INTERNAL_Madd_319_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd193_4177,
      O => mL_ADDERTREE_INTERNAL_Madd193_0
    );
  mL_ADDERTREE_INTERNAL_Madd_319_mL_ADDERTREE_INTERNAL_Madd_319_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd192_pack_6,
      O => mL_ADDERTREE_INTERNAL_Madd192_16295
    );
  mL_ADDERTREE_INTERNAL_Madd_319_mL_ADDERTREE_INTERNAL_Madd_319_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd191_pack_5,
      O => mL_ADDERTREE_INTERNAL_Madd191_16292
    );
  mL_ADDERTREE_INTERNAL_Madd_319_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y39"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_319,
      O => mL_ADDERTREE_INTERNAL_Madd_319_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_318_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd192_16295,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_4176
    );
  mL_ADDERTREE_INTERNAL_Madd193 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"FFAAAA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_318_0,
      ADR2 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd193_4177
    );
  ProtoComp37_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y39"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd_219_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y39"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_219,
      O => mL_ADDERTREE_INTERNAL_Madd_219_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y39"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_ADDERTREE_INTERNAL_Madd_319,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_219,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_119,
      O(0) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_4176,
      S(2) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_4191,
      S(1) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_4199,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_218_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd191_16292,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_4191
    );
  mL_ADDERTREE_INTERNAL_Madd192 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"FAFAA0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_218_0,
      ADR3 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd192_pack_6
    );
  mL_ADDERTREE_INTERNAL_Madd_119_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y39"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_119,
      O => mL_ADDERTREE_INTERNAL_Madd_119_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"A5A55A5AA5A55A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_118_0,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_4199
    );
  mL_ADDERTREE_INTERNAL_Madd191 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"FAFAA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_118_0,
      O => mL_ADDERTREE_INTERNAL_Madd191_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_78_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_78_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_76_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_76_A5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_719,
      O => mL_ADDERTREE_INTERNAL_Madd_719_0
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_619,
      O => mL_ADDERTREE_INTERNAL_Madd_619_0
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd195_pack_9,
      O => mL_ADDERTREE_INTERNAL_Madd195_16305
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd194_pack_8,
      O => mL_ADDERTREE_INTERNAL_Madd194_16302
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"366CC993C993366C"
    )
    port map (
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_718_0,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_618_0,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_4211
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y40"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_719,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_619,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_519,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_419,
      S(3) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_4211,
      S(2) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_4226,
      S(1) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_4233,
      S(0) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_4241
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"5A5AA5A5A5A55A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_618_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd195_16305,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_4226
    );
  mL_ADDERTREE_INTERNAL_Madd_519_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y40"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_519,
      O => mL_ADDERTREE_INTERNAL_Madd_519_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_518_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd194_16302,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_4233
    );
  mL_ADDERTREE_INTERNAL_Madd195 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"FAFAA0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_518_0,
      ADR3 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd195_pack_9
    );
  mL_ADDERTREE_INTERNAL_Madd_419_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y40"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_419,
      O => mL_ADDERTREE_INTERNAL_Madd_419_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => mL_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd193_0,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_4241
    );
  mL_ADDERTREE_INTERNAL_Madd194 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => mL_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd194_pack_8
    );
  t_ADDERTREE_INTERNAL_Madd_35_t_ADDERTREE_INTERNAL_Madd_35_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd53_4253,
      O => t_ADDERTREE_INTERNAL_Madd53_0
    );
  t_ADDERTREE_INTERNAL_Madd_35_t_ADDERTREE_INTERNAL_Madd_35_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd52_pack_6,
      O => t_ADDERTREE_INTERNAL_Madd52_16315
    );
  t_ADDERTREE_INTERNAL_Madd_35_t_ADDERTREE_INTERNAL_Madd_35_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd51_pack_5,
      O => t_ADDERTREE_INTERNAL_Madd51_16312
    );
  t_ADDERTREE_INTERNAL_Madd_35_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_35,
      O => t_ADDERTREE_INTERNAL_Madd_35_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd52_16315,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_4252
    );
  t_ADDERTREE_INTERNAL_Madd53 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FAA0FAA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd53_4253
    );
  ProtoComp37_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      O => t_ADDERTREE_INTERNAL_Madd_35_ProtoComp37_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd_25_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_25,
      O => t_ADDERTREE_INTERNAL_Madd_25_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      CI => '0',
      CYINIT => t_ADDERTREE_INTERNAL_Madd_35_ProtoComp37_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd5_cy_0_3,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_3_Q,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_2_Q,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_ADDERTREE_INTERNAL_Madd_35,
      O(2) => t_ADDERTREE_INTERNAL_Madd_25,
      O(1) => t_ADDERTREE_INTERNAL_Madd_15,
      O(0) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_4252,
      S(2) => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_4267,
      S(1) => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_4275,
      S(0) => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd51_16312,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_4267
    );
  t_ADDERTREE_INTERNAL_Madd52 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd52_pack_6
    );
  t_ADDERTREE_INTERNAL_Madd_15_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_15,
      O => t_ADDERTREE_INTERNAL_Madd_15_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"C33CC33CC33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_4275
    );
  t_ADDERTREE_INTERNAL_Madd51 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_ADDERTREE_INTERNAL_Madd51_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_968_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_968_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_966_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_966_A5LUT_O_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_75,
      O => t_ADDERTREE_INTERNAL_Madd_75_0
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_65,
      O => t_ADDERTREE_INTERNAL_Madd_65_0
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd55_pack_9,
      O => t_ADDERTREE_INTERNAL_Madd55_16325
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd54_pack_8,
      O => t_ADDERTREE_INTERNAL_Madd54_16322
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"5A69A59669A5965A"
    )
    port map (
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR0 => t_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_63_0,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_7_4287
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd5_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_75,
      O(2) => t_ADDERTREE_INTERNAL_Madd_65,
      O(1) => t_ADDERTREE_INTERNAL_Madd_55,
      O(0) => t_ADDERTREE_INTERNAL_Madd_45,
      S(3) => t_ADDERTREE_INTERNAL_Madd5_lut_0_7_4287,
      S(2) => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_4302,
      S(1) => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_4309,
      S(0) => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_4317
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd55_16325,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_4302
    );
  t_ADDERTREE_INTERNAL_Madd_55_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_55,
      O => t_ADDERTREE_INTERNAL_Madd_55_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"6996699669966996"
    )
    port map (
      ADR4 => '1',
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd54_16322,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_4309
    );
  t_ADDERTREE_INTERNAL_Madd55 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd55_pack_9
    );
  t_ADDERTREE_INTERNAL_Madd_45_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_45,
      O => t_ADDERTREE_INTERNAL_Madd_45_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"6699996666999966"
    )
    port map (
      ADR2 => '1',
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => t_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd53_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_4317
    );
  t_ADDERTREE_INTERNAL_Madd54 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => t_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd54_pack_8
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_154_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_154_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X18Y32"
    )
    port map (
      O => ProtoComp38_CYINITVCC_1_4326
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y32"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp38_CYINITVCC_1_4326,
      CO(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_156_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_156_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_158_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_158_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y33"
    )
    port map (
      CI => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_151_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y33",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_151_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_152_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y33",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_152_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_143_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_143_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X22Y50"
    )
    port map (
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y50"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_145_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_145_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_147_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_147_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y51"
    )
    port map (
      CI => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_140_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y51",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_140_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_141_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y51",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_141_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_93_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_93_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_95_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_95_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_97_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_97_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y14"
    )
    port map (
      CI => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_90_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_90_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_91_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_91_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_82_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_82_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X8Y15"
    )
    port map (
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y15"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_84_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_84_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_86_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_86_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y16"
    )
    port map (
      CI => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_79_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_79_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_80_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_80_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_31_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_31_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X20Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_33_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_33_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_35_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_35_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y59"
    )
    port map (
      CI => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_28_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_28_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_29_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_29_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_20_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y60",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_20_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_5 : X_ONE
    generic map(
      LOC => "SLICE_X18Y60"
    )
    port map (
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y60"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_22_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y60",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_22_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_24_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y60",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_24_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y60",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y61"
    )
    port map (
      CI => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_17_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y61",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_17_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_18_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y61",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_18_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(9),
      O => mR_weightUpdateMod1_multL_multRes_9_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(8),
      O => mR_weightUpdateMod1_multL_multRes_8_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(7),
      O => mR_weightUpdateMod1_multL_multRes_7_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(6),
      O => mR_weightUpdateMod1_multL_multRes_6_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4428
    );
  ProtoComp40_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      O => ProtoComp40_CYINITGND_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y25"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp40_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multL_multRes(9),
      O(2) => mR_weightUpdateMod1_multL_multRes(8),
      O(1) => mR_weightUpdateMod1_multL_multRes(7),
      O(0) => mR_weightUpdateMod1_multL_multRes(6),
      S(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4428,
      S(2) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4437,
      S(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4440,
      S(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4443
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4437
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4440
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4443
    );
  mR_weightUpdateMod1_multL_multRes_11_mR_weightUpdateMod1_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(11),
      O => mR_weightUpdateMod1_multL_multRes_11_0
    );
  mR_weightUpdateMod1_multL_multRes_11_mR_weightUpdateMod1_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(10),
      O => mR_weightUpdateMod1_multL_multRes_10_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y26"
    )
    port map (
      CI => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multL_multRes(11),
      O(0) => mR_weightUpdateMod1_multL_multRes(10),
      S(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4448,
      S(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4451
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4448
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4451
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(9),
      O => mR_weightUpdateMod0_multL_multRes_9_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(8),
      O => mR_weightUpdateMod0_multL_multRes_8_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(7),
      O => mR_weightUpdateMod0_multL_multRes_7_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(6),
      O => mR_weightUpdateMod0_multL_multRes_6_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4454
    );
  ProtoComp40_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y47"
    )
    port map (
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y47"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multL_multRes(9),
      O(2) => mR_weightUpdateMod0_multL_multRes(8),
      O(1) => mR_weightUpdateMod0_multL_multRes(7),
      O(0) => mR_weightUpdateMod0_multL_multRes(6),
      S(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4454,
      S(2) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4463,
      S(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4466,
      S(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4469
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4463
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4466
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4469
    );
  mR_weightUpdateMod0_multL_multRes_11_mR_weightUpdateMod0_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(11),
      O => mR_weightUpdateMod0_multL_multRes_11_0
    );
  mR_weightUpdateMod0_multL_multRes_11_mR_weightUpdateMod0_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(10),
      O => mR_weightUpdateMod0_multL_multRes_10_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y48"
    )
    port map (
      CI => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multL_multRes(11),
      O(0) => mR_weightUpdateMod0_multL_multRes(10),
      S(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4474,
      S(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4477
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y48",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4474
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y48",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4477
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(9),
      O => mM_weightUpdateMod1_multL_multRes_9_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(8),
      O => mM_weightUpdateMod1_multL_multRes_8_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(7),
      O => mM_weightUpdateMod1_multL_multRes_7_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(6),
      O => mM_weightUpdateMod1_multL_multRes_6_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4480
    );
  ProtoComp40_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y17"
    )
    port map (
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y17"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multL_multRes(9),
      O(2) => mM_weightUpdateMod1_multL_multRes(8),
      O(1) => mM_weightUpdateMod1_multL_multRes(7),
      O(0) => mM_weightUpdateMod1_multL_multRes(6),
      S(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4480,
      S(2) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4489,
      S(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4492,
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4495
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4489
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4492
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4495
    );
  mM_weightUpdateMod1_multL_multRes_11_mM_weightUpdateMod1_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(11),
      O => mM_weightUpdateMod1_multL_multRes_11_0
    );
  mM_weightUpdateMod1_multL_multRes_11_mM_weightUpdateMod1_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(10),
      O => mM_weightUpdateMod1_multL_multRes_10_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y18"
    )
    port map (
      CI => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multL_multRes(11),
      O(0) => mM_weightUpdateMod1_multL_multRes(10),
      S(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4500,
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4503
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4500
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4503
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(9),
      O => mM_weightUpdateMod0_multL_multRes_9_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(8),
      O => mM_weightUpdateMod0_multL_multRes_8_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(7),
      O => mM_weightUpdateMod0_multL_multRes_7_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_posIn1(2),
      O => mM_weightUpdateMod0_multAll_posIn1_2_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4506
    );
  ProtoComp40_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multL_multRes(9),
      O(2) => mM_weightUpdateMod0_multL_multRes(8),
      O(1) => mM_weightUpdateMod0_multL_multRes(7),
      O(0) => mM_weightUpdateMod0_multAll_posIn1(2),
      S(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4506,
      S(2) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4515,
      S(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4518,
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4521
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4515
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4518
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4521
    );
  mM_weightUpdateMod0_multL_multRes_11_mM_weightUpdateMod0_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(11),
      O => mM_weightUpdateMod0_multL_multRes_11_0
    );
  mM_weightUpdateMod0_multL_multRes_11_mM_weightUpdateMod0_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(10),
      O => mM_weightUpdateMod0_multL_multRes_10_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y17"
    )
    port map (
      CI => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multL_multRes(11),
      O(0) => mM_weightUpdateMod0_multL_multRes(10),
      S(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4526,
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4529
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4526
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4529
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(9),
      O => mL_weightUpdateMod1_multL_multRes_9_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(8),
      O => mL_weightUpdateMod1_multL_multRes_8_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(7),
      O => mL_weightUpdateMod1_multL_multRes_7_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(6),
      O => mL_weightUpdateMod1_multL_multRes_6_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4532
    );
  ProtoComp40_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multL_multRes(9),
      O(2) => mL_weightUpdateMod1_multL_multRes(8),
      O(1) => mL_weightUpdateMod1_multL_multRes(7),
      O(0) => mL_weightUpdateMod1_multL_multRes(6),
      S(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4532,
      S(2) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4541,
      S(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4544,
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4547
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4541
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4544
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4547
    );
  mL_weightUpdateMod1_multL_multRes_11_mL_weightUpdateMod1_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(11),
      O => mL_weightUpdateMod1_multL_multRes_11_0
    );
  mL_weightUpdateMod1_multL_multRes_11_mL_weightUpdateMod1_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(10),
      O => mL_weightUpdateMod1_multL_multRes_10_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y59"
    )
    port map (
      CI => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multL_multRes(11),
      O(0) => mL_weightUpdateMod1_multL_multRes(10),
      S(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4552,
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4555
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y59",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4552
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y59",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4555
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(9),
      O => mL_weightUpdateMod0_multL_multRes_9_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(8),
      O => mL_weightUpdateMod0_multL_multRes_8_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(7),
      O => mL_weightUpdateMod0_multL_multRes_7_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(6),
      O => mL_weightUpdateMod0_multL_multRes_6_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4558
    );
  ProtoComp40_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y61"
    )
    port map (
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y61"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multL_multRes(9),
      O(2) => mL_weightUpdateMod0_multL_multRes(8),
      O(1) => mL_weightUpdateMod0_multL_multRes(7),
      O(0) => mL_weightUpdateMod0_multL_multRes(6),
      S(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4558,
      S(2) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4567,
      S(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4570,
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4573
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4567
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4570
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4573
    );
  mL_weightUpdateMod0_multL_multRes_11_mL_weightUpdateMod0_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(11),
      O => mL_weightUpdateMod0_multL_multRes_11_0
    );
  mL_weightUpdateMod0_multL_multRes_11_mL_weightUpdateMod0_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(10),
      O => mL_weightUpdateMod0_multL_multRes_10_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y62"
    )
    port map (
      CI => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multL_multRes(11),
      O(0) => mL_weightUpdateMod0_multL_multRes(10),
      S(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4578,
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4581
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y62",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4578
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y62",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4581
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_320,
      O => mR_ADDERTREE_INTERNAL_Madd_320_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_220,
      O => mR_ADDERTREE_INTERNAL_Madd_220_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_120,
      O => mR_ADDERTREE_INTERNAL_Madd_120_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_020,
      O => mR_ADDERTREE_INTERNAL_Madd_020_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y9",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_319_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_316_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  ProtoComp42_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y9"
    )
    port map (
      O => ProtoComp42_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y9"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp42_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd20_cy(3),
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_320,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_220,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_120,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_020,
      S(3) => mR_ADDERTREE_INTERNAL_Madd20_lut(3),
      S(2) => mR_ADDERTREE_INTERNAL_Madd20_lut(2),
      S(1) => mR_ADDERTREE_INTERNAL_Madd20_lut(1),
      S(0) => mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4602
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y9",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_219_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_216_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y9",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_119_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_116_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4602
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mR_ADDERTREE_INTERNAL_Madd_720_0
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_620,
      O => mR_ADDERTREE_INTERNAL_Madd_620_0
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_520,
      O => mR_ADDERTREE_INTERNAL_Madd_520_0
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_420,
      O => mR_ADDERTREE_INTERNAL_Madd_420_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_719_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_716_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y10"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd20_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_720,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_620,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_520,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_420,
      S(3) => mR_ADDERTREE_INTERNAL_Madd20_lut(7),
      S(2) => mR_ADDERTREE_INTERNAL_Madd20_lut(6),
      S(1) => mR_ADDERTREE_INTERNAL_Madd20_lut(5),
      S(0) => mR_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_619_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_616_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_519_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_516_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_419_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_416_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_320,
      O => mM_ADDERTREE_INTERNAL_Madd_320_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_220,
      O => mM_ADDERTREE_INTERNAL_Madd_220_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_120,
      O => mM_ADDERTREE_INTERNAL_Madd_120_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_020,
      O => mM_ADDERTREE_INTERNAL_Madd_020_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_319_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_316_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  ProtoComp42_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y15"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y15"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd20_cy(3),
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_320,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_220,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_120,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_020,
      S(3) => mM_ADDERTREE_INTERNAL_Madd20_lut(3),
      S(2) => mM_ADDERTREE_INTERNAL_Madd20_lut(2),
      S(1) => mM_ADDERTREE_INTERNAL_Madd20_lut(1),
      S(0) => mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4643
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_219_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_216_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_119_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_116_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4643
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mM_ADDERTREE_INTERNAL_Madd_720_0
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_620,
      O => mM_ADDERTREE_INTERNAL_Madd_620_0
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_520,
      O => mM_ADDERTREE_INTERNAL_Madd_520_0
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_420,
      O => mM_ADDERTREE_INTERNAL_Madd_420_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_719_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_716_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd20_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_720,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_620,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_520,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_420,
      S(3) => mM_ADDERTREE_INTERNAL_Madd20_lut(7),
      S(2) => mM_ADDERTREE_INTERNAL_Madd20_lut(6),
      S(1) => mM_ADDERTREE_INTERNAL_Madd20_lut(5),
      S(0) => mM_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_619_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_616_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_519_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_516_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_419_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_416_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_320,
      O => mL_ADDERTREE_INTERNAL_Madd_320_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_220,
      O => mL_ADDERTREE_INTERNAL_Madd_220_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_120,
      O => mL_ADDERTREE_INTERNAL_Madd_120_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_020,
      O => mL_ADDERTREE_INTERNAL_Madd_020_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_319_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_316_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  ProtoComp42_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd20_cy(3),
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_320,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_220,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_120,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_020,
      S(3) => mL_ADDERTREE_INTERNAL_Madd20_lut(3),
      S(2) => mL_ADDERTREE_INTERNAL_Madd20_lut(2),
      S(1) => mL_ADDERTREE_INTERNAL_Madd20_lut(1),
      S(0) => mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4684
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_219_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_216_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_119_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_116_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => mL_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4684
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mL_ADDERTREE_INTERNAL_Madd_720_0
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_620,
      O => mL_ADDERTREE_INTERNAL_Madd_620_0
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_520,
      O => mL_ADDERTREE_INTERNAL_Madd_520_0
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_420,
      O => mL_ADDERTREE_INTERNAL_Madd_420_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_719_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_716_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd20_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_720,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_620,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_520,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_420,
      S(3) => mL_ADDERTREE_INTERNAL_Madd20_lut(7),
      S(2) => mL_ADDERTREE_INTERNAL_Madd20_lut(6),
      S(1) => mL_ADDERTREE_INTERNAL_Madd20_lut(5),
      S(0) => mL_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_619_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_616_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_519_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_516_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_419_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_416_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_415,
      O => mR_ADDERTREE_INTERNAL_Madd_415_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_315,
      O => mR_ADDERTREE_INTERNAL_Madd_315_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_215,
      O => mR_ADDERTREE_INTERNAL_Madd_215_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_115,
      O => mR_ADDERTREE_INTERNAL_Madd_115_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  ProtoComp44_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      O => ProtoComp44_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp44_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd15_cy(4),
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_415,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_315,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_215,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_115,
      S(3) => mR_ADDERTREE_INTERNAL_Madd15_lut(4),
      S(2) => mR_ADDERTREE_INTERNAL_Madd15_lut(3),
      S(1) => mR_ADDERTREE_INTERNAL_Madd15_lut(2),
      S(0) => mR_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => mR_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_415,
      O => mM_ADDERTREE_INTERNAL_Madd_415_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_315,
      O => mM_ADDERTREE_INTERNAL_Madd_315_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_215,
      O => mM_ADDERTREE_INTERNAL_Madd_215_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_115,
      O => mM_ADDERTREE_INTERNAL_Madd_115_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  ProtoComp44_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd15_cy(4),
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_415,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_315,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_215,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_115,
      S(3) => mM_ADDERTREE_INTERNAL_Madd15_lut(4),
      S(2) => mM_ADDERTREE_INTERNAL_Madd15_lut(3),
      S(1) => mM_ADDERTREE_INTERNAL_Madd15_lut(2),
      S(0) => mM_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mM_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd_715_mM_ADDERTREE_INTERNAL_Madd_715_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_715,
      O => mM_ADDERTREE_INTERNAL_Madd_715_0
    );
  mM_ADDERTREE_INTERNAL_Madd_715_mM_ADDERTREE_INTERNAL_Madd_715_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_615,
      O => mM_ADDERTREE_INTERNAL_Madd_615_0
    );
  mM_ADDERTREE_INTERNAL_Madd_715_mM_ADDERTREE_INTERNAL_Madd_715_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_515,
      O => mM_ADDERTREE_INTERNAL_Madd_515_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y9"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd15_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q,
      O(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_715,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_615,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_515,
      S(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED,
      S(2) => mM_ADDERTREE_INTERNAL_Madd15_lut(7),
      S(1) => mM_ADDERTREE_INTERNAL_Madd15_lut(6),
      S(0) => mM_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mM_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_415,
      O => mL_ADDERTREE_INTERNAL_Madd_415_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_315,
      O => mL_ADDERTREE_INTERNAL_Madd_315_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_215,
      O => mL_ADDERTREE_INTERNAL_Madd_215_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_115,
      O => mL_ADDERTREE_INTERNAL_Madd_115_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  ProtoComp44_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y7"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y7"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(4),
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_415,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_315,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_215,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_115,
      S(3) => mL_ADDERTREE_INTERNAL_Madd15_lut(4),
      S(2) => mL_ADDERTREE_INTERNAL_Madd15_lut(3),
      S(1) => mL_ADDERTREE_INTERNAL_Madd15_lut(2),
      S(0) => mL_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mL_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd_715_mL_ADDERTREE_INTERNAL_Madd_715_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_715,
      O => mL_ADDERTREE_INTERNAL_Madd_715_0
    );
  mL_ADDERTREE_INTERNAL_Madd_715_mL_ADDERTREE_INTERNAL_Madd_715_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_615,
      O => mL_ADDERTREE_INTERNAL_Madd_615_0
    );
  mL_ADDERTREE_INTERNAL_Madd_715_mL_ADDERTREE_INTERNAL_Madd_715_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_515,
      O => mL_ADDERTREE_INTERNAL_Madd_515_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y8"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd15_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q,
      O(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_715,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_615,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_515,
      S(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED,
      S(2) => mL_ADDERTREE_INTERNAL_Madd15_lut(7),
      S(1) => mL_ADDERTREE_INTERNAL_Madd15_lut(6),
      S(0) => mL_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_418,
      O => mR_ADDERTREE_INTERNAL_Madd_418_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_318,
      O => mR_ADDERTREE_INTERNAL_Madd_318_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_218,
      O => mR_ADDERTREE_INTERNAL_Madd_218_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_118,
      O => mR_ADDERTREE_INTERNAL_Madd_118_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  ProtoComp44_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y17"
    )
    port map (
      O => mR_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y17"
    )
    port map (
      CI => '0',
      CYINIT => mR_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd18_cy(4),
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_418,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_318,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_218,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_118,
      S(3) => mR_ADDERTREE_INTERNAL_Madd18_lut(4),
      S(2) => mR_ADDERTREE_INTERNAL_Madd18_lut(3),
      S(1) => mR_ADDERTREE_INTERNAL_Madd18_lut(2),
      S(0) => mR_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd_718_mR_ADDERTREE_INTERNAL_Madd_718_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_718,
      O => mR_ADDERTREE_INTERNAL_Madd_718_0
    );
  mR_ADDERTREE_INTERNAL_Madd_718_mR_ADDERTREE_INTERNAL_Madd_718_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_618,
      O => mR_ADDERTREE_INTERNAL_Madd_618_0
    );
  mR_ADDERTREE_INTERNAL_Madd_718_mR_ADDERTREE_INTERNAL_Madd_718_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_518,
      O => mR_ADDERTREE_INTERNAL_Madd_518_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y18"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd18_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q,
      O(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_718,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_618,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_518,
      S(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED,
      S(2) => mR_ADDERTREE_INTERNAL_Madd18_lut(7),
      S(1) => mR_ADDERTREE_INTERNAL_Madd18_lut(6),
      S(0) => mR_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_418,
      O => mM_ADDERTREE_INTERNAL_Madd_418_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_318,
      O => mM_ADDERTREE_INTERNAL_Madd_318_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_218,
      O => mM_ADDERTREE_INTERNAL_Madd_218_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_118,
      O => mM_ADDERTREE_INTERNAL_Madd_118_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  ProtoComp44_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd18_cy(4),
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_418,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_318,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_218,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_118,
      S(3) => mM_ADDERTREE_INTERNAL_Madd18_lut(4),
      S(2) => mM_ADDERTREE_INTERNAL_Madd18_lut(3),
      S(1) => mM_ADDERTREE_INTERNAL_Madd18_lut(2),
      S(0) => mM_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd_718_mM_ADDERTREE_INTERNAL_Madd_718_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_718,
      O => mM_ADDERTREE_INTERNAL_Madd_718_0
    );
  mM_ADDERTREE_INTERNAL_Madd_718_mM_ADDERTREE_INTERNAL_Madd_718_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_618,
      O => mM_ADDERTREE_INTERNAL_Madd_618_0
    );
  mM_ADDERTREE_INTERNAL_Madd_718_mM_ADDERTREE_INTERNAL_Madd_718_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_518,
      O => mM_ADDERTREE_INTERNAL_Madd_518_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd18_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q,
      O(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_718,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_618,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_518,
      S(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED,
      S(2) => mM_ADDERTREE_INTERNAL_Madd18_lut(7),
      S(1) => mM_ADDERTREE_INTERNAL_Madd18_lut(6),
      S(0) => mM_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_418,
      O => mL_ADDERTREE_INTERNAL_Madd_418_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_318,
      O => mL_ADDERTREE_INTERNAL_Madd_318_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_218,
      O => mL_ADDERTREE_INTERNAL_Madd_218_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_118,
      O => mL_ADDERTREE_INTERNAL_Madd_118_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  ProtoComp44_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y41"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y41"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd18_cy(4),
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_418,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_318,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_218,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_118,
      S(3) => mL_ADDERTREE_INTERNAL_Madd18_lut(4),
      S(2) => mL_ADDERTREE_INTERNAL_Madd18_lut(3),
      S(1) => mL_ADDERTREE_INTERNAL_Madd18_lut(2),
      S(0) => mL_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => mL_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd_718_mL_ADDERTREE_INTERNAL_Madd_718_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_718,
      O => mL_ADDERTREE_INTERNAL_Madd_718_0
    );
  mL_ADDERTREE_INTERNAL_Madd_718_mL_ADDERTREE_INTERNAL_Madd_718_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_618,
      O => mL_ADDERTREE_INTERNAL_Madd_618_0
    );
  mL_ADDERTREE_INTERNAL_Madd_718_mL_ADDERTREE_INTERNAL_Madd_718_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_518,
      O => mL_ADDERTREE_INTERNAL_Madd_518_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y42"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd18_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q,
      O(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_718,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_618,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_518,
      S(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED,
      S(2) => mL_ADDERTREE_INTERNAL_Madd18_lut(7),
      S(1) => mL_ADDERTREE_INTERNAL_Madd18_lut(6),
      S(0) => mL_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mL_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR2 => weightDeltaKOutNode_22_Q,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y35"
    )
    port map (
      O => ProtoComp45_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y35"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp45_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4928,
      S(1) => '1',
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4936
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_20_Q,
      ADR5 => t_weightDKMult2_Mmux_output6_16410,
      ADR2 => weightDeltaKOutNode_22_Q,
      ADR3 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4928
    );
  t_weightUpdateMod0_multL_posIn1_3_187_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_187_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"AF9F5F5FAF9F5F5F"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => t_weightDKMult2_multRes(11),
      ADR0 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4936
    );
  t_weightUpdateMod0_multL_posIn1_3_189_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_189_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_186_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y36",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_186_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y36",
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR5 => weightDeltaKOutNode_22_Q,
      ADR1 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y36",
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR5 => weightDeltaKOutNode_22_Q,
      ADR1 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR1 => weightDeltaKOutNode_22_Q,
      ADR2 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y40"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y40"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4980,
      S(1) => '1',
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4988
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(0),
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_20_Q,
      ADR4 => t_weightDKMult2_Mmux_output6_16410,
      ADR0 => weightDeltaKOutNode_22_Q,
      ADR2 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4980
    );
  t_weightUpdateMod0_multL_posIn1_3_179_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_179_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"F5D55F7FF5D55F7F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4988
    );
  t_weightUpdateMod0_multL_posIn1_3_181_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_181_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y41"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_178_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_178_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_20_Q,
      ADR1 => weightDeltaKOutNode_21_Q,
      ADR2 => weightDeltaKOutNode_22_Q,
      ADR3 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_20_Q,
      ADR0 => weightDeltaKOutNode_21_Q,
      ADR3 => weightDeltaKOutNode_22_Q,
      ADR4 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => X"FFFFFFFFFFFFFFDF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR3 => weightDeltaKOutNode_14_Q,
      ADR2 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y33"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y33"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5032,
      S(1) => '1',
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5040
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_12_Q,
      ADR4 => t_weightDKMult1_Mmux_output4_16437,
      ADR3 => weightDeltaKOutNode_14_Q,
      ADR0 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5032
    );
  t_weightUpdateMod0_multL_posIn1_3_120_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_120_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => X"A5FF95FFA5FF95FF"
    )
    port map (
      ADR3 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5040
    );
  t_weightUpdateMod0_multL_posIn1_3_122_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_122_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y34"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_119_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y34",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_119_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y34",
      INIT => X"FFFFFFFFFFFFFFBF"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR5 => weightDeltaKOutNode_14_Q,
      ADR2 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y34",
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_12_Q,
      ADR5 => weightDeltaKOutNode_13_Q,
      ADR0 => weightDeltaKOutNode_14_Q,
      ADR3 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"FFFFFFFFFFFFFFDF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR2 => t_weightDKMult1_Mmux_output62_16439,
      ADR4 => weightDeltaKOutNode_14_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  ProtoComp47_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X4Y35"
    )
    port map (
      O => ProtoComp47_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y35"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp47_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5084,
      S(1) => '1',
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5092
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_16437,
      ADR1 => weightDeltaKOutNode_14_Q,
      ADR2 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5084
    );
  t_weightUpdateMod0_multL_posIn1_3_112_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_112_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"AF5F8F7FAF5F8F7F"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5092
    );
  t_weightUpdateMod0_multL_posIn1_3_114_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_114_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y36"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_111_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_111_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(3),
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR0 => weightDeltaKOutNode_14_Q,
      ADR2 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => X"FFFFFFFFFFFFFFDF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_12_Q,
      ADR1 => weightDeltaKOutNode_13_Q,
      ADR3 => weightDeltaKOutNode_14_Q,
      ADR2 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR5 => weightDeltaKOutNode_6_Q,
      ADR3 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5136,
      S(1) => '1',
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5144
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_4_Q,
      ADR5 => t_weightDKMult0_Mmux_output6_16464,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR3 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5136
    );
  t_weightUpdateMod0_multL_posIn1_3_64_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_64_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"F55FD57FF55FD57F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5144
    );
  t_weightUpdateMod0_multL_posIn1_3_66_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_66_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_63_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_63_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_sigDer(3),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_4_Q,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(2),
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y45",
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR5 => weightDeltaKOutNode_6_Q,
      ADR1 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y45"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y45"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5188,
      S(1) => '1',
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5196
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y45",
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_4_Q,
      ADR1 => t_weightDKMult0_Mmux_output6_16464,
      ADR5 => weightDeltaKOutNode_6_Q,
      ADR4 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5188
    );
  t_weightUpdateMod0_multL_posIn1_3_56_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y45",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_56_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y45",
      INIT => X"A595FFFFA595FFFF"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR0 => t_weightDKMult0_multRes(6),
      ADR1 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5196
    );
  t_weightUpdateMod0_multL_posIn1_3_58_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y45",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_58_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y46"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_55_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y46",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_55_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y46",
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR0 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y46",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"555555555555471D"
    )
    port map (
      ADR3 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR5 => t_weightDKMult2_multRes(10),
      ADR2 => N711,
      ADR0 => N710,
      ADR4 => t_weightDKMult2_Mmux_output71_16489,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X14Y34"
    )
    port map (
      O => ProtoComp48_CYINITVCC_1_5233
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y34"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp48_CYINITVCC_1_5233,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16495,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q,
      DI(0) => '0',
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"333333333327331B"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR4 => t_deltaKTemp(7),
      ADR5 => t_weightDKMult2_multRes(10),
      ADR2 => N696,
      ADR1 => N695,
      ADR3 => t_weightDKMult2_Mmux_output71_16489,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"00FF01FD00FF04F7"
    )
    port map (
      ADR5 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR0 => N678,
      ADR3 => N677,
      ADR4 => t_weightDKMult2_Mmux_output71_16489,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"22AA880022AA8800"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_498_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_498_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => X"44B47888D8287888"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR5 => N114,
      ADR0 => weightDeltaKOutNode_21_Q,
      ADR3 => weightDeltaKOutNode_22_Q,
      ADR4 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y35"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16495,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16508,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => X"0A6CC66CC6A0A0A0"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => N114,
      ADR5 => t_weightDKMult2_Mmux_output6_16410,
      ADR2 => weightDeltaKOutNode_22_Q,
      ADR3 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => X"2DD8787822288888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR5 => mR_weightUpdateMod0_sigDer(1),
      ADR3 => N114,
      ADR2 => t_weightDKMult2_Mmux_output6_16410,
      ADR1 => weightDeltaKOutNode_22_Q,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => X"0F00F0003C00F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_Mmux_output6_16410,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      ADR5 => t_weightDKMult2_Mmux_output6_SW0_16501,
      ADR1 => weightDeltaKOutNode_20_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16508,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_496_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_496_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y36",
      INIT => X"30C0708030C07080"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(3),
      ADR0 => N114,
      ADR4 => weightDeltaKOutNode_21_Q,
      ADR3 => weightDeltaKOutNode_22_Q,
      ADR1 => weightDeltaKOutNode_23_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_497_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_497_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y37",
      INIT => X"333333333333217B"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR4 => t_weightDKMult2_multRes(10),
      ADR3 => N708,
      ADR1 => N707,
      ADR5 => t_weightDKMult2_Mmux_output71_16489,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X14Y37"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y37"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16522,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q,
      DI(0) => '0',
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y37",
      INIT => X"3333333533333353"
    )
    port map (
      ADR5 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(10),
      ADR0 => N693,
      ADR1 => N692,
      ADR4 => t_weightDKMult2_Mmux_output71_16489,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y37",
      INIT => X"0001FFFD0004FFF7"
    )
    port map (
      ADR5 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(10),
      ADR0 => N675,
      ADR4 => N674,
      ADR2 => t_weightDKMult2_Mmux_output71_16489,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y37",
      INIT => X"66CC000066CC0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => mR_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult2_multRes(11),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_495_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_495_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"1B9F28A0E46028A0"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR3 => N114,
      ADR2 => weightDeltaKOutNode_21_Q,
      ADR5 => weightDeltaKOutNode_22_Q,
      ADR1 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y38"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16522,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16532,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5379,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"27D7D88828282888"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR3 => N114,
      ADR4 => t_weightDKMult2_Mmux_output6_16410,
      ADR1 => weightDeltaKOutNode_22_Q,
      ADR2 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"1BE4D7A0282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR5 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_16410,
      ADR2 => weightDeltaKOutNode_22_Q,
      ADR1 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"4448888844488888"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult2_Mmux_output6_16410,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"44488888"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult2_Mmux_output6_16410,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5379
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y39"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16532,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_493_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y39",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_493_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y39",
      INIT => X"0CC048C00CC048C0"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => N114,
      ADR0 => weightDeltaKOutNode_21_Q,
      ADR2 => weightDeltaKOutNode_22_Q,
      ADR3 => weightDeltaKOutNode_23_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_494_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_494_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0000FFF90006FFFF"
    )
    port map (
      ADR1 => t_weightIn1(7),
      ADR0 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR5 => N705,
      ADR4 => N704,
      ADR3 => t_weightDKMult1_Mmux_output51_16542,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X4Y31"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y31"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16548,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q,
      DI(0) => '0',
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0001FFEF0004FFBF"
    )
    port map (
      ADR1 => t_weightIn1(7),
      ADR5 => t_deltaKTemp(7),
      ADR0 => t_weightDKMult1_multRes(10),
      ADR2 => N690,
      ADR4 => N689,
      ADR3 => t_weightDKMult1_Mmux_output51_16542,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00FF00FF00FF069F"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR5 => t_weightDKMult1_multRes(10),
      ADR2 => N672,
      ADR3 => N671,
      ADR4 => t_weightDKMult1_Mmux_output51_16542,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"2888288828882888"
    )
    port map (
      ADR4 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_261_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_261_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"59E20C483FC0C0C0"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => N112,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR2 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y32"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16548,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16561,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"560C96CC9AC0AA00"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR3 => mM_weightUpdateMod0_sigDer(1),
      ADR4 => N112,
      ADR5 => weightDeltaKOutNode_13_Q,
      ADR0 => weightDeltaKOutNode_14_Q,
      ADR2 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"6530CA603FC0C0C0"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(0),
      ADR3 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => N112,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR1 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"30306060C0C0C0C0"
    )
    port map (
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => weightDeltaKOutNode_13_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16439,
      ADR4 => t_weightDKMult1_Mmux_output4_SW0_16554,
      ADR0 => weightDeltaKOutNode_12_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y33"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16561,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_259_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y33",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_259_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y33",
      INIT => X"0CC04C800CC04C80"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => N112,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR3 => weightDeltaKOutNode_14_Q,
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_260_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_260_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"00FF00FF01EF02DF"
    )
    port map (
      ADR4 => t_weightIn1(7),
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightDKMult1_multRes(10),
      ADR2 => N714,
      ADR3 => N713,
      ADR5 => t_weightDKMult1_Mmux_output51_16542,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X8Y29"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y29"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16575,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q,
      DI(0) => '0',
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"5555555355555355"
    )
    port map (
      ADR5 => t_weightIn1(7),
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightDKMult1_multRes(10),
      ADR1 => N681,
      ADR0 => N680,
      ADR2 => t_weightDKMult1_Mmux_output51_16542,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"00010010FFFBFFBF"
    )
    port map (
      ADR2 => t_weightIn1(7),
      ADR4 => t_deltaKTemp(7),
      ADR0 => t_weightDKMult1_multRes(10),
      ADR1 => N663,
      ADR5 => N662,
      ADR3 => t_weightDKMult1_Mmux_output51_16542,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"2A2A80802A2A8080"
    )
    port map (
      ADR3 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_258_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_258_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"2DB422885AF0AA00"
    )
    port map (
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => N112,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR2 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y30"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16575,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16585,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5552,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"0CA6A6C06A6AC0C0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR3 => N112,
      ADR4 => t_weightDKMult1_Mmux_output4_16437,
      ADR2 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"14E4B4CCD8287800"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR4 => N112,
      ADR3 => t_weightDKMult1_Mmux_output4_16437,
      ADR5 => weightDeltaKOutNode_14_Q,
      ADR0 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"4448888844488888"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult1_Mmux_output4_16437,
      ADR4 => t_weightDKMult1_Mmux_output62_16439,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"44488888"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult1_Mmux_output4_16437,
      ADR4 => t_weightDKMult1_Mmux_output62_16439,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5552
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"00FF00FF01EF02DF"
    )
    port map (
      ADR4 => t_weightIn0(7),
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightDKMult0_multRes(10),
      ADR2 => N702,
      ADR3 => N701,
      ADR5 => t_weightDKMult0_Mmux_output71_16595,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X4Y42"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y42"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16601,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q,
      DI(0) => '0',
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"333332313333373B"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR3 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR5 => N687,
      ADR1 => N686,
      ADR4 => t_weightDKMult0_Mmux_output71_16595,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"5554545555575755"
    )
    port map (
      ADR4 => t_weightIn0(7),
      ADR3 => t_deltaKTemp(7),
      ADR1 => t_weightDKMult0_multRes(10),
      ADR5 => N669,
      ADR0 => N668,
      ADR2 => t_weightDKMult0_Mmux_output71_16595,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"50F0A00050F0A000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_66_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_66_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"3E9466CC02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR3 => weightDeltaKOutNode_6_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y43"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16601,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16614,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"2D772288D8882888"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(2),
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR5 => t_weightDKMult0_Mmux_output6_16464,
      ADR1 => weightDeltaKOutNode_6_Q,
      ADR3 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"590C6AC0E2486AC0"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => mL_weightUpdateMod0_sigDer(1),
      ADR5 => N108,
      ADR0 => t_weightDKMult0_Mmux_output6_16464,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR4 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"00CC0CC0CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => t_weightDKMult0_Mmux_output6_16464,
      ADR5 => t_weightDKMult0_Mmux_output82_16466,
      ADR4 => t_weightDKMult0_Mmux_output6_SW0_16607,
      ADR2 => weightDeltaKOutNode_4_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y44"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16614,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_64_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_64_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"5A7800005A780000"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR3 => N108,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR0 => weightDeltaKOutNode_7_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_65_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_65_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"5555555554455775"
    )
    port map (
      ADR3 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR1 => t_weightDKMult0_multRes(10),
      ADR4 => N699,
      ADR0 => N698,
      ADR5 => t_weightDKMult0_Mmux_output71_16595,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_5 : X_ONE
    generic map(
      LOC => "SLICE_X6Y43"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y43"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16628,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q,
      DI(0) => '0',
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"0000FFFF0012FFB7"
    )
    port map (
      ADR2 => t_weightIn0(7),
      ADR0 => t_deltaKTemp(7),
      ADR5 => t_weightDKMult0_multRes(10),
      ADR1 => N684,
      ADR4 => N683,
      ADR3 => t_weightDKMult0_Mmux_output71_16595,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"3332333732333733"
    )
    port map (
      ADR3 => t_weightIn0(7),
      ADR5 => t_deltaKTemp(7),
      ADR0 => t_weightDKMult0_multRes(10),
      ADR4 => N666,
      ADR1 => N665,
      ADR2 => t_weightDKMult0_Mmux_output71_16595,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"22AA880022AA8800"
    )
    port map (
      ADR2 => '1',
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_63_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_63_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"4B3C7700F0788800"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(2),
      ADR3 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => N108,
      ADR5 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR1 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y44"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16628,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16638,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5713,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"4B77F0883C007800"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_sigDer(2),
      ADR3 => mL_weightUpdateMod0_sigDer(1),
      ADR0 => N108,
      ADR4 => t_weightDKMult0_Mmux_output6_16464,
      ADR2 => weightDeltaKOutNode_6_Q,
      ADR1 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"43DF4C80BC204C80"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR0 => N108,
      ADR3 => t_weightDKMult0_Mmux_output6_16464,
      ADR5 => weightDeltaKOutNode_6_Q,
      ADR2 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"4488488844884888"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult0_Mmux_output6_16464,
      ADR3 => t_weightDKMult0_Mmux_output82_16466,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"44884888"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR0 => t_weightDKMult0_Mmux_output6_16464,
      ADR3 => t_weightDKMult0_Mmux_output82_16466,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5713
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y45"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16638,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_61_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y45",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_61_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y45",
      INIT => X"1FE000001FE00000"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => N108,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR3 => weightDeltaKOutNode_6_Q,
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_62_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y45",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_62_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"7887887787787788"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X16Y35"
    )
    port map (
      O => ProtoComp52_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y35"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp52_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16651,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"5393AC6C5F5FA0A0"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"A3535CACC3333CCC"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N731,
      ADR0 => N732,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"5555AAAAFFFF0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5768
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16651,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16657,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5768,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5777,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5777
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"777F88807FFF8000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"B9D5462A5FFFA000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"69A5C30F965A3CF0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR3 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y39"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y39"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16665,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"19D5E62A33FFCC00"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(0),
      ADR3 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"8DA5725A270FD8F0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => N728,
      ADR1 => N729,
      ADR5 => weightDeltaKOutNode_20_Q,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      ADR3 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"3F3F3F3FC0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y40",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5831
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y40"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16665,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16671,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5831,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5840,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y40",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5840
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y40",
      INIT => X"1F7FE080FFFF0000"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(3),
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y40",
      INIT => X"E73F87FF18C07800"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y41"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16671,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_453_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_453_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => X"7887887787787788"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y31"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y31"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16681,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => X"535FACA0935F6CA0"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(0),
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => X"C43BB34C08F77F80"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => N725,
      ADR2 => N726,
      ADR5 => weightDeltaKOutNode_12_Q,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      ADR0 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => X"3333FFFFCCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5897
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y32"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16681,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16687,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5897,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5906,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5906
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"5A78F0F078F0F0F0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"C7BFB73F384048C0"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y33"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16687,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_230_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_230_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"69969966C33C33CC"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16695,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"53935F5FAC6CA0A0"
    )
    port map (
      ADR3 => mM_weightUpdateMod0_sigDer(0),
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"E41B33CC1BE433CC"
    )
    port map (
      ADR4 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N716,
      ADR2 => N717,
      ADR5 => weightDeltaKOutNode_12_Q,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      ADR0 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"3333CCCCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5963
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y30"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16695,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16701,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5963,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5972,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5972
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"3FC07F807F80FF00"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"B7D748289F5F60A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR3 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y31"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16701,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_227_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_227_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y46",
      INIT => X"6CA0935F935F6CA0"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y46"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y46"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16711,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y46",
      INIT => X"553FAAC0953F6AC0"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_sigDer(0),
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y46",
      INIT => X"8D2772D887877878"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => N722,
      ADR3 => N723,
      ADR1 => weightDeltaKOutNode_4_Q,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y46",
      INIT => X"3F3F3F3FC0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_6029
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y47"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16711,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16717,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_6029,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_6038,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_6038
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"5F7FA0807FFF8000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"E83F77FF17C08800"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y48"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16717,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_24_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_24_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"69C39933963C66CC"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR4 => mL_weightUpdateMod0_sigDer(2),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y49"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y49"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16725,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"33935F5FCC6CA0A0"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"82D77D2888777788"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => N719,
      ADR2 => N720,
      ADR1 => weightDeltaKOutNode_4_Q,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"33FF33FFCC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_6095
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y50"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16725,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16731,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_6095,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_6104,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_6104
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"3F7FC0807FFF8000"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"BD5F95FF42A06A00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y51"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16731,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_21_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y51",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_21_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y35",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X12Y35"
    )
    port map (
      O => ProtoComp55_CYINITVCC_1_6128
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y35"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp55_CYINITVCC_1_6128,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y35",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y35",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y35",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y36",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y36",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X12Y42"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y42"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y43"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y43",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y43",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X2Y34"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y34"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y35"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X6Y32"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y32"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y33"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y48"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_5 : X_ONE
    generic map(
      LOC => "SLICE_X4Y47"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y47"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y47",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y48"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y48",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y48",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_136_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_136_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X16Y31"
    )
    port map (
      O => ProtoComp57_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y31"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp57_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16779,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_137_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_137_C5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_138_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_138_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_139_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_139_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y32"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16779,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16784,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y33"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16784,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => X"55555555AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0,
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_132_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_132_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y42"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y42"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16792,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_133_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_133_C5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_134_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_134_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_135_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y42",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_135_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y43",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y43"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16792,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16797,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y43",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y43",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y43",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y44"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16797,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_75_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_75_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y28"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y28"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16805,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_76_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_76_C5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_77_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_77_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_78_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_78_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16805,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16810,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y30"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16810,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"55555555AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_71_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_71_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y25"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y25"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16818,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_72_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_72_C5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_73_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_73_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_74_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y25",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_74_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y26"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16818,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16823,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y26",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y27"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16823,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0,
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_13_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y49"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y49"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16831,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_14_C5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_15_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_16_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y50"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16831,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16836,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y51"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16836,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_9_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_9_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y52"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y52"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16844,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_10_C5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_11_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_12_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y53"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16844,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16849,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y54"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16849,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(4),
      O => mR_weightUpdateMod1_multR_multRes_4_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6636
    );
  ProtoComp59_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      O => ProtoComp59_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp59_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16854,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_multRes(4),
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6636,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"0FF0FF000FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"5F5F5F5FA0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(8),
      O => mR_weightUpdateMod1_multR_multRes_8_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(7),
      O => mR_weightUpdateMod1_multR_multRes_7_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(6),
      O => mR_weightUpdateMod1_multR_multRes_6_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(5),
      O => mR_weightUpdateMod1_multR_multRes_5_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6657
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y30"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16854,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16855,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multR_multRes(8),
      O(2) => mR_weightUpdateMod1_multR_multRes(7),
      O(1) => mR_weightUpdateMod1_multR_multRes(6),
      O(0) => mR_weightUpdateMod1_multR_multRes(5),
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6657,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6666,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6669,
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6672
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6666
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6669
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6672
    );
  mR_weightUpdateMod1_multR_multRes_11_mR_weightUpdateMod1_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multR_multRes_11_0
    );
  mR_weightUpdateMod1_multR_multRes_11_mR_weightUpdateMod1_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(10),
      O => mR_weightUpdateMod1_multR_multRes_10_0
    );
  mR_weightUpdateMod1_multR_multRes_11_mR_weightUpdateMod1_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(9),
      O => mR_weightUpdateMod1_multR_multRes_9_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y31"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16855,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multR_multRes(11),
      O(1) => mR_weightUpdateMod1_multR_multRes(10),
      O(0) => mR_weightUpdateMod1_multR_multRes(9),
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6678,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6681,
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6684
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6678
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6681
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6684
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(4),
      O => mR_weightUpdateMod0_multR_multRes_4_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y41",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6687
    );
  ProtoComp59_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y41"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y41"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16856,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multR_multRes(4),
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6687,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y41",
      INIT => X"0FF0FF000FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y41",
      INIT => X"33CCFF0033CCFF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y41",
      INIT => X"5FA05FA05FA05FA0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => weightDeltaKOutNode_16_Q,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(8),
      O => mR_weightUpdateMod0_multR_multRes_8_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(7),
      O => mR_weightUpdateMod0_multR_multRes_7_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(6),
      O => mR_weightUpdateMod0_multR_multRes_6_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(5),
      O => mR_weightUpdateMod0_multR_multRes_5_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y42",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6708
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y42"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16856,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16857,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multR_multRes(8),
      O(2) => mR_weightUpdateMod0_multR_multRes(7),
      O(1) => mR_weightUpdateMod0_multR_multRes(6),
      O(0) => mR_weightUpdateMod0_multR_multRes(5),
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6708,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6717,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6720,
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6723
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y42",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6717
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y42",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6720
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y42",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6723
    );
  mR_weightUpdateMod0_multR_multRes_11_mR_weightUpdateMod0_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multR_multRes_11_0
    );
  mR_weightUpdateMod0_multR_multRes_11_mR_weightUpdateMod0_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(10),
      O => mR_weightUpdateMod0_multR_multRes_10_0
    );
  mR_weightUpdateMod0_multR_multRes_11_mR_weightUpdateMod0_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(9),
      O => mR_weightUpdateMod0_multR_multRes_9_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y43"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16857,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multR_multRes(11),
      O(1) => mR_weightUpdateMod0_multR_multRes(10),
      O(0) => mR_weightUpdateMod0_multR_multRes(9),
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6729,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6732,
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6735
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y43",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6729
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y43",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6732
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y43",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6735
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(4),
      O => mM_weightUpdateMod1_multR_multRes_4_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6738
    );
  ProtoComp59_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y25"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y25"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16858,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_multRes(4),
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6738,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"0FF00FF0FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => weightDeltaKOutNode_8_Q,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"3C3CCCCC3C3CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"66666666CCCCCCCC"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => weightDeltaKOutNode_8_Q,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(8),
      O => mM_weightUpdateMod1_multR_multRes_8_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(7),
      O => mM_weightUpdateMod1_multR_multRes_7_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(6),
      O => mM_weightUpdateMod1_multR_multRes_6_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(5),
      O => mM_weightUpdateMod1_multR_multRes_5_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6759
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y26"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16858,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16859,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multR_multRes(8),
      O(2) => mM_weightUpdateMod1_multR_multRes(7),
      O(1) => mM_weightUpdateMod1_multR_multRes(6),
      O(0) => mM_weightUpdateMod1_multR_multRes(5),
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6759,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6768,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6771,
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6774
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6768
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6771
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6774
    );
  mM_weightUpdateMod1_multR_multRes_11_mM_weightUpdateMod1_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multR_multRes_11_0
    );
  mM_weightUpdateMod1_multR_multRes_11_mM_weightUpdateMod1_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(10),
      O => mM_weightUpdateMod1_multR_multRes_10_0
    );
  mM_weightUpdateMod1_multR_multRes_11_mM_weightUpdateMod1_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(9),
      O => mM_weightUpdateMod1_multR_multRes_9_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y27"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16859,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multR_multRes(11),
      O(1) => mM_weightUpdateMod1_multR_multRes(10),
      O(0) => mM_weightUpdateMod1_multR_multRes(9),
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6780,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6783,
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6786
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6780
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6783
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6786
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_posIn2(0),
      O => mM_weightUpdateMod0_multAll_posIn2_0_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6789
    );
  ProtoComp59_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y20"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y20"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16860,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multAll_posIn2(0),
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6789,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"0FF0FF000FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mM_weightUpdateMod0_sigDer(2),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"0FFF0FFFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(8),
      O => mM_weightUpdateMod0_multR_multRes_8_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(7),
      O => mM_weightUpdateMod0_multR_multRes_7_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(6),
      O => mM_weightUpdateMod0_multR_multRes_6_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(5),
      O => mM_weightUpdateMod0_multR_multRes_5_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6810
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y21"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16860,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16865,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q,
      O(3) => mM_weightUpdateMod0_multR_multRes(8),
      O(2) => mM_weightUpdateMod0_multR_multRes(7),
      O(1) => mM_weightUpdateMod0_multR_multRes(6),
      O(0) => mM_weightUpdateMod0_multR_multRes(5),
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6810,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6819,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6822,
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6825
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6819
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6822
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6825
    );
  mM_weightUpdateMod0_multR_multRes_11_mM_weightUpdateMod0_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multR_multRes_11_0
    );
  mM_weightUpdateMod0_multR_multRes_11_mM_weightUpdateMod0_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(10),
      O => mM_weightUpdateMod0_multR_multRes_10_0
    );
  mM_weightUpdateMod0_multR_multRes_11_mM_weightUpdateMod0_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(9),
      O => mM_weightUpdateMod0_multR_multRes_9_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y22"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16865,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multR_multRes(11),
      O(1) => mM_weightUpdateMod0_multR_multRes(10),
      O(0) => mM_weightUpdateMod0_multR_multRes(9),
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6831,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6834,
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6837
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6831
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6834
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6837
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(4),
      O => mL_weightUpdateMod1_multR_multRes_4_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y48",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6840
    );
  ProtoComp59_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y48"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y48"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16870,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_multRes(4),
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6840,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y48",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mL_weightUpdateMod0_sigDer(3),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y48",
      INIT => X"5AF05AF05AF05AF0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y48",
      INIT => X"0FFFF0000FFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(8),
      O => mL_weightUpdateMod1_multR_multRes_8_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(7),
      O => mL_weightUpdateMod1_multR_multRes_7_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(6),
      O => mL_weightUpdateMod1_multR_multRes_6_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(5),
      O => mL_weightUpdateMod1_multR_multRes_5_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6861
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y49"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16870,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16871,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multR_multRes(8),
      O(2) => mL_weightUpdateMod1_multR_multRes(7),
      O(1) => mL_weightUpdateMod1_multR_multRes(6),
      O(0) => mL_weightUpdateMod1_multR_multRes(5),
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6861,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6870,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6873,
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6876
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6870
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6873
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6876
    );
  mL_weightUpdateMod1_multR_multRes_11_mL_weightUpdateMod1_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multR_multRes_11_0
    );
  mL_weightUpdateMod1_multR_multRes_11_mL_weightUpdateMod1_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(10),
      O => mL_weightUpdateMod1_multR_multRes_10_0
    );
  mL_weightUpdateMod1_multR_multRes_11_mL_weightUpdateMod1_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(9),
      O => mL_weightUpdateMod1_multR_multRes_9_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y50"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16871,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multR_multRes(11),
      O(1) => mL_weightUpdateMod1_multR_multRes(10),
      O(0) => mL_weightUpdateMod1_multR_multRes(9),
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6882,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6885,
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6888
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6882
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6885
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6888
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(4),
      O => mL_weightUpdateMod0_multR_multRes_4_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6891
    );
  ProtoComp59_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y52"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y52"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16872,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multR_multRes(4),
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6891,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"3333CCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR5 => weightDeltaKOutNode_0_Q,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"0FF00FF0FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_0_Q,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(8),
      O => mL_weightUpdateMod0_multR_multRes_8_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(7),
      O => mL_weightUpdateMod0_multR_multRes_7_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(6),
      O => mL_weightUpdateMod0_multR_multRes_6_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(5),
      O => mL_weightUpdateMod0_multR_multRes_5_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6912
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y53"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16872,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16873,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multR_multRes(8),
      O(2) => mL_weightUpdateMod0_multR_multRes(7),
      O(1) => mL_weightUpdateMod0_multR_multRes(6),
      O(0) => mL_weightUpdateMod0_multR_multRes(5),
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6912,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6921,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6924,
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6927
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6921
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6924
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6927
    );
  mL_weightUpdateMod0_multR_multRes_11_mL_weightUpdateMod0_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multR_multRes_11_0
    );
  mL_weightUpdateMod0_multR_multRes_11_mL_weightUpdateMod0_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(10),
      O => mL_weightUpdateMod0_multR_multRes_10_0
    );
  mL_weightUpdateMod0_multR_multRes_11_mL_weightUpdateMod0_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(9),
      O => mL_weightUpdateMod0_multR_multRes_9_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y54"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16873,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multR_multRes(11),
      O(1) => mL_weightUpdateMod0_multR_multRes(10),
      O(0) => mL_weightUpdateMod0_multR_multRes(9),
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6933,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6936,
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6939
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6933
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6936
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6939
    );
  t_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_3_CLK,
      I => t_newWeightTemp0(3),
      O => t_w0Stor(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"F00FE11E0FF00FF0"
    )
    port map (
      ADR3 => t_weightIn0(3),
      ADR5 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(7),
      ADR4 => t_weightUpdateMod0_multAll_multRes(6),
      ADR0 => t_weightUpdateMod0_multAll_multRes(5),
      ADR1 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X8Y32"
    )
    port map (
      O => ProtoComp62_CYINITGND_0
    );
  t_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_2_CLK,
      I => t_newWeightTemp0(2),
      O => t_w0Stor(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y32"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp62_CYINITGND_0,
      CO(3) => t_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => t_newWeightTemp0(3),
      O(2) => t_newWeightTemp0(2),
      O(1) => t_newWeightTemp0(1),
      O(0) => t_newWeightTemp0(0),
      S(3) => t_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => t_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => t_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => t_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"C3C3C3333C3C3CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(2),
      ADR2 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR5 => t_weightUpdateMod0_multAll_multRes(6),
      ADR3 => t_weightUpdateMod0_multAll_multRes(5),
      ADR4 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  t_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_1_CLK,
      I => t_newWeightTemp0(1),
      O => t_w0Stor(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"CC0033FF33FFCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => t_weightIn0(1),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod0_multAll_multRes(5),
      ADR3 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  t_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_0_CLK,
      I => t_newWeightTemp0(0),
      O => t_w0Stor(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn0(0),
      ADR3 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  t_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_7_CLK,
      I => t_newWeightTemp0(7),
      O => t_w0Stor(7),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"666666666666666A"
    )
    port map (
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(10),
      ADR4 => t_weightUpdateMod0_multAll_multRes(9),
      ADR5 => t_weightUpdateMod0_multAll_multRes(8),
      ADR0 => N655,
      ADR3 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  t_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_6_CLK,
      I => t_newWeightTemp0(6),
      O => t_w0Stor(6),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y33"
    )
    port map (
      CI => t_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => t_newWeightTemp0(7),
      O(2) => t_newWeightTemp0(6),
      O(1) => t_newWeightTemp0(5),
      O(0) => t_newWeightTemp0(4),
      S(3) => t_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => t_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => t_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => t_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"9999666699966666"
    )
    port map (
      ADR1 => t_weightIn0(6),
      ADR4 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR0 => t_weightUpdateMod0_multAll_multRes(10),
      ADR3 => t_weightUpdateMod0_multAll_multRes(9),
      ADR5 => t_weightUpdateMod0_multAll_multRes(8),
      ADR2 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  t_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_5_CLK,
      I => t_newWeightTemp0(5),
      O => t_w0Stor(5),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"9966936C9966936C"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_weightIn0(5),
      ADR0 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod0_multAll_multRes(9),
      ADR2 => t_weightUpdateMod0_multAll_multRes(8),
      ADR4 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  t_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w0Stor_4_CLK,
      I => t_newWeightTemp0(4),
      O => t_w0Stor(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"956A956A956A956A"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => t_weightIn0(4),
      ADR2 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR0 => t_weightUpdateMod0_multAll_multRes(8),
      ADR1 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mR_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_3_CLK,
      I => mR_newWeightTemp0(3),
      O => mR_w0Stor(3),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"A5A5A5955A5A5A6A"
    )
    port map (
      ADR0 => mR_weightIn0(3),
      ADR2 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR1 => mR_weightUpdateMod0_fullProd_0_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_7_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y41"
    )
    port map (
      O => ProtoComp64_CYINITGND_0
    );
  mR_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_2_CLK,
      I => mR_newWeightTemp0(2),
      O => mR_w0Stor(2),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y41"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp64_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => mR_newWeightTemp0(3),
      O(2) => mR_newWeightTemp0(2),
      O(1) => mR_newWeightTemp0(1),
      O(0) => mR_newWeightTemp0(0),
      S(3) => mR_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => mR_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => mR_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => mR_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"9995666A9995666A"
    )
    port map (
      ADR5 => '1',
      ADR0 => mR_weightIn0(2),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd_0_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mR_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_1_CLK,
      I => mR_newWeightTemp0(1),
      O => mR_w0Stor(1),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"C3333CCCC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => mR_weightIn0(1),
      ADR2 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod0_fullProd_0_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mR_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_0_CLK,
      I => mR_newWeightTemp0(0),
      O => mR_w0Stor(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_weightIn0(0),
      ADR3 => mR_weightUpdateMod0_fullProd_0_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mR_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_7_CLK,
      I => mR_newWeightTemp0(7),
      O => mR_w0Stor(7),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => X"FFFE01000001FEFF"
    )
    port map (
      ADR4 => N219,
      ADR1 => mR_weightUpdateMod0_multAll_multRes_9_0,
      ADR0 => mR_weightUpdateMod0_multAll_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmux_output51,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_11_0,
      ADR3 => N218,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mR_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_6_CLK,
      I => mR_newWeightTemp0(6),
      O => mR_w0Stor(6),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y42"
    )
    port map (
      CI => mR_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => mR_newWeightTemp0(7),
      O(2) => mR_newWeightTemp0(6),
      O(1) => mR_newWeightTemp0(5),
      O(0) => mR_newWeightTemp0(4),
      S(3) => mR_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => mR_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => mR_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => mR_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => X"F0F0F0E10F0F0F2D"
    )
    port map (
      ADR5 => N545,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_8_0,
      ADR1 => mR_weightUpdateMod0_multAll_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multAll_multRes_10_0,
      ADR0 => N544,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mR_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_5_CLK,
      I => mR_newWeightTemp0(5),
      O => mR_w0Stor(5),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => X"FFFE00010010FFEF"
    )
    port map (
      ADR5 => N434,
      ADR1 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR0 => mR_weightUpdateMod0_multAll_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_9_0,
      ADR2 => N433,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mR_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w0Stor_4_CLK,
      I => mR_newWeightTemp0(4),
      O => mR_w0Stor(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => X"A55AA55AA55A659A"
    )
    port map (
      ADR0 => mR_weightIn0(4),
      ADR2 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_8_0,
      ADR1 => N408,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mM_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_3_CLK,
      I => mM_newWeightTemp0(3),
      O => mM_w0Stor(3),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AA55A95555AA56AA"
    )
    port map (
      ADR0 => mM_weightIn0(3),
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mM_weightUpdateMod0_multAll_multRes(7),
      ADR2 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR1 => mM_weightUpdateMod0_multAll_multRes(5),
      ADR4 => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      O => mM_w0Stor_3_ProtoComp62_CYINITGND_0
    );
  mM_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_2_CLK,
      I => mM_newWeightTemp0(2),
      O => mM_w0Stor(2),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      CI => '0',
      CYINIT => mM_w0Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => mM_newWeightTemp0(3),
      O(2) => mM_newWeightTemp0(2),
      O(1) => mM_newWeightTemp0(1),
      O(0) => mM_newWeightTemp0(0),
      S(3) => mM_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => mM_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => mM_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => mM_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"9999666699666666"
    )
    port map (
      ADR2 => '1',
      ADR0 => mM_weightIn0(2),
      ADR4 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR1 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR5 => mM_weightUpdateMod0_multAll_multRes(5),
      ADR3 => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mM_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_1_CLK,
      I => mM_newWeightTemp0(1),
      O => mM_w0Stor(1),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"A55A5A5AA55A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => mM_weightIn0(1),
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR0 => mM_weightUpdateMod0_multAll_multRes(5),
      ADR4 => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mM_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_0_CLK,
      I => mM_newWeightTemp0(0),
      O => mM_w0Stor(0),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightIn0(0),
      ADR0 => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mM_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_7_CLK,
      I => mM_newWeightTemp0(7),
      O => mM_w0Stor(7),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"3333CCCC3336CCCC"
    )
    port map (
      ADR4 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_multAll_multRes(10),
      ADR0 => mM_weightUpdateMod0_multAll_multRes(9),
      ADR5 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR1 => N52_0,
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output51,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mM_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_6_CLK,
      I => mM_newWeightTemp0(6),
      O => mM_w0Stor(6),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y16"
    )
    port map (
      CI => mM_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => mM_newWeightTemp0(7),
      O(2) => mM_newWeightTemp0(6),
      O(1) => mM_newWeightTemp0(5),
      O(0) => mM_newWeightTemp0(4),
      S(3) => mM_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => mM_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => mM_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => mM_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"C33CC33CC33C963C"
    )
    port map (
      ADR1 => mM_weightIn0(6),
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_multAll_multRes(10),
      ADR0 => mM_weightUpdateMod0_multAll_multRes(9),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_output51,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mM_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_5_CLK,
      I => mM_newWeightTemp0(5),
      O => mM_w0Stor(5),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"A5A5A50F5A5A5AF0"
    )
    port map (
      ADR1 => '1',
      ADR2 => mM_weightIn0(5),
      ADR0 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mM_weightUpdateMod0_multAll_multRes(9),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR4 => mM_weightUpdateMod0_multAll_Mmux_output51,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mM_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w0Stor_4_CLK,
      I => mM_newWeightTemp0(4),
      O => mM_w0Stor(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"8877887777887788"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mM_weightIn0(4),
      ADR0 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output51,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mL_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_3_CLK,
      I => mL_newWeightTemp0(3),
      O => mL_w0Stor(3),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"969696969696963C"
    )
    port map (
      ADR1 => mL_weightIn0(3),
      ADR0 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mL_weightUpdateMod0_fullProd_0_0,
      ADR4 => mL_weightUpdateMod0_multAll_multRes_5_0,
      ADR5 => mL_weightUpdateMod0_multAll_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_7_0,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y58"
    )
    port map (
      O => mL_w0Stor_3_ProtoComp64_CYINITGND_0
    );
  mL_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_2_CLK,
      I => mL_newWeightTemp0(2),
      O => mL_w0Stor(2),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_w0Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => mL_newWeightTemp0(3),
      O(2) => mL_newWeightTemp0(2),
      O(1) => mL_newWeightTemp0(1),
      O(0) => mL_newWeightTemp0(0),
      S(3) => mL_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => mL_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => mL_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => mL_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"C3933C6CC3933C6C"
    )
    port map (
      ADR5 => '1',
      ADR1 => mL_weightIn0(2),
      ADR2 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR0 => mL_weightUpdateMod0_fullProd_0_0,
      ADR4 => mL_weightUpdateMod0_multAll_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multAll_multRes_5_0,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mL_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_1_CLK,
      I => mL_newWeightTemp0(1),
      O => mL_w0Stor(1),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"9999666666666666"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mL_weightIn0(1),
      ADR4 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mL_weightUpdateMod0_fullProd_0_0,
      ADR1 => mL_weightUpdateMod0_multAll_multRes_5_0,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mL_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_0_CLK,
      I => mL_newWeightTemp0(0),
      O => mL_w0Stor(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => mL_weightIn0(0),
      ADR5 => mL_weightUpdateMod0_fullProd_0_0,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mL_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_7_CLK,
      I => mL_newWeightTemp0(7),
      O => mL_w0Stor(7),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => X"A5A5A5B4A5A5A587"
    )
    port map (
      ADR0 => N210,
      ADR4 => mL_weightUpdateMod0_multAll_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multAll_multRes_10_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_output51,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_11_0,
      ADR5 => N209,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mL_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_6_CLK,
      I => mL_newWeightTemp0(6),
      O => mL_w0Stor(6),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y59"
    )
    port map (
      CI => mL_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => mL_newWeightTemp0(7),
      O(2) => mL_newWeightTemp0(6),
      O(1) => mL_newWeightTemp0(5),
      O(0) => mL_newWeightTemp0(4),
      S(3) => mL_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => mL_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => mL_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => mL_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => X"CCCC3333CCCA3335"
    )
    port map (
      ADR1 => N536,
      ADR5 => mL_weightUpdateMod0_multAll_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multAll_multRes_9_0,
      ADR4 => mL_weightUpdateMod0_multAll_multRes_10_0,
      ADR0 => N535,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mL_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_5_CLK,
      I => mL_newWeightTemp0(5),
      O => mL_w0Stor(5),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => X"CCCC3333CDC83237"
    )
    port map (
      ADR1 => N425,
      ADR0 => mL_weightUpdateMod0_multAll_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_7_0,
      ADR5 => mL_weightUpdateMod0_multAll_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multAll_multRes_9_0,
      ADR3 => N424,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mL_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w0Stor_4_CLK,
      I => mL_newWeightTemp0(4),
      O => mL_w0Stor(4),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => X"9993666C99996666"
    )
    port map (
      ADR4 => mL_weightIn0(4),
      ADR0 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multAll_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multAll_multRes_8_0,
      ADR5 => N402,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_174_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_174_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y27"
    )
    port map (
      O => ProtoComp66_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y27"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp66_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7251,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"D7D7D777D7D7D777"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"28282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7251
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_176_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_176_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_177_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_177_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y28"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N205,
      ADR3 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR5 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N197,
      ADR3 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N187,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_170_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_170_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y48"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y48"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7309,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"DDD77777DDD77777"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"22288888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7309
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"F33FB73FF33FB73F"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_172_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_172_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"F5D75F5FF5D75F5F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_173_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y48",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_173_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y49"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y49",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => N207,
      ADR3 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y49",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => N195,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y49",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => N185,
      ADR1 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_107_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_107_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y24"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y24"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7367,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"D7D7D777D7D7D777"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"28282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7367
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_109_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_109_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_110_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_110_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y25"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y25",
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N203,
      ADR0 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y25",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N193,
      ADR3 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y25",
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR3 => N183,
      ADR0 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_51_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_51_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y53"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y53"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7425,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"CF9F3F3FCF9F3F3F"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"3060C0C0"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7425
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"B7B7B777B7B7B777"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_53_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_53_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"AF5F9F5FAF5F9F5F"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_54_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y53",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_54_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y54"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y54",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => N199,
      ADR1 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y54",
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N191,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y54",
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N181,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_47_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_47_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y57"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y57"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7483,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"DD77D57FDD77D57F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"22882A80"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7483
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"F33FB37FF33FB37F"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_49_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_49_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"F5D55F7FF5D55F7F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_50_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_50_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"33CC339933CC3399"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y25"
    )
    port map (
      O => ProtoComp69_CYINITVCC_1_7512
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y25"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp69_CYINITVCC_1_7512,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"0000FFFFFFF0000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => X"48884888B777B777"
    )
    port map (
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR0 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y26"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => X"0FF00FC30FF00FC3"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => X"00FC00FCFF03FF03"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"33333333CCCCC3C3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X16Y46"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y46"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"00FAFF0500FAFF05"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"6600AA0099FF55FF"
    )
    port map (
      ADR2 => '1',
      ADR4 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR0 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y47"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y47",
      INIT => X"0F0C0F0CF0F3F0F3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y47",
      INIT => X"00FF00AAFF00FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"6666666665656565"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X2Y23"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y23"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"0000FFFFFAFA0505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"30F0C000CF0F3FFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR4 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y24"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"55505550AAAFAAAF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X12Y53"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y53"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"5555AAAA4444BBBB"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"66AA00009955FFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR0 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y54"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y54",
      INIT => X"0F0F0F0FF0F0F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y54",
      INIT => X"00EE00EEFF11FF11"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR0 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"33333300CCCCCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X10Y58"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q,
      O(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_8,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"0000FFFFFCFC0303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"3FC00000C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y59"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y59",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y59",
      INIT => X"00FAFF0500FAFF05"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  t_w2Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_3_CLK,
      I => t_newWeightTemp2(3),
      O => t_w2Stor(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR5 => t_weightUpdateMod2_multAll_multRes(7),
      ADR4 => t_weightUpdateMod2_multAll_multRes(6),
      ADR2 => t_weightUpdateMod2_multAll_multRes(5),
      ADR3 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y43"
    )
    port map (
      O => t_w2Stor_3_ProtoComp62_CYINITGND_0
    );
  t_w2Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_2_CLK,
      I => t_newWeightTemp2(2),
      O => t_w2Stor(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y43"
    )
    port map (
      CI => '0',
      CYINIT => t_w2Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => t_weightUpdateMod2_Madd_newWeight_cy(3),
      CO(2) => NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => t_newWeightTemp2(3),
      O(2) => t_newWeightTemp2(2),
      O(1) => t_newWeightTemp2(1),
      O(0) => t_newWeightTemp2(0),
      S(3) => t_weightUpdateMod2_Madd_newWeight_lut(3),
      S(2) => t_weightUpdateMod2_Madd_newWeight_lut(2),
      S(1) => t_weightUpdateMod2_Madd_newWeight_lut(1),
      S(0) => t_weightUpdateMod2_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"AA5555AAA55A55AA"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_weightIn2(2),
      ADR4 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod2_multAll_multRes(6),
      ADR5 => t_weightUpdateMod2_multAll_multRes(5),
      ADR2 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(2)
    );
  t_w2Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_1_CLK,
      I => t_newWeightTemp2(1),
      O => t_w2Stor(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"A55A55AAA55A55AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => t_weightIn2(1),
      ADR2 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR0 => t_weightUpdateMod2_multAll_multRes(5),
      ADR4 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(1)
    );
  t_w2Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_0_CLK,
      I => t_newWeightTemp2(0),
      O => t_w2Stor(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn2(0),
      ADR1 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(0)
    );
  t_w2Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_7_CLK,
      I => t_newWeightTemp2(7),
      O => t_w2Stor(7),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => X"0F0FF0F00F1EF0F0"
    )
    port map (
      ADR4 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod2_multAll_multRes(10),
      ADR0 => t_weightUpdateMod2_multAll_multRes(9),
      ADR5 => t_weightUpdateMod2_multAll_multRes(8),
      ADR2 => N651,
      ADR1 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(7)
    );
  t_w2Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_6_CLK,
      I => t_newWeightTemp2(6),
      O => t_w2Stor(6),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y44"
    )
    port map (
      CI => t_weightUpdateMod2_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => t_newWeightTemp2(7),
      O(2) => t_newWeightTemp2(6),
      O(1) => t_newWeightTemp2(5),
      O(0) => t_newWeightTemp2(4),
      S(3) => t_weightUpdateMod2_Madd_newWeight_lut(7),
      S(2) => t_weightUpdateMod2_Madd_newWeight_lut(6),
      S(1) => t_weightUpdateMod2_Madd_newWeight_lut(5),
      S(0) => t_weightUpdateMod2_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => X"CCC933333336CCCC"
    )
    port map (
      ADR5 => t_weightIn2(6),
      ADR4 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod2_multAll_multRes(10),
      ADR3 => t_weightUpdateMod2_multAll_multRes(9),
      ADR0 => t_weightUpdateMod2_multAll_multRes(8),
      ADR2 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(6)
    );
  t_w2Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_5_CLK,
      I => t_newWeightTemp2(5),
      O => t_w2Stor(5),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => X"F00F0FF0C30F3CF0"
    )
    port map (
      ADR0 => '1',
      ADR2 => t_weightIn2(5),
      ADR3 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod2_multAll_multRes(9),
      ADR5 => t_weightUpdateMod2_multAll_multRes(8),
      ADR1 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(5)
    );
  t_w2Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w2Stor_4_CLK,
      I => t_newWeightTemp2(4),
      O => t_w2Stor(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y44",
      INIT => X"9966996633CC33CC"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn2(4),
      ADR0 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod2_multAll_multRes(8),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_3,
      O => t_ADDERTREE_INTERNAL_Madd_3_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_2,
      O => t_ADDERTREE_INTERNAL_Madd_2_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_1,
      O => t_ADDERTREE_INTERNAL_Madd_1_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_0,
      O => t_ADDERTREE_INTERNAL_Madd_0_0
    );
  t_ADDERTREE_INTERNAL_Madd_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightOut1_3_Q,
      ADR5 => t_weightOut0(3),
      O => t_ADDERTREE_INTERNAL_Madd_lut(3)
    );
  ProtoComp71_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X10Y14"
    )
    port map (
      O => ProtoComp71_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y14"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp71_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd_cy(3),
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_3,
      O(2) => t_ADDERTREE_INTERNAL_Madd_2,
      O(1) => t_ADDERTREE_INTERNAL_Madd_1,
      O(0) => t_ADDERTREE_INTERNAL_Madd_0,
      S(3) => t_ADDERTREE_INTERNAL_Madd_lut(3),
      S(2) => t_ADDERTREE_INTERNAL_Madd_lut(2),
      S(1) => t_ADDERTREE_INTERNAL_Madd_lut(1),
      S(0) => t_ADDERTREE_INTERNAL_Madd_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => t_weightOut1_2_Q,
      ADR2 => t_weightOut0(2),
      O => t_ADDERTREE_INTERNAL_Madd_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"1E1ED2D2965A965A"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR1 => t_weightIn1(7),
      ADR4 => t_weightIn1(1),
      ADR2 => t_weightOut0(1),
      O => t_ADDERTREE_INTERNAL_Madd_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"005FFFA0A0FF5F00"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR0 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weightIn1(7),
      ADR5 => t_weightIn1(0),
      ADR4 => t_weightOut0(0),
      O => t_ADDERTREE_INTERNAL_Madd_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_7,
      O => t_ADDERTREE_INTERNAL_Madd_7_0
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_6,
      O => t_ADDERTREE_INTERNAL_Madd_6_0
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_5,
      O => t_ADDERTREE_INTERNAL_Madd_5_0
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_4,
      O => t_ADDERTREE_INTERNAL_Madd_4_0
    );
  t_ADDERTREE_INTERNAL_Madd_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"DDDFAAA822205557"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR2 => t_weight1_Mmux_output71,
      ADR5 => N50,
      O => t_ADDERTREE_INTERNAL_Madd_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y15"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_7,
      O(2) => t_ADDERTREE_INTERNAL_Madd_6,
      O(1) => t_ADDERTREE_INTERNAL_Madd_5,
      O(0) => t_ADDERTREE_INTERNAL_Madd_4,
      S(3) => t_ADDERTREE_INTERNAL_Madd_lut(7),
      S(2) => t_ADDERTREE_INTERNAL_Madd_lut(6),
      S(1) => t_ADDERTREE_INTERNAL_Madd_lut(5),
      S(0) => t_ADDERTREE_INTERNAL_Madd_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"33CCA55A55AA55AA"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_Mmux_output71,
      ADR5 => t_weightIn1(7),
      ADR1 => t_weightIn1(6),
      ADR3 => t_weightOut0(6),
      O => t_ADDERTREE_INTERNAL_Madd_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => t_weightOut0(5),
      ADR4 => t_weightOut1_5_Q,
      O => t_ADDERTREE_INTERNAL_Madd_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"6C3933CC396C33CC"
    )
    port map (
      ADR2 => t_weightIn1(4),
      ADR4 => t_weightIn1(7),
      ADR0 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => t_weight1_Mmux_output51,
      ADR1 => t_weightOut0(4),
      O => t_ADDERTREE_INTERNAL_Madd_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_43,
      O => t_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_33,
      O => t_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_23,
      O => t_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_13,
      O => t_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(4)
    );
  ProtoComp44_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y11"
    )
    port map (
      O => t_ADDERTREE_INTERNAL_Madd3_cy_4_ProtoComp44_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y11"
    )
    port map (
      CI => '0',
      CYINIT => t_ADDERTREE_INTERNAL_Madd3_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd3_cy(4),
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_43,
      O(2) => t_ADDERTREE_INTERNAL_Madd_33,
      O(1) => t_ADDERTREE_INTERNAL_Madd_23,
      O(0) => t_ADDERTREE_INTERNAL_Madd_13,
      S(3) => t_ADDERTREE_INTERNAL_Madd3_lut(4),
      S(2) => t_ADDERTREE_INTERNAL_Madd3_lut(3),
      S(1) => t_ADDERTREE_INTERNAL_Madd3_lut(2),
      S(0) => t_ADDERTREE_INTERNAL_Madd3_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(3)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"55AA55AA55AA55AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR0 => t_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR0 => t_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd_73_t_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_73,
      O => t_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_ADDERTREE_INTERNAL_Madd_73_t_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_63,
      O => t_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_ADDERTREE_INTERNAL_Madd_73_t_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_53,
      O => t_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y12"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd3_cy(4),
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_0_Q,
      O(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_O_3_UNCONNECTED,
      O(2) => t_ADDERTREE_INTERNAL_Madd_73,
      O(1) => t_ADDERTREE_INTERNAL_Madd_63,
      O(0) => t_ADDERTREE_INTERNAL_Madd_53,
      S(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_S_3_UNCONNECTED,
      S(2) => t_ADDERTREE_INTERNAL_Madd3_lut(7),
      S(1) => t_ADDERTREE_INTERNAL_Madd3_lut(6),
      S(0) => t_ADDERTREE_INTERNAL_Madd3_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"55AA55AA55AA55AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR0 => t_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR0 => t_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_36,
      O => t_ADDERTREE_INTERNAL_Madd_36_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_26,
      O => t_ADDERTREE_INTERNAL_Madd_26_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_16,
      O => t_ADDERTREE_INTERNAL_Madd_16_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_06,
      O => t_ADDERTREE_INTERNAL_Madd_06_0
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_ADDERTREE_INTERNAL_Madd_35_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_32_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(3)
    );
  ProtoComp42_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y10"
    )
    port map (
      O => t_ADDERTREE_INTERNAL_Madd6_cy_3_ProtoComp42_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y10"
    )
    port map (
      CI => '0',
      CYINIT => t_ADDERTREE_INTERNAL_Madd6_cy_3_ProtoComp42_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd6_cy(3),
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_36,
      O(2) => t_ADDERTREE_INTERNAL_Madd_26,
      O(1) => t_ADDERTREE_INTERNAL_Madd_16,
      O(0) => t_ADDERTREE_INTERNAL_Madd_06,
      S(3) => t_ADDERTREE_INTERNAL_Madd6_lut(3),
      S(2) => t_ADDERTREE_INTERNAL_Madd6_lut(2),
      S(1) => t_ADDERTREE_INTERNAL_Madd6_lut(1),
      S(0) => t_ADDERTREE_INTERNAL_Madd6_lut_0_rt_7912
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_25_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_22_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_15_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_12_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_ADDERTREE_INTERNAL_Madd6_lut_0_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut_0_rt_7912
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_76,
      O => t_ADDERTREE_INTERNAL_Madd_76_0
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_66,
      O => t_ADDERTREE_INTERNAL_Madd_66_0
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_ADDERTREE_INTERNAL_Madd_56_0
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_ADDERTREE_INTERNAL_Madd_46_0
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_75_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_72_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y11"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd6_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_0_Q,
      O(3) => t_ADDERTREE_INTERNAL_Madd_76,
      O(2) => t_ADDERTREE_INTERNAL_Madd_66,
      O(1) => t_ADDERTREE_INTERNAL_Madd_56,
      O(0) => t_ADDERTREE_INTERNAL_Madd_46,
      S(3) => t_ADDERTREE_INTERNAL_Madd6_lut(7),
      S(2) => t_ADDERTREE_INTERNAL_Madd6_lut(6),
      S(1) => t_ADDERTREE_INTERNAL_Madd6_lut(5),
      S(0) => t_ADDERTREE_INTERNAL_Madd6_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_65_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_62_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_55_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_52_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_45_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_42_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(4)
    );
  t_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_3_CLK,
      I => t_newWeightTemp1(3),
      O => t_w1Stor(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => X"A5A5A5955A5A5A6A"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR2 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR5 => t_weightUpdateMod1_multAll_multRes(7),
      ADR3 => t_weightUpdateMod1_multAll_multRes(6),
      ADR1 => t_weightUpdateMod1_multAll_multRes(5),
      ADR4 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y33"
    )
    port map (
      O => t_w1Stor_3_ProtoComp62_CYINITGND_0
    );
  t_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_2_CLK,
      I => t_newWeightTemp1(2),
      O => t_w1Stor(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y33"
    )
    port map (
      CI => '0',
      CYINIT => t_w1Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => t_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => t_newWeightTemp1(3),
      O(2) => t_newWeightTemp1(2),
      O(1) => t_newWeightTemp1(1),
      O(0) => t_newWeightTemp1(0),
      S(3) => t_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => t_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => t_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => t_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => X"9696963C9696963C"
    )
    port map (
      ADR5 => '1',
      ADR2 => t_weightIn1(2),
      ADR0 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod1_multAll_multRes(6),
      ADR3 => t_weightUpdateMod1_multAll_multRes(5),
      ADR4 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  t_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_1_CLK,
      I => t_newWeightTemp1(1),
      O => t_w1Stor(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => X"AA5555AA5555AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => t_weightIn1(1),
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR0 => t_weightUpdateMod1_multAll_multRes(5),
      ADR3 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  t_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_0_CLK,
      I => t_newWeightTemp1(0),
      O => t_w1Stor(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y33",
      INIT => X"6666666666666666"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn1(0),
      ADR0 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  t_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_7_CLK,
      I => t_newWeightTemp1(7),
      O => t_w1Stor(7),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR4 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(10),
      ADR0 => t_weightUpdateMod1_multAll_multRes(9),
      ADR5 => t_weightUpdateMod1_multAll_multRes(8),
      ADR3 => N653,
      ADR1 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  t_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_6_CLK,
      I => t_newWeightTemp1(6),
      O => t_w1Stor(6),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y34"
    )
    port map (
      CI => t_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => t_newWeightTemp1(7),
      O(2) => t_newWeightTemp1(6),
      O(1) => t_newWeightTemp1(5),
      O(0) => t_newWeightTemp1(4),
      S(3) => t_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => t_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => t_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => t_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"A5A5A5955A5A5A6A"
    )
    port map (
      ADR5 => t_weightIn1(6),
      ADR2 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR0 => t_weightUpdateMod1_multAll_multRes(10),
      ADR3 => t_weightUpdateMod1_multAll_multRes(9),
      ADR1 => t_weightUpdateMod1_multAll_multRes(8),
      ADR4 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  t_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_5_CLK,
      I => t_newWeightTemp1(5),
      O => t_w1Stor(5),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"AA55A55A55AA55AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weightIn1(5),
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR0 => t_weightUpdateMod1_multAll_multRes(9),
      ADR2 => t_weightUpdateMod1_multAll_multRes(8),
      ADR4 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  t_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_t_w1Stor_4_CLK,
      I => t_newWeightTemp1(4),
      O => t_w1Stor(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"C3C33C3C0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(4),
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(8),
      ADR1 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mR_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_3_CLK,
      I => mR_newWeightTemp1(3),
      O => mR_w1Stor(3),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"A5A5A5875A5A5A78"
    )
    port map (
      ADR2 => mR_weightIn1(3),
      ADR0 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR1 => mR_weightUpdateMod1_fullProd_0_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_7_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y20"
    )
    port map (
      O => mR_w1Stor_3_ProtoComp64_CYINITGND_0
    );
  mR_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_2_CLK,
      I => mR_newWeightTemp1(2),
      O => mR_w1Stor(2),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y20"
    )
    port map (
      CI => '0',
      CYINIT => mR_w1Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => mR_newWeightTemp1(3),
      O(2) => mR_newWeightTemp1(2),
      O(1) => mR_newWeightTemp1(1),
      O(0) => mR_newWeightTemp1(0),
      S(3) => mR_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => mR_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => mR_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => mR_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"AAA5555A5555AAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => mR_weightIn1(2),
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd_0_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mR_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_1_CLK,
      I => mR_newWeightTemp1(1),
      O => mR_w1Stor(1),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"A50F5AF0A50F5AF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => mR_weightIn1(1),
      ADR0 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod1_fullProd_0_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mR_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_0_CLK,
      I => mR_newWeightTemp1(0),
      O => mR_w1Stor(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_weightIn1(0),
      ADR3 => mR_weightUpdateMod1_fullProd_0_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mR_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_7_CLK,
      I => mR_newWeightTemp1(7),
      O => mR_w1Stor(7),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"F0F1F0E00F0E0F1F"
    )
    port map (
      ADR2 => N222,
      ADR1 => mR_weightUpdateMod1_multAll_multRes_9_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_10_0,
      ADR0 => mR_weightUpdateMod1_multAll_Mmux_output51,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_11_0,
      ADR4 => N221,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mR_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_6_CLK,
      I => mR_newWeightTemp1(6),
      O => mR_w1Stor(6),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y21"
    )
    port map (
      CI => mR_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => mR_newWeightTemp1(7),
      O(2) => mR_newWeightTemp1(6),
      O(1) => mR_newWeightTemp1(5),
      O(0) => mR_newWeightTemp1(4),
      S(3) => mR_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => mR_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => mR_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => mR_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"99999999999999A5"
    )
    port map (
      ADR1 => N548,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_8_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_9_0,
      ADR0 => mR_weightUpdateMod1_multAll_multRes_10_0,
      ADR2 => N547,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mR_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_5_CLK,
      I => mR_newWeightTemp1(5),
      O => mR_w1Stor(5),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"F0F0F0E10F0F0F2D"
    )
    port map (
      ADR5 => N437,
      ADR1 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multAll_multRes_9_0,
      ADR0 => N436,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mR_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mR_w1Stor_4_CLK,
      I => mR_newWeightTemp1(4),
      O => mR_w1Stor(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"A55A8778A55AA55A"
    )
    port map (
      ADR2 => mR_weightIn1(4),
      ADR0 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR1 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_8_0,
      ADR5 => N410,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mM_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_3_CLK,
      I => mM_newWeightTemp1(3),
      O => mM_w1Stor(3),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"969696969696965A"
    )
    port map (
      ADR2 => mM_weightIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR5 => mM_weightUpdateMod1_fullProd_0_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR0 => mM_weightUpdateMod1_multAll_multRes_7_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y20"
    )
    port map (
      O => mM_w1Stor_3_ProtoComp64_CYINITGND_0
    );
  mM_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_2_CLK,
      I => mM_newWeightTemp1(2),
      O => mM_w1Stor(2),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y20"
    )
    port map (
      CI => '0',
      CYINIT => mM_w1Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => mM_newWeightTemp1(3),
      O(2) => mM_newWeightTemp1(2),
      O(1) => mM_newWeightTemp1(1),
      O(0) => mM_newWeightTemp1(0),
      S(3) => mM_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => mM_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => mM_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => mM_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"A5875A78A5875A78"
    )
    port map (
      ADR5 => '1',
      ADR2 => mM_weightIn1(2),
      ADR0 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR1 => mM_weightUpdateMod1_fullProd_0_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mM_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_1_CLK,
      I => mM_newWeightTemp1(1),
      O => mM_w1Stor(1),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"F00F0FF000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => mM_weightIn1(1),
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd_0_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mM_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_0_CLK,
      I => mM_newWeightTemp1(0),
      O => mM_w1Stor(0),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mM_weightIn1(0),
      ADR3 => mM_weightUpdateMod1_fullProd_0_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mM_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_7_CLK,
      I => mM_newWeightTemp1(7),
      O => mM_w1Stor(7),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FFFE00010100FEFF"
    )
    port map (
      ADR5 => N216,
      ADR0 => mM_weightUpdateMod1_multAll_multRes_9_0,
      ADR1 => mM_weightUpdateMod1_multAll_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_11_0,
      ADR3 => N215,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mM_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_6_CLK,
      I => mM_newWeightTemp1(6),
      O => mM_w1Stor(6),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y21"
    )
    port map (
      CI => mM_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => mM_newWeightTemp1(7),
      O(2) => mM_newWeightTemp1(6),
      O(1) => mM_newWeightTemp1(5),
      O(0) => mM_newWeightTemp1(4),
      S(3) => mM_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => mM_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => mM_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => mM_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"AAAAAAB855555547"
    )
    port map (
      ADR0 => N542,
      ADR1 => mM_weightUpdateMod1_multAll_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_9_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_10_0,
      ADR2 => N541,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mM_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_5_CLK,
      I => mM_newWeightTemp1(5),
      O => mM_w1Stor(5),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FFFE00010100FEFF"
    )
    port map (
      ADR5 => N431,
      ADR1 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR0 => mM_weightUpdateMod1_multAll_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_9_0,
      ADR3 => N430,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mM_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mM_w1Stor_4_CLK,
      I => mM_newWeightTemp1(4),
      O => mM_w1Stor(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"C837CC3337C833CC"
    )
    port map (
      ADR5 => mM_weightIn1(4),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR0 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_8_0,
      ADR4 => N406,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mL_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_3_CLK,
      I => mL_newWeightTemp1(3),
      O => mL_w1Stor(3),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"C3C3C3963C3C3C3C"
    )
    port map (
      ADR2 => mL_weightIn1(3),
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR0 => mL_weightUpdateMod1_fullProd_0_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multAll_multRes_7_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y50"
    )
    port map (
      O => mL_w1Stor_3_ProtoComp64_CYINITGND_0
    );
  mL_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_2_CLK,
      I => mL_newWeightTemp1(2),
      O => mL_w1Stor(2),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y50"
    )
    port map (
      CI => '0',
      CYINIT => mL_w1Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q,
      O(3) => mL_newWeightTemp1(3),
      O(2) => mL_newWeightTemp1(2),
      O(1) => mL_newWeightTemp1(1),
      O(0) => mL_newWeightTemp1(0),
      S(3) => mL_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => mL_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => mL_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => mL_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"99669966956A956A"
    )
    port map (
      ADR4 => '1',
      ADR0 => mL_weightIn1(2),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR5 => mL_weightUpdateMod1_fullProd_0_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mL_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_1_CLK,
      I => mL_newWeightTemp1(1),
      O => mL_w1Stor(1),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"A5A555555A5AAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => mL_weightIn1(1),
      ADR4 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd_0_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mL_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_0_CLK,
      I => mL_newWeightTemp1(0),
      O => mL_w1Stor(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => mL_weightIn1(0),
      ADR2 => mL_weightUpdateMod1_fullProd_0_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mL_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_7_CLK,
      I => mL_newWeightTemp1(7),
      O => mL_w1Stor(7),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => X"CCCD3332CCC83337"
    )
    port map (
      ADR1 => N213,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_9_0,
      ADR0 => mL_weightUpdateMod1_multAll_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_11_0,
      ADR5 => N212,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mL_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_6_CLK,
      I => mL_newWeightTemp1(6),
      O => mL_w1Stor(6),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y51"
    )
    port map (
      CI => mL_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q,
      O(3) => mL_newWeightTemp1(7),
      O(2) => mL_newWeightTemp1(6),
      O(1) => mL_newWeightTemp1(5),
      O(0) => mL_newWeightTemp1(4),
      S(3) => mL_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => mL_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => mL_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => mL_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => X"CC33CC33CC33D827"
    )
    port map (
      ADR1 => N539,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_7_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_8_0,
      ADR0 => mL_weightUpdateMod1_multAll_multRes_9_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_10_0,
      ADR2 => N538,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mL_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_5_CLK,
      I => mL_newWeightTemp1(5),
      O => mL_w1Stor(5),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => X"AAAAAAAC55555553"
    )
    port map (
      ADR0 => N428,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_8_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_9_0,
      ADR1 => N427,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mL_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_mL_w1Stor_4_CLK,
      I => mL_newWeightTemp1(4),
      O => mL_w1Stor(4),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y51",
      INIT => X"C3C3C34B3C3C3CB4"
    )
    port map (
      ADR5 => mL_weightIn1(4),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_8_0,
      ADR0 => N404,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 115 ps
    )
    port map (
      O => clk_BUFGP_IBUFG_8240,
      I => clk
    );
  ProtoComp73_IMUX : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_8240,
      O => clk_BUFGP_IBUFG_0
    );
  Input_0_IBUF : X_BUF
    generic map(
      LOC => "PAD119",
      PATHPULSE => 115 ps
    )
    port map (
      O => Input_0_IBUF_8243,
      I => Input(0)
    );
  ProtoComp73_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD119",
      PATHPULSE => 115 ps
    )
    port map (
      I => Input_0_IBUF_8243,
      O => Input_0_IBUF_0
    );
  Input_1_IBUF : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 115 ps
    )
    port map (
      O => Input_1_IBUF_8246,
      I => Input(1)
    );
  ProtoComp73_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 115 ps
    )
    port map (
      I => Input_1_IBUF_8246,
      O => Input_1_IBUF_0
    );
  corrOut_0_IBUF : X_BUF
    generic map(
      LOC => "PAD138",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_0_IBUF_8249,
      I => corrOut(0)
    );
  ProtoComp73_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD138",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_0_IBUF_8249,
      O => corrOut_0_IBUF_0
    );
  corrOut_1_IBUF : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_1_IBUF_8252,
      I => corrOut(1)
    );
  ProtoComp73_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_1_IBUF_8252,
      O => corrOut_1_IBUF_0
    );
  corrOut_2_IBUF : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_2_IBUF_8255,
      I => corrOut(2)
    );
  ProtoComp73_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_2_IBUF_8255,
      O => corrOut_2_IBUF_0
    );
  corrOut_3_IBUF : X_BUF
    generic map(
      LOC => "PAD143",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_3_IBUF_8258,
      I => corrOut(3)
    );
  ProtoComp73_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD143",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_3_IBUF_8258,
      O => corrOut_3_IBUF_0
    );
  corrOut_4_IBUF : X_BUF
    generic map(
      LOC => "PAD144",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_4_IBUF_8261,
      I => corrOut(4)
    );
  ProtoComp73_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD144",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_4_IBUF_8261,
      O => corrOut_4_IBUF_0
    );
  update_IBUF : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 115 ps
    )
    port map (
      O => update_IBUF_8264,
      I => update
    );
  ProtoComp73_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_8264,
      O => update_IBUF_0
    );
  Output_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => NlwBufferSignal_Output_0_OBUF_I,
      O => Output(0)
    );
  Output_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => NlwBufferSignal_Output_1_OBUF_I,
      O => Output(1)
    );
  Output_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => NlwBufferSignal_Output_2_OBUF_I,
      O => Output(2)
    );
  Output_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => NlwBufferSignal_Output_3_OBUF_I,
      O => Output(3)
    );
  Output_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => NlwBufferSignal_Output_4_OBUF_I,
      O => Output(4)
    );
  input_result_0 : X_SFF
    generic map(
      LOC => "ILOGIC_X7Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_input_result_0_CLK,
      I => ProtoComp75_D2OFFBYP_SRC_OUT,
      O => input_result(0),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC : X_MUX2
    generic map(
      LOC => "ILOGIC_X7Y3"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_IB_UNCONNECTED,
      O => ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND : X_ZERO
    generic map(
      LOC => "ILOGIC_X7Y3"
    )
    port map (
      O => ProtoComp75_D2OBYPSEL_GND_0
    );
  input_result_1 : X_SFF
    generic map(
      LOC => "ILOGIC_X7Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_input_result_1_CLK,
      I => input_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => input_result(1),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_1 : X_MUX2
    generic map(
      LOC => "ILOGIC_X7Y2"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_1_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_1_IB_UNCONNECTED,
      O => input_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => input_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_1 : X_ZERO
    generic map(
      LOC => "ILOGIC_X7Y2"
    )
    port map (
      O => input_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_0 : X_SFF
    generic map(
      LOC => "ILOGIC_X2Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_corrOut_result_0_CLK,
      I => corrOut_result_0_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(0),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_2 : X_MUX2
    generic map(
      LOC => "ILOGIC_X2Y0"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_2_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_2_IB_UNCONNECTED,
      O => corrOut_result_0_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_0_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_2 : X_ZERO
    generic map(
      LOC => "ILOGIC_X2Y0"
    )
    port map (
      O => corrOut_result_0_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_1 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_corrOut_result_1_CLK,
      I => corrOut_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(1),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_3 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y1"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_3_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_3_IB_UNCONNECTED,
      O => corrOut_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_3 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y1"
    )
    port map (
      O => corrOut_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_2 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_corrOut_result_2_CLK,
      I => corrOut_result_2_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(2),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_4 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y0"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_4_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_4_IB_UNCONNECTED,
      O => corrOut_result_2_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_2_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_4 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y0"
    )
    port map (
      O => corrOut_result_2_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_3 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_corrOut_result_3_CLK,
      I => corrOut_result_3_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(3),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_5 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y3"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_5_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_5_IB_UNCONNECTED,
      O => corrOut_result_3_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_3_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_5 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y3"
    )
    port map (
      O => corrOut_result_3_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_4 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_corrOut_result_4_CLK,
      I => corrOut_result_4_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(4),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_6 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y2"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_6_INA,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_6_IB_UNCONNECTED,
      O => corrOut_result_4_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_4_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_6 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y2"
    )
    port map (
      O => corrOut_result_4_ProtoComp75_D2OBYPSEL_GND_0
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y14",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y14"
    )
    port map (
      CECARRYIN => t_weightUpdateMod2_multL_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod2_multL_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod2_multL_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod2_multL_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod2_multL_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod2_multL_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod2_multL_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod2_multL_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod2_multL_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod2_multL_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod2_multL_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod2_multL_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod2_multL_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod2_multL_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      BCIN(17) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod2_multL_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod2_multL_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod2_multL_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod2_multL_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod2_multL_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod2_multL_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod2_multL_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod2_multL_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod2_multL_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod2_multL_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod2_multL_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod2_multL_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod2_multL_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod2_multL_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod2_multL_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod2_multL_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod2_multL_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod2_multL_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod2_multL_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod2_multL_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod2_multL_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod2_multL_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod2_multL_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod2_multL_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod2_multL_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod2_multL_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod2_multL_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod2_multL_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod2_multL_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod2_multL_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod2_multL_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod2_multL_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod2_multL_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod2_multL_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod2_multL_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod2_multL_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod2_multL_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod2_multL_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod2_multL_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod2_multL_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod2_multL_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod2_multL_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod2_multL_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod2_multL_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod2_multL_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod2_multL_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod2_multL_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod2_multL_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod2_multL_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod2_multL_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod2_multL_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod2_multL_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod2_multL_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod2_multL_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod2_multL_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod2_multL_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod2_multL_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod2_multL_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod2_multL_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod2_multL_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod2_multL_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod2_multL_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod2_multL_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod2_multL_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod2_multL_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod2_multL_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod2_multL_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod2_multL_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod2_multL_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod2_multL_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod2_multL_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod2_multL_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod2_multL_multRes(11),
      M(10) => t_weightUpdateMod2_multL_multRes(10),
      M(9) => t_weightUpdateMod2_multL_multRes(9),
      M(8) => t_weightUpdateMod2_multL_multRes(8),
      M(7) => t_weightUpdateMod2_multL_multRes(7),
      M(6) => t_weightUpdateMod2_multL_multRes(6),
      M(5) => t_weightUpdateMod2_multL_multRes(5),
      M(4) => t_weightUpdateMod2_leftMultTemp_0_Q,
      M(3) => t_weightUpdateMod2_multL_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod2_multL_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod2_multL_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod2_multL_Mmult_multRes_M0
    );
  clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_clk_BUFGP_BUFG_IN,
      O => clk_BUFGP
    );
  t_weightDKMult1_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTP_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTA_INT
    );
  t_weightDKMult1_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEA_INT
    );
  t_weightDKMult1_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEP_INT
    );
  t_weightDKMult1_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEB_INT
    );
  t_weightDKMult1_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEM_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTB_INT
    );
  t_weightDKMult1_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_CLK_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTM_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightDKMult1_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEC_INT
    );
  t_weightDKMult1_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEOPMODE_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTD_INT
    );
  t_weightDKMult1_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CED_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTC_INT
    );
  t_weightDKMult1_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CECARRYIN_INT
    );
  t_weightDKMult1_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y6"
    )
    port map (
      CECARRYIN => t_weightDKMult1_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightDKMult1_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightDKMult1_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightDKMult1_Mmult_multRes_CED_INT,
      RSTD => t_weightDKMult1_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightDKMult1_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightDKMult1_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightDKMult1_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightDKMult1_Mmult_multRes_RSTM_INT,
      CLK => t_weightDKMult1_Mmult_multRes_CLK_INT,
      RSTB => t_weightDKMult1_Mmult_multRes_RSTB_INT,
      CEM => t_weightDKMult1_Mmult_multRes_CEM_INT,
      CEB => t_weightDKMult1_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightDKMult1_Mmult_multRes_CEP_INT,
      CEA => t_weightDKMult1_Mmult_multRes_CEA_INT,
      RSTA => t_weightDKMult1_Mmult_multRes_RSTA_INT,
      RSTP => t_weightDKMult1_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightDKMult1_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightDKMult1_Mmult_multRes_CARRYOUT,
      B(17) => t_weightDKMult0_posIn1_7_1_17150,
      B(16) => t_weightDKMult0_posIn1_7_1_17150,
      B(15) => t_weightDKMult0_posIn1_7_1_17150,
      B(14) => t_weightDKMult0_posIn1_7_1_17150,
      B(13) => t_weightDKMult0_posIn1_7_1_17150,
      B(12) => t_weightDKMult0_posIn1_7_1_17150,
      B(11) => t_weightDKMult0_posIn1_7_1_17150,
      B(10) => t_weightDKMult0_posIn1_7_1_17150,
      B(9) => t_weightDKMult0_posIn1_7_1_17150,
      B(8) => t_weightDKMult0_posIn1_7_1_17150,
      B(7) => t_weightDKMult0_posIn1_7_1_17150,
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      PCIN(47) => t_weightDKMult1_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightDKMult1_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightDKMult1_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightDKMult1_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightDKMult1_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightDKMult1_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightDKMult1_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightDKMult1_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightDKMult1_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightDKMult1_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightDKMult1_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightDKMult1_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightDKMult1_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightDKMult1_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightDKMult1_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightDKMult1_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightDKMult1_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightDKMult1_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightDKMult1_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightDKMult1_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightDKMult1_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightDKMult1_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightDKMult1_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightDKMult1_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightDKMult1_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightDKMult1_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightDKMult1_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightDKMult1_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightDKMult1_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightDKMult1_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightDKMult1_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightDKMult1_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightDKMult1_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightDKMult1_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightDKMult1_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightDKMult1_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightDKMult1_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightDKMult1_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightDKMult1_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightDKMult1_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightDKMult1_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightDKMult1_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightDKMult1_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightDKMult1_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightDKMult1_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightDKMult1_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightDKMult1_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightDKMult1_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightDKMult1_posIn2_7_0,
      A(16) => t_weightDKMult1_posIn2_7_0,
      A(15) => t_weightDKMult1_posIn2_7_0,
      A(14) => t_weightDKMult1_posIn2_7_0,
      A(13) => t_weightDKMult1_posIn2_7_0,
      A(12) => t_weightDKMult1_posIn2_7_0,
      A(11) => t_weightDKMult1_posIn2_7_0,
      A(10) => t_weightDKMult1_posIn2_7_0,
      A(9) => t_weightDKMult1_posIn2_7_0,
      A(8) => t_weightDKMult1_posIn2_7_0,
      A(7) => t_weightDKMult1_posIn2_7_0,
      A(6) => t_weightDKMult1_posIn2(6),
      A(5) => t_weightDKMult1_posIn2(5),
      A(4) => t_weightDKMult1_posIn2(4),
      A(3) => t_weightDKMult1_posIn2(3),
      A(2) => t_weightDKMult1_posIn2_2_0,
      A(1) => t_weightDKMult1_posIn2_1_0,
      A(0) => t_weightIn1(0),
      BCIN(17) => t_weightDKMult1_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightDKMult1_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightDKMult1_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightDKMult1_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightDKMult1_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightDKMult1_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightDKMult1_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightDKMult1_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightDKMult1_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightDKMult1_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightDKMult1_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightDKMult1_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightDKMult1_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightDKMult1_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightDKMult1_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightDKMult1_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightDKMult1_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightDKMult1_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightDKMult1_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightDKMult1_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightDKMult1_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightDKMult1_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightDKMult1_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightDKMult1_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightDKMult1_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightDKMult1_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightDKMult1_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightDKMult1_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightDKMult1_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightDKMult1_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightDKMult1_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightDKMult1_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightDKMult1_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightDKMult1_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightDKMult1_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightDKMult1_Mmult_multRes_BCOUT0,
      P(47) => t_weightDKMult1_Mmult_multRes_P47,
      P(46) => t_weightDKMult1_Mmult_multRes_P46,
      P(45) => t_weightDKMult1_Mmult_multRes_P45,
      P(44) => t_weightDKMult1_Mmult_multRes_P44,
      P(43) => t_weightDKMult1_Mmult_multRes_P43,
      P(42) => t_weightDKMult1_Mmult_multRes_P42,
      P(41) => t_weightDKMult1_Mmult_multRes_P41,
      P(40) => t_weightDKMult1_Mmult_multRes_P40,
      P(39) => t_weightDKMult1_Mmult_multRes_P39,
      P(38) => t_weightDKMult1_Mmult_multRes_P38,
      P(37) => t_weightDKMult1_Mmult_multRes_P37,
      P(36) => t_weightDKMult1_Mmult_multRes_P36,
      P(35) => t_weightDKMult1_Mmult_multRes_P35,
      P(34) => t_weightDKMult1_Mmult_multRes_P34,
      P(33) => t_weightDKMult1_Mmult_multRes_P33,
      P(32) => t_weightDKMult1_Mmult_multRes_P32,
      P(31) => t_weightDKMult1_Mmult_multRes_P31,
      P(30) => t_weightDKMult1_Mmult_multRes_P30,
      P(29) => t_weightDKMult1_Mmult_multRes_P29,
      P(28) => t_weightDKMult1_Mmult_multRes_P28,
      P(27) => t_weightDKMult1_Mmult_multRes_P27,
      P(26) => t_weightDKMult1_Mmult_multRes_P26,
      P(25) => t_weightDKMult1_Mmult_multRes_P25,
      P(24) => t_weightDKMult1_Mmult_multRes_P24,
      P(23) => t_weightDKMult1_Mmult_multRes_P23,
      P(22) => t_weightDKMult1_Mmult_multRes_P22,
      P(21) => t_weightDKMult1_Mmult_multRes_P21,
      P(20) => t_weightDKMult1_Mmult_multRes_P20,
      P(19) => t_weightDKMult1_Mmult_multRes_P19,
      P(18) => t_weightDKMult1_Mmult_multRes_P18,
      P(17) => t_weightDKMult1_Mmult_multRes_P17,
      P(16) => t_weightDKMult1_Mmult_multRes_P16,
      P(15) => t_weightDKMult1_Mmult_multRes_P15,
      P(14) => t_weightDKMult1_Mmult_multRes_P14,
      P(13) => t_weightDKMult1_Mmult_multRes_P13,
      P(12) => t_weightDKMult1_Mmult_multRes_P12,
      P(11) => t_weightDKMult1_Mmult_multRes_P11,
      P(10) => t_weightDKMult1_Mmult_multRes_P10,
      P(9) => t_weightDKMult1_Mmult_multRes_P9,
      P(8) => t_weightDKMult1_Mmult_multRes_P8,
      P(7) => t_weightDKMult1_Mmult_multRes_P7,
      P(6) => t_weightDKMult1_Mmult_multRes_P6,
      P(5) => t_weightDKMult1_Mmult_multRes_P5,
      P(4) => t_weightDKMult1_Mmult_multRes_P4,
      P(3) => t_weightDKMult1_Mmult_multRes_P3,
      P(2) => t_weightDKMult1_Mmult_multRes_P2,
      P(1) => t_weightDKMult1_Mmult_multRes_P1,
      P(0) => t_weightDKMult1_Mmult_multRes_P0,
      PCOUT(47) => t_weightDKMult1_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightDKMult1_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightDKMult1_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightDKMult1_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightDKMult1_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightDKMult1_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightDKMult1_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightDKMult1_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightDKMult1_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightDKMult1_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightDKMult1_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightDKMult1_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightDKMult1_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightDKMult1_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightDKMult1_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightDKMult1_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightDKMult1_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightDKMult1_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightDKMult1_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightDKMult1_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightDKMult1_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightDKMult1_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightDKMult1_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightDKMult1_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightDKMult1_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightDKMult1_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightDKMult1_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightDKMult1_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightDKMult1_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightDKMult1_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightDKMult1_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightDKMult1_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightDKMult1_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightDKMult1_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightDKMult1_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightDKMult1_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightDKMult1_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightDKMult1_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightDKMult1_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightDKMult1_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightDKMult1_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightDKMult1_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightDKMult1_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightDKMult1_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightDKMult1_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightDKMult1_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightDKMult1_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightDKMult1_Mmult_multRes_PCOUT0,
      M(35) => t_weightDKMult1_Mmult_multRes_M35,
      M(34) => t_weightDKMult1_Mmult_multRes_M34,
      M(33) => t_weightDKMult1_Mmult_multRes_M33,
      M(32) => t_weightDKMult1_Mmult_multRes_M32,
      M(31) => t_weightDKMult1_Mmult_multRes_M31,
      M(30) => t_weightDKMult1_Mmult_multRes_M30,
      M(29) => t_weightDKMult1_Mmult_multRes_M29,
      M(28) => t_weightDKMult1_Mmult_multRes_M28,
      M(27) => t_weightDKMult1_Mmult_multRes_M27,
      M(26) => t_weightDKMult1_Mmult_multRes_M26,
      M(25) => t_weightDKMult1_Mmult_multRes_M25,
      M(24) => t_weightDKMult1_Mmult_multRes_M24,
      M(23) => t_weightDKMult1_Mmult_multRes_M23,
      M(22) => t_weightDKMult1_Mmult_multRes_M22,
      M(21) => t_weightDKMult1_Mmult_multRes_M21,
      M(20) => t_weightDKMult1_Mmult_multRes_M20,
      M(19) => t_weightDKMult1_Mmult_multRes_M19,
      M(18) => t_weightDKMult1_Mmult_multRes_M18,
      M(17) => t_weightDKMult1_Mmult_multRes_M17,
      M(16) => t_weightDKMult1_Mmult_multRes_M16,
      M(15) => t_weightDKMult1_Mmult_multRes_M15,
      M(14) => t_weightDKMult1_Mmult_multRes_M14,
      M(13) => t_weightDKMult1_Mmult_multRes_M13,
      M(12) => t_weightDKMult1_Mmult_multRes_M12,
      M(11) => t_weightDKMult1_multRes(11),
      M(10) => t_weightDKMult1_multRes(10),
      M(9) => t_weightDKMult1_multRes(9),
      M(8) => t_weightDKMult1_multRes(8),
      M(7) => t_weightDKMult1_multRes(7),
      M(6) => t_weightDKMult1_multRes(6),
      M(5) => t_weightDKMult1_multRes(5),
      M(4) => weightDeltaKOutNode_8_Q,
      M(3) => t_weightDKMult1_Mmult_multRes_M3,
      M(2) => t_weightDKMult1_Mmult_multRes_M2,
      M(1) => t_weightDKMult1_Mmult_multRes_M1,
      M(0) => t_weightDKMult1_Mmult_multRes_M0
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y13"
    )
    port map (
      CECARRYIN => t_weightUpdateMod1_multL_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod1_multL_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod1_multL_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod1_multL_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod1_multL_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod1_multL_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod1_multL_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod1_multL_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod1_multL_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod1_multL_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod1_multL_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod1_multL_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod1_multL_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod1_multL_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      BCIN(17) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod1_multL_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod1_multL_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod1_multL_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod1_multL_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod1_multL_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod1_multL_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod1_multL_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod1_multL_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod1_multL_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod1_multL_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod1_multL_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod1_multL_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod1_multL_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod1_multL_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod1_multL_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod1_multL_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod1_multL_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod1_multL_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod1_multL_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod1_multL_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod1_multL_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod1_multL_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod1_multL_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod1_multL_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod1_multL_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod1_multL_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod1_multL_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod1_multL_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod1_multL_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod1_multL_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod1_multL_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod1_multL_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod1_multL_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod1_multL_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod1_multL_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod1_multL_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod1_multL_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod1_multL_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod1_multL_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod1_multL_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod1_multL_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod1_multL_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod1_multL_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod1_multL_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod1_multL_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod1_multL_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod1_multL_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod1_multL_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod1_multL_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod1_multL_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod1_multL_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod1_multL_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod1_multL_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod1_multL_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod1_multL_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod1_multL_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod1_multL_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod1_multL_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod1_multL_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod1_multL_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod1_multL_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod1_multL_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod1_multL_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod1_multL_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod1_multL_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod1_multL_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod1_multL_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod1_multL_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod1_multL_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod1_multL_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod1_multL_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod1_multL_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod1_multL_multRes(11),
      M(10) => t_weightUpdateMod1_multL_multRes(10),
      M(9) => t_weightUpdateMod1_multL_multRes(9),
      M(8) => t_weightUpdateMod1_multL_multRes(8),
      M(7) => t_weightUpdateMod1_multL_multRes(7),
      M(6) => t_weightUpdateMod1_multL_multRes(6),
      M(5) => t_weightUpdateMod1_multL_multRes(5),
      M(4) => t_weightUpdateMod1_leftMultTemp_0_Q,
      M(3) => t_weightUpdateMod1_multL_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod1_multL_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod1_multL_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod1_multL_Mmult_multRes_M0
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y9"
    )
    port map (
      CECARRYIN => t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod0_multAll_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT,
      B(17) => t_weightUpdateMod0_multAll_posIn1(7),
      B(16) => t_weightUpdateMod0_multAll_posIn1(7),
      B(15) => t_weightUpdateMod0_multAll_posIn1(7),
      B(14) => t_weightUpdateMod0_multAll_posIn1(7),
      B(13) => t_weightUpdateMod0_multAll_posIn1(7),
      B(12) => t_weightUpdateMod0_multAll_posIn1(7),
      B(11) => t_weightUpdateMod0_multAll_posIn1(7),
      B(10) => t_weightUpdateMod0_multAll_posIn1(7),
      B(9) => t_weightUpdateMod0_multAll_posIn1(7),
      B(8) => t_weightUpdateMod0_multAll_posIn1(7),
      B(7) => t_weightUpdateMod0_multAll_posIn1(7),
      B(6) => t_weightUpdateMod0_multAll_posIn1(6),
      B(5) => t_weightUpdateMod0_multAll_posIn1(5),
      B(4) => t_weightUpdateMod0_multAll_posIn1(4),
      B(3) => t_weightUpdateMod0_multAll_posIn1(3),
      B(2) => t_weightUpdateMod0_multAll_posIn1(2),
      B(1) => t_weightUpdateMod0_multAll_posIn1(1),
      B(0) => t_weightUpdateMod0_leftMultTemp_0_Q,
      PCIN(47) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => mLOut(4),
      A(3) => mLOut(3),
      A(2) => mLOut(2),
      A(1) => mLOut(1),
      A(0) => mLOut(0),
      BCIN(17) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod0_multAll_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod0_multAll_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod0_multAll_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod0_multAll_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod0_multAll_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod0_multAll_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod0_multAll_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod0_multAll_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod0_multAll_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod0_multAll_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod0_multAll_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod0_multAll_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod0_multAll_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod0_multAll_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod0_multAll_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod0_multAll_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod0_multAll_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod0_multAll_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod0_multAll_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod0_multAll_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod0_multAll_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod0_multAll_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod0_multAll_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod0_multAll_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod0_multAll_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod0_multAll_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod0_multAll_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod0_multAll_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod0_multAll_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod0_multAll_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod0_multAll_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod0_multAll_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod0_multAll_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod0_multAll_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod0_multAll_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod0_multAll_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod0_multAll_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod0_multAll_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod0_multAll_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod0_multAll_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod0_multAll_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod0_multAll_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod0_multAll_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod0_multAll_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod0_multAll_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod0_multAll_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod0_multAll_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod0_multAll_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod0_multAll_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod0_multAll_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod0_multAll_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod0_multAll_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod0_multAll_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod0_multAll_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod0_multAll_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod0_multAll_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod0_multAll_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod0_multAll_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod0_multAll_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod0_multAll_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod0_multAll_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod0_multAll_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod0_multAll_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod0_multAll_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod0_multAll_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod0_multAll_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod0_multAll_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod0_multAll_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod0_multAll_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod0_multAll_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod0_multAll_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod0_multAll_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod0_multAll_multRes(11),
      M(10) => t_weightUpdateMod0_multAll_multRes(10),
      M(9) => t_weightUpdateMod0_multAll_multRes(9),
      M(8) => t_weightUpdateMod0_multAll_multRes(8),
      M(7) => t_weightUpdateMod0_multAll_multRes(7),
      M(6) => t_weightUpdateMod0_multAll_multRes(6),
      M(5) => t_weightUpdateMod0_multAll_multRes(5),
      M(4) => t_weightUpdateMod0_fullProd(0),
      M(3) => t_weightUpdateMod0_multAll_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod0_multAll_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod0_multAll_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod0_multAll_Mmult_multRes_M0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CED_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y4"
    )
    port map (
      CECARRYIN => mM_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => mM_weightUpdateMod0_multAll_Mmult_multRes_CED_INT,
      RSTD => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => mM_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => mM_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT,
      CLK => mM_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT,
      RSTB => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT,
      CEM => mM_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT,
      CEB => mM_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => mM_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT,
      CEA => mM_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT,
      RSTA => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT,
      RSTP => mM_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => mM_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => mM_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT,
      B(17) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(16) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(15) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(14) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(13) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(12) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(11) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(10) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(9) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(8) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(7) => mM_weightUpdateMod0_multAll_posIn1(7),
      B(6) => mM_weightUpdateMod0_multAll_posIn1(6),
      B(5) => mM_weightUpdateMod0_multAll_posIn1(5),
      B(4) => mM_weightUpdateMod0_multAll_posIn1_4_0,
      B(3) => mM_weightUpdateMod0_multAll_posIn1(3),
      B(2) => mM_weightUpdateMod0_multAll_posIn1_2_0,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(16) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(15) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(14) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(13) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(12) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(11) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(10) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(9) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(8) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(7) => mM_weightUpdateMod0_multAll_posIn2(7),
      A(6) => mM_weightUpdateMod0_multAll_posIn2(6),
      A(5) => mM_weightUpdateMod0_multAll_posIn2(5),
      A(4) => mM_weightUpdateMod0_multAll_posIn2(4),
      A(3) => mM_weightUpdateMod0_multAll_posIn2(3),
      A(2) => mM_weightUpdateMod0_multAll_posIn2(2),
      A(1) => mM_weightUpdateMod0_multAll_posIn2(1),
      A(0) => mM_weightUpdateMod0_multAll_posIn2_0_0,
      BCIN(17) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0,
      P(47) => mM_weightUpdateMod0_multAll_Mmult_multRes_P47,
      P(46) => mM_weightUpdateMod0_multAll_Mmult_multRes_P46,
      P(45) => mM_weightUpdateMod0_multAll_Mmult_multRes_P45,
      P(44) => mM_weightUpdateMod0_multAll_Mmult_multRes_P44,
      P(43) => mM_weightUpdateMod0_multAll_Mmult_multRes_P43,
      P(42) => mM_weightUpdateMod0_multAll_Mmult_multRes_P42,
      P(41) => mM_weightUpdateMod0_multAll_Mmult_multRes_P41,
      P(40) => mM_weightUpdateMod0_multAll_Mmult_multRes_P40,
      P(39) => mM_weightUpdateMod0_multAll_Mmult_multRes_P39,
      P(38) => mM_weightUpdateMod0_multAll_Mmult_multRes_P38,
      P(37) => mM_weightUpdateMod0_multAll_Mmult_multRes_P37,
      P(36) => mM_weightUpdateMod0_multAll_Mmult_multRes_P36,
      P(35) => mM_weightUpdateMod0_multAll_Mmult_multRes_P35,
      P(34) => mM_weightUpdateMod0_multAll_Mmult_multRes_P34,
      P(33) => mM_weightUpdateMod0_multAll_Mmult_multRes_P33,
      P(32) => mM_weightUpdateMod0_multAll_Mmult_multRes_P32,
      P(31) => mM_weightUpdateMod0_multAll_Mmult_multRes_P31,
      P(30) => mM_weightUpdateMod0_multAll_Mmult_multRes_P30,
      P(29) => mM_weightUpdateMod0_multAll_Mmult_multRes_P29,
      P(28) => mM_weightUpdateMod0_multAll_Mmult_multRes_P28,
      P(27) => mM_weightUpdateMod0_multAll_Mmult_multRes_P27,
      P(26) => mM_weightUpdateMod0_multAll_Mmult_multRes_P26,
      P(25) => mM_weightUpdateMod0_multAll_Mmult_multRes_P25,
      P(24) => mM_weightUpdateMod0_multAll_Mmult_multRes_P24,
      P(23) => mM_weightUpdateMod0_multAll_Mmult_multRes_P23,
      P(22) => mM_weightUpdateMod0_multAll_Mmult_multRes_P22,
      P(21) => mM_weightUpdateMod0_multAll_Mmult_multRes_P21,
      P(20) => mM_weightUpdateMod0_multAll_Mmult_multRes_P20,
      P(19) => mM_weightUpdateMod0_multAll_Mmult_multRes_P19,
      P(18) => mM_weightUpdateMod0_multAll_Mmult_multRes_P18,
      P(17) => mM_weightUpdateMod0_multAll_Mmult_multRes_P17,
      P(16) => mM_weightUpdateMod0_multAll_Mmult_multRes_P16,
      P(15) => mM_weightUpdateMod0_multAll_Mmult_multRes_P15,
      P(14) => mM_weightUpdateMod0_multAll_Mmult_multRes_P14,
      P(13) => mM_weightUpdateMod0_multAll_Mmult_multRes_P13,
      P(12) => mM_weightUpdateMod0_multAll_Mmult_multRes_P12,
      P(11) => mM_weightUpdateMod0_multAll_Mmult_multRes_P11,
      P(10) => mM_weightUpdateMod0_multAll_Mmult_multRes_P10,
      P(9) => mM_weightUpdateMod0_multAll_Mmult_multRes_P9,
      P(8) => mM_weightUpdateMod0_multAll_Mmult_multRes_P8,
      P(7) => mM_weightUpdateMod0_multAll_Mmult_multRes_P7,
      P(6) => mM_weightUpdateMod0_multAll_Mmult_multRes_P6,
      P(5) => mM_weightUpdateMod0_multAll_Mmult_multRes_P5,
      P(4) => mM_weightUpdateMod0_multAll_Mmult_multRes_P4,
      P(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_P3,
      P(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_P2,
      P(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_P1,
      P(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_P0,
      PCOUT(47) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0,
      M(35) => mM_weightUpdateMod0_multAll_Mmult_multRes_M35,
      M(34) => mM_weightUpdateMod0_multAll_Mmult_multRes_M34,
      M(33) => mM_weightUpdateMod0_multAll_Mmult_multRes_M33,
      M(32) => mM_weightUpdateMod0_multAll_Mmult_multRes_M32,
      M(31) => mM_weightUpdateMod0_multAll_Mmult_multRes_M31,
      M(30) => mM_weightUpdateMod0_multAll_Mmult_multRes_M30,
      M(29) => mM_weightUpdateMod0_multAll_Mmult_multRes_M29,
      M(28) => mM_weightUpdateMod0_multAll_Mmult_multRes_M28,
      M(27) => mM_weightUpdateMod0_multAll_Mmult_multRes_M27,
      M(26) => mM_weightUpdateMod0_multAll_Mmult_multRes_M26,
      M(25) => mM_weightUpdateMod0_multAll_Mmult_multRes_M25,
      M(24) => mM_weightUpdateMod0_multAll_Mmult_multRes_M24,
      M(23) => mM_weightUpdateMod0_multAll_Mmult_multRes_M23,
      M(22) => mM_weightUpdateMod0_multAll_Mmult_multRes_M22,
      M(21) => mM_weightUpdateMod0_multAll_Mmult_multRes_M21,
      M(20) => mM_weightUpdateMod0_multAll_Mmult_multRes_M20,
      M(19) => mM_weightUpdateMod0_multAll_Mmult_multRes_M19,
      M(18) => mM_weightUpdateMod0_multAll_Mmult_multRes_M18,
      M(17) => mM_weightUpdateMod0_multAll_Mmult_multRes_M17,
      M(16) => mM_weightUpdateMod0_multAll_Mmult_multRes_M16,
      M(15) => mM_weightUpdateMod0_multAll_Mmult_multRes_M15,
      M(14) => mM_weightUpdateMod0_multAll_Mmult_multRes_M14,
      M(13) => mM_weightUpdateMod0_multAll_Mmult_multRes_M13,
      M(12) => mM_weightUpdateMod0_multAll_Mmult_multRes_M12,
      M(11) => mM_weightUpdateMod0_multAll_multRes(11),
      M(10) => mM_weightUpdateMod0_multAll_multRes(10),
      M(9) => mM_weightUpdateMod0_multAll_multRes(9),
      M(8) => mM_weightUpdateMod0_multAll_multRes(8),
      M(7) => mM_weightUpdateMod0_multAll_multRes(7),
      M(6) => mM_weightUpdateMod0_multAll_multRes(6),
      M(5) => mM_weightUpdateMod0_multAll_multRes(5),
      M(4) => mM_weightUpdateMod0_fullProd(0),
      M(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_M3,
      M(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_M2,
      M(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_M1,
      M(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_M0
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y11"
    )
    port map (
      CECARRYIN => t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod1_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod1_multAll_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod1_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod1_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod1_multAll_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod1_multAll_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod1_multAll_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod1_multAll_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod1_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod1_multAll_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod1_multAll_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod1_multAll_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod1_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUT,
      B(17) => t_weightUpdateMod1_multAll_posIn1(7),
      B(16) => t_weightUpdateMod1_multAll_posIn1(7),
      B(15) => t_weightUpdateMod1_multAll_posIn1(7),
      B(14) => t_weightUpdateMod1_multAll_posIn1(7),
      B(13) => t_weightUpdateMod1_multAll_posIn1(7),
      B(12) => t_weightUpdateMod1_multAll_posIn1(7),
      B(11) => t_weightUpdateMod1_multAll_posIn1(7),
      B(10) => t_weightUpdateMod1_multAll_posIn1(7),
      B(9) => t_weightUpdateMod1_multAll_posIn1(7),
      B(8) => t_weightUpdateMod1_multAll_posIn1(7),
      B(7) => t_weightUpdateMod1_multAll_posIn1(7),
      B(6) => t_weightUpdateMod1_multAll_posIn1(6),
      B(5) => t_weightUpdateMod1_multAll_posIn1(5),
      B(4) => t_weightUpdateMod1_multAll_posIn1(4),
      B(3) => t_weightUpdateMod1_multAll_posIn1(3),
      B(2) => t_weightUpdateMod1_multAll_posIn1(2),
      B(1) => t_weightUpdateMod1_multAll_posIn1(1),
      B(0) => t_weightUpdateMod1_leftMultTemp_0_Q,
      PCIN(47) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => mMOut(4),
      A(3) => mMOut(3),
      A(2) => mMOut(2),
      A(1) => mMOut(1),
      A(0) => mMOut(0),
      BCIN(17) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod1_multAll_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod1_multAll_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod1_multAll_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod1_multAll_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod1_multAll_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod1_multAll_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod1_multAll_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod1_multAll_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod1_multAll_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod1_multAll_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod1_multAll_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod1_multAll_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod1_multAll_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod1_multAll_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod1_multAll_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod1_multAll_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod1_multAll_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod1_multAll_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod1_multAll_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod1_multAll_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod1_multAll_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod1_multAll_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod1_multAll_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod1_multAll_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod1_multAll_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod1_multAll_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod1_multAll_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod1_multAll_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod1_multAll_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod1_multAll_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod1_multAll_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod1_multAll_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod1_multAll_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod1_multAll_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod1_multAll_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod1_multAll_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod1_multAll_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod1_multAll_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod1_multAll_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod1_multAll_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod1_multAll_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod1_multAll_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod1_multAll_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod1_multAll_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod1_multAll_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod1_multAll_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod1_multAll_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod1_multAll_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod1_multAll_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod1_multAll_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod1_multAll_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod1_multAll_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod1_multAll_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod1_multAll_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod1_multAll_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod1_multAll_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod1_multAll_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod1_multAll_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod1_multAll_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod1_multAll_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod1_multAll_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod1_multAll_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod1_multAll_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod1_multAll_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod1_multAll_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod1_multAll_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod1_multAll_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod1_multAll_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod1_multAll_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod1_multAll_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod1_multAll_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod1_multAll_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod1_multAll_multRes(11),
      M(10) => t_weightUpdateMod1_multAll_multRes(10),
      M(9) => t_weightUpdateMod1_multAll_multRes(9),
      M(8) => t_weightUpdateMod1_multAll_multRes(8),
      M(7) => t_weightUpdateMod1_multAll_multRes(7),
      M(6) => t_weightUpdateMod1_multAll_multRes(6),
      M(5) => t_weightUpdateMod1_multAll_multRes(5),
      M(4) => t_weightUpdateMod1_fullProd(0),
      M(3) => t_weightUpdateMod1_multAll_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod1_multAll_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod1_multAll_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod1_multAll_Mmult_multRes_M0
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y10"
    )
    port map (
      CECARRYIN => t_weightUpdateMod0_multL_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod0_multL_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod0_multL_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod0_multL_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod0_multL_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod0_multL_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod0_multL_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod0_multL_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod0_multL_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod0_multL_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod0_multL_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod0_multL_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod0_multL_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod0_multL_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      BCIN(17) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod0_multL_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod0_multL_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod0_multL_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod0_multL_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod0_multL_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod0_multL_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod0_multL_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod0_multL_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod0_multL_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod0_multL_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod0_multL_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod0_multL_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod0_multL_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod0_multL_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod0_multL_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod0_multL_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod0_multL_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod0_multL_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod0_multL_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod0_multL_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod0_multL_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod0_multL_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod0_multL_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod0_multL_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod0_multL_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod0_multL_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod0_multL_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod0_multL_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod0_multL_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod0_multL_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod0_multL_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod0_multL_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod0_multL_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod0_multL_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod0_multL_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod0_multL_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod0_multL_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod0_multL_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod0_multL_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod0_multL_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod0_multL_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod0_multL_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod0_multL_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod0_multL_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod0_multL_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod0_multL_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod0_multL_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod0_multL_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod0_multL_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod0_multL_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod0_multL_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod0_multL_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod0_multL_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod0_multL_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod0_multL_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod0_multL_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod0_multL_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod0_multL_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod0_multL_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod0_multL_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod0_multL_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod0_multL_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod0_multL_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod0_multL_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod0_multL_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod0_multL_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod0_multL_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod0_multL_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod0_multL_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod0_multL_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod0_multL_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod0_multL_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod0_multL_multRes(11),
      M(10) => t_weightUpdateMod0_multL_multRes(10),
      M(9) => t_weightUpdateMod0_multL_multRes(9),
      M(8) => t_weightUpdateMod0_multL_multRes(8),
      M(7) => t_weightUpdateMod0_multL_multRes(7),
      M(6) => t_weightUpdateMod0_multL_multRes(6),
      M(5) => t_weightUpdateMod0_multL_multRes(5),
      M(4) => t_weightUpdateMod0_leftMultTemp_0_Q,
      M(3) => t_weightUpdateMod0_multL_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod0_multL_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod0_multL_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod0_multL_Mmult_multRes_M0
    );
  t_weightDKMult0_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTP_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTA_INT
    );
  t_weightDKMult0_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEA_INT
    );
  t_weightDKMult0_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEP_INT
    );
  t_weightDKMult0_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEB_INT
    );
  t_weightDKMult0_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEM_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTB_INT
    );
  t_weightDKMult0_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_CLK_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTM_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightDKMult0_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEC_INT
    );
  t_weightDKMult0_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEOPMODE_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTD_INT
    );
  t_weightDKMult0_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CED_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTC_INT
    );
  t_weightDKMult0_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CECARRYIN_INT
    );
  t_weightDKMult0_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y7"
    )
    port map (
      CECARRYIN => t_weightDKMult0_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightDKMult0_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightDKMult0_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightDKMult0_Mmult_multRes_CED_INT,
      RSTD => t_weightDKMult0_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightDKMult0_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightDKMult0_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightDKMult0_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightDKMult0_Mmult_multRes_RSTM_INT,
      CLK => t_weightDKMult0_Mmult_multRes_CLK_INT,
      RSTB => t_weightDKMult0_Mmult_multRes_RSTB_INT,
      CEM => t_weightDKMult0_Mmult_multRes_CEM_INT,
      CEB => t_weightDKMult0_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightDKMult0_Mmult_multRes_CEP_INT,
      CEA => t_weightDKMult0_Mmult_multRes_CEA_INT,
      RSTA => t_weightDKMult0_Mmult_multRes_RSTA_INT,
      RSTP => t_weightDKMult0_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightDKMult0_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightDKMult0_Mmult_multRes_CARRYOUT,
      B(17) => t_weightDKMult0_posIn1(7),
      B(16) => t_weightDKMult0_posIn1(7),
      B(15) => t_weightDKMult0_posIn1(7),
      B(14) => t_weightDKMult0_posIn1(7),
      B(13) => t_weightDKMult0_posIn1(7),
      B(12) => t_weightDKMult0_posIn1(7),
      B(11) => t_weightDKMult0_posIn1(7),
      B(10) => t_weightDKMult0_posIn1(7),
      B(9) => t_weightDKMult0_posIn1(7),
      B(8) => t_weightDKMult0_posIn1(7),
      B(7) => t_weightDKMult0_posIn1(7),
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      PCIN(47) => t_weightDKMult0_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightDKMult0_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightDKMult0_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightDKMult0_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightDKMult0_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightDKMult0_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightDKMult0_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightDKMult0_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightDKMult0_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightDKMult0_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightDKMult0_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightDKMult0_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightDKMult0_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightDKMult0_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightDKMult0_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightDKMult0_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightDKMult0_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightDKMult0_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightDKMult0_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightDKMult0_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightDKMult0_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightDKMult0_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightDKMult0_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightDKMult0_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightDKMult0_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightDKMult0_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightDKMult0_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightDKMult0_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightDKMult0_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightDKMult0_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightDKMult0_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightDKMult0_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightDKMult0_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightDKMult0_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightDKMult0_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightDKMult0_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightDKMult0_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightDKMult0_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightDKMult0_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightDKMult0_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightDKMult0_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightDKMult0_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightDKMult0_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightDKMult0_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightDKMult0_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightDKMult0_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightDKMult0_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightDKMult0_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightDKMult0_posIn2_7_0,
      A(16) => t_weightDKMult0_posIn2_7_0,
      A(15) => t_weightDKMult0_posIn2_7_0,
      A(14) => t_weightDKMult0_posIn2_7_0,
      A(13) => t_weightDKMult0_posIn2_7_0,
      A(12) => t_weightDKMult0_posIn2_7_0,
      A(11) => t_weightDKMult0_posIn2_7_0,
      A(10) => t_weightDKMult0_posIn2_7_0,
      A(9) => t_weightDKMult0_posIn2_7_0,
      A(8) => t_weightDKMult0_posIn2_7_0,
      A(7) => t_weightDKMult0_posIn2_7_0,
      A(6) => t_weightDKMult0_posIn2(6),
      A(5) => t_weightDKMult0_posIn2(5),
      A(4) => t_weightDKMult0_posIn2(4),
      A(3) => t_weightDKMult0_posIn2(3),
      A(2) => t_weightDKMult0_posIn2_2_0,
      A(1) => t_weightDKMult0_posIn2_1_0,
      A(0) => t_weightIn0(0),
      BCIN(17) => t_weightDKMult0_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightDKMult0_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightDKMult0_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightDKMult0_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightDKMult0_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightDKMult0_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightDKMult0_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightDKMult0_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightDKMult0_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightDKMult0_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightDKMult0_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightDKMult0_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightDKMult0_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightDKMult0_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightDKMult0_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightDKMult0_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightDKMult0_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightDKMult0_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightDKMult0_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightDKMult0_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightDKMult0_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightDKMult0_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightDKMult0_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightDKMult0_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightDKMult0_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightDKMult0_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightDKMult0_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightDKMult0_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightDKMult0_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightDKMult0_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightDKMult0_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightDKMult0_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightDKMult0_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightDKMult0_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightDKMult0_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightDKMult0_Mmult_multRes_BCOUT0,
      P(47) => t_weightDKMult0_Mmult_multRes_P47,
      P(46) => t_weightDKMult0_Mmult_multRes_P46,
      P(45) => t_weightDKMult0_Mmult_multRes_P45,
      P(44) => t_weightDKMult0_Mmult_multRes_P44,
      P(43) => t_weightDKMult0_Mmult_multRes_P43,
      P(42) => t_weightDKMult0_Mmult_multRes_P42,
      P(41) => t_weightDKMult0_Mmult_multRes_P41,
      P(40) => t_weightDKMult0_Mmult_multRes_P40,
      P(39) => t_weightDKMult0_Mmult_multRes_P39,
      P(38) => t_weightDKMult0_Mmult_multRes_P38,
      P(37) => t_weightDKMult0_Mmult_multRes_P37,
      P(36) => t_weightDKMult0_Mmult_multRes_P36,
      P(35) => t_weightDKMult0_Mmult_multRes_P35,
      P(34) => t_weightDKMult0_Mmult_multRes_P34,
      P(33) => t_weightDKMult0_Mmult_multRes_P33,
      P(32) => t_weightDKMult0_Mmult_multRes_P32,
      P(31) => t_weightDKMult0_Mmult_multRes_P31,
      P(30) => t_weightDKMult0_Mmult_multRes_P30,
      P(29) => t_weightDKMult0_Mmult_multRes_P29,
      P(28) => t_weightDKMult0_Mmult_multRes_P28,
      P(27) => t_weightDKMult0_Mmult_multRes_P27,
      P(26) => t_weightDKMult0_Mmult_multRes_P26,
      P(25) => t_weightDKMult0_Mmult_multRes_P25,
      P(24) => t_weightDKMult0_Mmult_multRes_P24,
      P(23) => t_weightDKMult0_Mmult_multRes_P23,
      P(22) => t_weightDKMult0_Mmult_multRes_P22,
      P(21) => t_weightDKMult0_Mmult_multRes_P21,
      P(20) => t_weightDKMult0_Mmult_multRes_P20,
      P(19) => t_weightDKMult0_Mmult_multRes_P19,
      P(18) => t_weightDKMult0_Mmult_multRes_P18,
      P(17) => t_weightDKMult0_Mmult_multRes_P17,
      P(16) => t_weightDKMult0_Mmult_multRes_P16,
      P(15) => t_weightDKMult0_Mmult_multRes_P15,
      P(14) => t_weightDKMult0_Mmult_multRes_P14,
      P(13) => t_weightDKMult0_Mmult_multRes_P13,
      P(12) => t_weightDKMult0_Mmult_multRes_P12,
      P(11) => t_weightDKMult0_Mmult_multRes_P11,
      P(10) => t_weightDKMult0_Mmult_multRes_P10,
      P(9) => t_weightDKMult0_Mmult_multRes_P9,
      P(8) => t_weightDKMult0_Mmult_multRes_P8,
      P(7) => t_weightDKMult0_Mmult_multRes_P7,
      P(6) => t_weightDKMult0_Mmult_multRes_P6,
      P(5) => t_weightDKMult0_Mmult_multRes_P5,
      P(4) => t_weightDKMult0_Mmult_multRes_P4,
      P(3) => t_weightDKMult0_Mmult_multRes_P3,
      P(2) => t_weightDKMult0_Mmult_multRes_P2,
      P(1) => t_weightDKMult0_Mmult_multRes_P1,
      P(0) => t_weightDKMult0_Mmult_multRes_P0,
      PCOUT(47) => t_weightDKMult0_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightDKMult0_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightDKMult0_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightDKMult0_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightDKMult0_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightDKMult0_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightDKMult0_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightDKMult0_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightDKMult0_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightDKMult0_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightDKMult0_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightDKMult0_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightDKMult0_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightDKMult0_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightDKMult0_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightDKMult0_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightDKMult0_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightDKMult0_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightDKMult0_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightDKMult0_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightDKMult0_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightDKMult0_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightDKMult0_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightDKMult0_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightDKMult0_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightDKMult0_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightDKMult0_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightDKMult0_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightDKMult0_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightDKMult0_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightDKMult0_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightDKMult0_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightDKMult0_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightDKMult0_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightDKMult0_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightDKMult0_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightDKMult0_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightDKMult0_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightDKMult0_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightDKMult0_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightDKMult0_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightDKMult0_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightDKMult0_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightDKMult0_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightDKMult0_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightDKMult0_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightDKMult0_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightDKMult0_Mmult_multRes_PCOUT0,
      M(35) => t_weightDKMult0_Mmult_multRes_M35,
      M(34) => t_weightDKMult0_Mmult_multRes_M34,
      M(33) => t_weightDKMult0_Mmult_multRes_M33,
      M(32) => t_weightDKMult0_Mmult_multRes_M32,
      M(31) => t_weightDKMult0_Mmult_multRes_M31,
      M(30) => t_weightDKMult0_Mmult_multRes_M30,
      M(29) => t_weightDKMult0_Mmult_multRes_M29,
      M(28) => t_weightDKMult0_Mmult_multRes_M28,
      M(27) => t_weightDKMult0_Mmult_multRes_M27,
      M(26) => t_weightDKMult0_Mmult_multRes_M26,
      M(25) => t_weightDKMult0_Mmult_multRes_M25,
      M(24) => t_weightDKMult0_Mmult_multRes_M24,
      M(23) => t_weightDKMult0_Mmult_multRes_M23,
      M(22) => t_weightDKMult0_Mmult_multRes_M22,
      M(21) => t_weightDKMult0_Mmult_multRes_M21,
      M(20) => t_weightDKMult0_Mmult_multRes_M20,
      M(19) => t_weightDKMult0_Mmult_multRes_M19,
      M(18) => t_weightDKMult0_Mmult_multRes_M18,
      M(17) => t_weightDKMult0_Mmult_multRes_M17,
      M(16) => t_weightDKMult0_Mmult_multRes_M16,
      M(15) => t_weightDKMult0_Mmult_multRes_M15,
      M(14) => t_weightDKMult0_Mmult_multRes_M14,
      M(13) => t_weightDKMult0_Mmult_multRes_M13,
      M(12) => t_weightDKMult0_Mmult_multRes_M12,
      M(11) => t_weightDKMult0_multRes(11),
      M(10) => t_weightDKMult0_multRes(10),
      M(9) => t_weightDKMult0_multRes(9),
      M(8) => t_weightDKMult0_multRes(8),
      M(7) => t_weightDKMult0_multRes(7),
      M(6) => t_weightDKMult0_multRes(6),
      M(5) => t_weightDKMult0_multRes(5),
      M(4) => weightDeltaKOutNode_0_Q,
      M(3) => t_weightDKMult0_Mmult_multRes_M3,
      M(2) => t_weightDKMult0_Mmult_multRes_M2,
      M(1) => t_weightDKMult0_Mmult_multRes_M1,
      M(0) => t_weightDKMult0_Mmult_multRes_M0
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y12"
    )
    port map (
      CECARRYIN => t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod2_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod2_multAll_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod2_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod2_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod2_multAll_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod2_multAll_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod2_multAll_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod2_multAll_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod2_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod2_multAll_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod2_multAll_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod2_multAll_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod2_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUT,
      B(17) => t_weightUpdateMod2_multAll_posIn1(7),
      B(16) => t_weightUpdateMod2_multAll_posIn1(7),
      B(15) => t_weightUpdateMod2_multAll_posIn1(7),
      B(14) => t_weightUpdateMod2_multAll_posIn1(7),
      B(13) => t_weightUpdateMod2_multAll_posIn1(7),
      B(12) => t_weightUpdateMod2_multAll_posIn1(7),
      B(11) => t_weightUpdateMod2_multAll_posIn1(7),
      B(10) => t_weightUpdateMod2_multAll_posIn1(7),
      B(9) => t_weightUpdateMod2_multAll_posIn1(7),
      B(8) => t_weightUpdateMod2_multAll_posIn1(7),
      B(7) => t_weightUpdateMod2_multAll_posIn1(7),
      B(6) => t_weightUpdateMod2_multAll_posIn1(6),
      B(5) => t_weightUpdateMod2_multAll_posIn1(5),
      B(4) => t_weightUpdateMod2_multAll_posIn1(4),
      B(3) => t_weightUpdateMod2_multAll_posIn1(3),
      B(2) => t_weightUpdateMod2_multAll_posIn1(2),
      B(1) => t_weightUpdateMod2_multAll_posIn1(1),
      B(0) => t_weightUpdateMod2_leftMultTemp_0_Q,
      PCIN(47) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => mROut(4),
      A(3) => mROut(3),
      A(2) => mROut(2),
      A(1) => mROut(1),
      A(0) => mROut(0),
      BCIN(17) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod2_multAll_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod2_multAll_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod2_multAll_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod2_multAll_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod2_multAll_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod2_multAll_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod2_multAll_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod2_multAll_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod2_multAll_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod2_multAll_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod2_multAll_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod2_multAll_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod2_multAll_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod2_multAll_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod2_multAll_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod2_multAll_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod2_multAll_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod2_multAll_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod2_multAll_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod2_multAll_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod2_multAll_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod2_multAll_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod2_multAll_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod2_multAll_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod2_multAll_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod2_multAll_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod2_multAll_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod2_multAll_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod2_multAll_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod2_multAll_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod2_multAll_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod2_multAll_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod2_multAll_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod2_multAll_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod2_multAll_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod2_multAll_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod2_multAll_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod2_multAll_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod2_multAll_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod2_multAll_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod2_multAll_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod2_multAll_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod2_multAll_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod2_multAll_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod2_multAll_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod2_multAll_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod2_multAll_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod2_multAll_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod2_multAll_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod2_multAll_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod2_multAll_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod2_multAll_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod2_multAll_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod2_multAll_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod2_multAll_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod2_multAll_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod2_multAll_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod2_multAll_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod2_multAll_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod2_multAll_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod2_multAll_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod2_multAll_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod2_multAll_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod2_multAll_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod2_multAll_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod2_multAll_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod2_multAll_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod2_multAll_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod2_multAll_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod2_multAll_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod2_multAll_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod2_multAll_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod2_multAll_multRes(11),
      M(10) => t_weightUpdateMod2_multAll_multRes(10),
      M(9) => t_weightUpdateMod2_multAll_multRes(9),
      M(8) => t_weightUpdateMod2_multAll_multRes(8),
      M(7) => t_weightUpdateMod2_multAll_multRes(7),
      M(6) => t_weightUpdateMod2_multAll_multRes(6),
      M(5) => t_weightUpdateMod2_multAll_multRes(5),
      M(4) => t_weightUpdateMod2_fullProd(0),
      M(3) => t_weightUpdateMod2_multAll_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod2_multAll_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod2_multAll_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod2_multAll_Mmult_multRes_M0
    );
  t_deltaKMult_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTP_INT
    );
  t_deltaKMult_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTA_INT
    );
  t_deltaKMult_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEA_INT
    );
  t_deltaKMult_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEP_INT
    );
  t_deltaKMult_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEB_INT
    );
  t_deltaKMult_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEM_INT
    );
  t_deltaKMult_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTB_INT
    );
  t_deltaKMult_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_CLK_INT
    );
  t_deltaKMult_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTM_INT
    );
  t_deltaKMult_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTOPMODE_INT
    );
  t_deltaKMult_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEC_INT
    );
  t_deltaKMult_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEOPMODE_INT
    );
  t_deltaKMult_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTD_INT
    );
  t_deltaKMult_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CED_INT
    );
  t_deltaKMult_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTCARRYIN_INT
    );
  t_deltaKMult_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTC_INT
    );
  t_deltaKMult_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CECARRYIN_INT
    );
  t_deltaKMult_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y3"
    )
    port map (
      CECARRYIN => t_deltaKMult_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_deltaKMult_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_deltaKMult_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_deltaKMult_Mmult_multRes_CED_INT,
      RSTD => t_deltaKMult_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_deltaKMult_Mmult_multRes_CEOPMODE_INT,
      CEC => t_deltaKMult_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_deltaKMult_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_deltaKMult_Mmult_multRes_RSTM_INT,
      CLK => t_deltaKMult_Mmult_multRes_CLK_INT,
      RSTB => t_deltaKMult_Mmult_multRes_RSTB_INT,
      CEM => t_deltaKMult_Mmult_multRes_CEM_INT,
      CEB => t_deltaKMult_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_deltaKMult_Mmult_multRes_CEP_INT,
      CEA => t_deltaKMult_Mmult_multRes_CEA_INT,
      RSTA => t_deltaKMult_Mmult_multRes_RSTA_INT,
      RSTP => t_deltaKMult_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_deltaKMult_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_deltaKMult_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => t_deltaKMult_posIn1(4),
      B(3) => t_deltaKMult_posIn1(3),
      B(2) => t_deltaKMult_posIn1(2),
      B(1) => t_deltaKMult_posIn1(1),
      B(0) => t_deltaKMult_posIn1(0),
      PCIN(47) => t_deltaKMult_Mmult_multRes_PCIN47,
      PCIN(46) => t_deltaKMult_Mmult_multRes_PCIN46,
      PCIN(45) => t_deltaKMult_Mmult_multRes_PCIN45,
      PCIN(44) => t_deltaKMult_Mmult_multRes_PCIN44,
      PCIN(43) => t_deltaKMult_Mmult_multRes_PCIN43,
      PCIN(42) => t_deltaKMult_Mmult_multRes_PCIN42,
      PCIN(41) => t_deltaKMult_Mmult_multRes_PCIN41,
      PCIN(40) => t_deltaKMult_Mmult_multRes_PCIN40,
      PCIN(39) => t_deltaKMult_Mmult_multRes_PCIN39,
      PCIN(38) => t_deltaKMult_Mmult_multRes_PCIN38,
      PCIN(37) => t_deltaKMult_Mmult_multRes_PCIN37,
      PCIN(36) => t_deltaKMult_Mmult_multRes_PCIN36,
      PCIN(35) => t_deltaKMult_Mmult_multRes_PCIN35,
      PCIN(34) => t_deltaKMult_Mmult_multRes_PCIN34,
      PCIN(33) => t_deltaKMult_Mmult_multRes_PCIN33,
      PCIN(32) => t_deltaKMult_Mmult_multRes_PCIN32,
      PCIN(31) => t_deltaKMult_Mmult_multRes_PCIN31,
      PCIN(30) => t_deltaKMult_Mmult_multRes_PCIN30,
      PCIN(29) => t_deltaKMult_Mmult_multRes_PCIN29,
      PCIN(28) => t_deltaKMult_Mmult_multRes_PCIN28,
      PCIN(27) => t_deltaKMult_Mmult_multRes_PCIN27,
      PCIN(26) => t_deltaKMult_Mmult_multRes_PCIN26,
      PCIN(25) => t_deltaKMult_Mmult_multRes_PCIN25,
      PCIN(24) => t_deltaKMult_Mmult_multRes_PCIN24,
      PCIN(23) => t_deltaKMult_Mmult_multRes_PCIN23,
      PCIN(22) => t_deltaKMult_Mmult_multRes_PCIN22,
      PCIN(21) => t_deltaKMult_Mmult_multRes_PCIN21,
      PCIN(20) => t_deltaKMult_Mmult_multRes_PCIN20,
      PCIN(19) => t_deltaKMult_Mmult_multRes_PCIN19,
      PCIN(18) => t_deltaKMult_Mmult_multRes_PCIN18,
      PCIN(17) => t_deltaKMult_Mmult_multRes_PCIN17,
      PCIN(16) => t_deltaKMult_Mmult_multRes_PCIN16,
      PCIN(15) => t_deltaKMult_Mmult_multRes_PCIN15,
      PCIN(14) => t_deltaKMult_Mmult_multRes_PCIN14,
      PCIN(13) => t_deltaKMult_Mmult_multRes_PCIN13,
      PCIN(12) => t_deltaKMult_Mmult_multRes_PCIN12,
      PCIN(11) => t_deltaKMult_Mmult_multRes_PCIN11,
      PCIN(10) => t_deltaKMult_Mmult_multRes_PCIN10,
      PCIN(9) => t_deltaKMult_Mmult_multRes_PCIN9,
      PCIN(8) => t_deltaKMult_Mmult_multRes_PCIN8,
      PCIN(7) => t_deltaKMult_Mmult_multRes_PCIN7,
      PCIN(6) => t_deltaKMult_Mmult_multRes_PCIN6,
      PCIN(5) => t_deltaKMult_Mmult_multRes_PCIN5,
      PCIN(4) => t_deltaKMult_Mmult_multRes_PCIN4,
      PCIN(3) => t_deltaKMult_Mmult_multRes_PCIN3,
      PCIN(2) => t_deltaKMult_Mmult_multRes_PCIN2,
      PCIN(1) => t_deltaKMult_Mmult_multRes_PCIN1,
      PCIN(0) => t_deltaKMult_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => t_deltaKMult_posIn2(6),
      A(5) => t_deltaKMult_posIn2(5),
      A(4) => t_deltaKMult_posIn2(4),
      A(3) => t_deltaKMult_posIn2(3),
      A(2) => GND,
      A(1) => GND,
      A(0) => GND,
      BCIN(17) => t_deltaKMult_Mmult_multRes_BCIN17,
      BCIN(16) => t_deltaKMult_Mmult_multRes_BCIN16,
      BCIN(15) => t_deltaKMult_Mmult_multRes_BCIN15,
      BCIN(14) => t_deltaKMult_Mmult_multRes_BCIN14,
      BCIN(13) => t_deltaKMult_Mmult_multRes_BCIN13,
      BCIN(12) => t_deltaKMult_Mmult_multRes_BCIN12,
      BCIN(11) => t_deltaKMult_Mmult_multRes_BCIN11,
      BCIN(10) => t_deltaKMult_Mmult_multRes_BCIN10,
      BCIN(9) => t_deltaKMult_Mmult_multRes_BCIN9,
      BCIN(8) => t_deltaKMult_Mmult_multRes_BCIN8,
      BCIN(7) => t_deltaKMult_Mmult_multRes_BCIN7,
      BCIN(6) => t_deltaKMult_Mmult_multRes_BCIN6,
      BCIN(5) => t_deltaKMult_Mmult_multRes_BCIN5,
      BCIN(4) => t_deltaKMult_Mmult_multRes_BCIN4,
      BCIN(3) => t_deltaKMult_Mmult_multRes_BCIN3,
      BCIN(2) => t_deltaKMult_Mmult_multRes_BCIN2,
      BCIN(1) => t_deltaKMult_Mmult_multRes_BCIN1,
      BCIN(0) => t_deltaKMult_Mmult_multRes_BCIN0,
      BCOUT(17) => t_deltaKMult_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_deltaKMult_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_deltaKMult_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_deltaKMult_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_deltaKMult_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_deltaKMult_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_deltaKMult_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_deltaKMult_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_deltaKMult_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_deltaKMult_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_deltaKMult_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_deltaKMult_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_deltaKMult_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_deltaKMult_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_deltaKMult_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_deltaKMult_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_deltaKMult_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_deltaKMult_Mmult_multRes_BCOUT0,
      P(47) => t_deltaKMult_Mmult_multRes_P47,
      P(46) => t_deltaKMult_Mmult_multRes_P46,
      P(45) => t_deltaKMult_Mmult_multRes_P45,
      P(44) => t_deltaKMult_Mmult_multRes_P44,
      P(43) => t_deltaKMult_Mmult_multRes_P43,
      P(42) => t_deltaKMult_Mmult_multRes_P42,
      P(41) => t_deltaKMult_Mmult_multRes_P41,
      P(40) => t_deltaKMult_Mmult_multRes_P40,
      P(39) => t_deltaKMult_Mmult_multRes_P39,
      P(38) => t_deltaKMult_Mmult_multRes_P38,
      P(37) => t_deltaKMult_Mmult_multRes_P37,
      P(36) => t_deltaKMult_Mmult_multRes_P36,
      P(35) => t_deltaKMult_Mmult_multRes_P35,
      P(34) => t_deltaKMult_Mmult_multRes_P34,
      P(33) => t_deltaKMult_Mmult_multRes_P33,
      P(32) => t_deltaKMult_Mmult_multRes_P32,
      P(31) => t_deltaKMult_Mmult_multRes_P31,
      P(30) => t_deltaKMult_Mmult_multRes_P30,
      P(29) => t_deltaKMult_Mmult_multRes_P29,
      P(28) => t_deltaKMult_Mmult_multRes_P28,
      P(27) => t_deltaKMult_Mmult_multRes_P27,
      P(26) => t_deltaKMult_Mmult_multRes_P26,
      P(25) => t_deltaKMult_Mmult_multRes_P25,
      P(24) => t_deltaKMult_Mmult_multRes_P24,
      P(23) => t_deltaKMult_Mmult_multRes_P23,
      P(22) => t_deltaKMult_Mmult_multRes_P22,
      P(21) => t_deltaKMult_Mmult_multRes_P21,
      P(20) => t_deltaKMult_Mmult_multRes_P20,
      P(19) => t_deltaKMult_Mmult_multRes_P19,
      P(18) => t_deltaKMult_Mmult_multRes_P18,
      P(17) => t_deltaKMult_Mmult_multRes_P17,
      P(16) => t_deltaKMult_Mmult_multRes_P16,
      P(15) => t_deltaKMult_Mmult_multRes_P15,
      P(14) => t_deltaKMult_Mmult_multRes_P14,
      P(13) => t_deltaKMult_Mmult_multRes_P13,
      P(12) => t_deltaKMult_Mmult_multRes_P12,
      P(11) => t_deltaKMult_Mmult_multRes_P11,
      P(10) => t_deltaKMult_Mmult_multRes_P10,
      P(9) => t_deltaKMult_Mmult_multRes_P9,
      P(8) => t_deltaKMult_Mmult_multRes_P8,
      P(7) => t_deltaKMult_Mmult_multRes_P7,
      P(6) => t_deltaKMult_Mmult_multRes_P6,
      P(5) => t_deltaKMult_Mmult_multRes_P5,
      P(4) => t_deltaKMult_Mmult_multRes_P4,
      P(3) => t_deltaKMult_Mmult_multRes_P3,
      P(2) => t_deltaKMult_Mmult_multRes_P2,
      P(1) => t_deltaKMult_Mmult_multRes_P1,
      P(0) => t_deltaKMult_Mmult_multRes_P0,
      PCOUT(47) => t_deltaKMult_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_deltaKMult_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_deltaKMult_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_deltaKMult_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_deltaKMult_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_deltaKMult_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_deltaKMult_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_deltaKMult_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_deltaKMult_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_deltaKMult_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_deltaKMult_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_deltaKMult_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_deltaKMult_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_deltaKMult_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_deltaKMult_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_deltaKMult_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_deltaKMult_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_deltaKMult_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_deltaKMult_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_deltaKMult_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_deltaKMult_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_deltaKMult_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_deltaKMult_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_deltaKMult_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_deltaKMult_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_deltaKMult_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_deltaKMult_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_deltaKMult_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_deltaKMult_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_deltaKMult_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_deltaKMult_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_deltaKMult_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_deltaKMult_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_deltaKMult_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_deltaKMult_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_deltaKMult_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_deltaKMult_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_deltaKMult_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_deltaKMult_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_deltaKMult_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_deltaKMult_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_deltaKMult_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_deltaKMult_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_deltaKMult_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_deltaKMult_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_deltaKMult_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_deltaKMult_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_deltaKMult_Mmult_multRes_PCOUT0,
      M(35) => t_deltaKMult_Mmult_multRes_M35,
      M(34) => t_deltaKMult_Mmult_multRes_M34,
      M(33) => t_deltaKMult_Mmult_multRes_M33,
      M(32) => t_deltaKMult_Mmult_multRes_M32,
      M(31) => t_deltaKMult_Mmult_multRes_M31,
      M(30) => t_deltaKMult_Mmult_multRes_M30,
      M(29) => t_deltaKMult_Mmult_multRes_M29,
      M(28) => t_deltaKMult_Mmult_multRes_M28,
      M(27) => t_deltaKMult_Mmult_multRes_M27,
      M(26) => t_deltaKMult_Mmult_multRes_M26,
      M(25) => t_deltaKMult_Mmult_multRes_M25,
      M(24) => t_deltaKMult_Mmult_multRes_M24,
      M(23) => t_deltaKMult_Mmult_multRes_M23,
      M(22) => t_deltaKMult_Mmult_multRes_M22,
      M(21) => t_deltaKMult_Mmult_multRes_M21,
      M(20) => t_deltaKMult_Mmult_multRes_M20,
      M(19) => t_deltaKMult_Mmult_multRes_M19,
      M(18) => t_deltaKMult_Mmult_multRes_M18,
      M(17) => t_deltaKMult_Mmult_multRes_M17,
      M(16) => t_deltaKMult_Mmult_multRes_M16,
      M(15) => t_deltaKMult_Mmult_multRes_M15,
      M(14) => t_deltaKMult_Mmult_multRes_M14,
      M(13) => t_deltaKMult_Mmult_multRes_M13,
      M(12) => t_deltaKMult_Mmult_multRes_M12,
      M(11) => t_deltaKMult_multRes(11),
      M(10) => t_deltaKMult_multRes(10),
      M(9) => t_deltaKMult_multRes(9),
      M(8) => t_deltaKMult_multRes(8),
      M(7) => t_deltaKMult_multRes(7),
      M(6) => t_deltaKMult_multRes(6),
      M(5) => t_deltaKMult_multRes(5),
      M(4) => t_deltaKMult_multRes(4),
      M(3) => t_deltaKMult_Mmult_multRes_M3,
      M(2) => t_deltaKMult_Mmult_multRes_M2,
      M(1) => t_deltaKMult_Mmult_multRes_M1,
      M(0) => t_deltaKMult_Mmult_multRes_M0
    );
  update_IBUF_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X2Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_update_IBUF_BUFG_IN,
      O => update_IBUF_BUFG_16880
    );
  t_weightDKMult2_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTP_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTA_INT
    );
  t_weightDKMult2_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEA_INT
    );
  t_weightDKMult2_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEP_INT
    );
  t_weightDKMult2_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEB_INT
    );
  t_weightDKMult2_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEM_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTB_INT
    );
  t_weightDKMult2_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_CLK_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTM_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightDKMult2_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEC_INT
    );
  t_weightDKMult2_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEOPMODE_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTD_INT
    );
  t_weightDKMult2_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CED_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTC_INT
    );
  t_weightDKMult2_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CECARRYIN_INT
    );
  t_weightDKMult2_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y8"
    )
    port map (
      CECARRYIN => t_weightDKMult2_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightDKMult2_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightDKMult2_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightDKMult2_Mmult_multRes_CED_INT,
      RSTD => t_weightDKMult2_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightDKMult2_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightDKMult2_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightDKMult2_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightDKMult2_Mmult_multRes_RSTM_INT,
      CLK => t_weightDKMult2_Mmult_multRes_CLK_INT,
      RSTB => t_weightDKMult2_Mmult_multRes_RSTB_INT,
      CEM => t_weightDKMult2_Mmult_multRes_CEM_INT,
      CEB => t_weightDKMult2_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightDKMult2_Mmult_multRes_CEP_INT,
      CEA => t_weightDKMult2_Mmult_multRes_CEA_INT,
      RSTA => t_weightDKMult2_Mmult_multRes_RSTA_INT,
      RSTP => t_weightDKMult2_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightDKMult2_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightDKMult2_Mmult_multRes_CARRYOUT,
      B(17) => t_weightDKMult0_posIn1_7_1_17150,
      B(16) => t_weightDKMult0_posIn1_7_1_17150,
      B(15) => t_weightDKMult0_posIn1_7_1_17150,
      B(14) => t_weightDKMult0_posIn1_7_1_17150,
      B(13) => t_weightDKMult0_posIn1_7_1_17150,
      B(12) => t_weightDKMult0_posIn1(7),
      B(11) => t_weightDKMult0_posIn1(7),
      B(10) => t_weightDKMult0_posIn1(7),
      B(9) => t_weightDKMult0_posIn1(7),
      B(8) => t_weightDKMult0_posIn1(7),
      B(7) => t_weightDKMult0_posIn1(7),
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      PCIN(47) => t_weightDKMult2_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightDKMult2_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightDKMult2_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightDKMult2_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightDKMult2_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightDKMult2_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightDKMult2_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightDKMult2_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightDKMult2_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightDKMult2_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightDKMult2_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightDKMult2_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightDKMult2_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightDKMult2_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightDKMult2_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightDKMult2_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightDKMult2_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightDKMult2_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightDKMult2_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightDKMult2_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightDKMult2_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightDKMult2_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightDKMult2_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightDKMult2_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightDKMult2_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightDKMult2_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightDKMult2_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightDKMult2_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightDKMult2_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightDKMult2_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightDKMult2_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightDKMult2_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightDKMult2_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightDKMult2_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightDKMult2_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightDKMult2_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightDKMult2_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightDKMult2_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightDKMult2_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightDKMult2_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightDKMult2_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightDKMult2_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightDKMult2_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightDKMult2_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightDKMult2_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightDKMult2_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightDKMult2_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightDKMult2_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightDKMult2_posIn2_7_0,
      A(16) => t_weightDKMult2_posIn2_7_0,
      A(15) => t_weightDKMult2_posIn2_7_0,
      A(14) => t_weightDKMult2_posIn2_7_0,
      A(13) => t_weightDKMult2_posIn2_7_0,
      A(12) => t_weightDKMult2_posIn2_7_0,
      A(11) => t_weightDKMult2_posIn2_7_0,
      A(10) => t_weightDKMult2_posIn2_7_0,
      A(9) => t_weightDKMult2_posIn2_7_0,
      A(8) => t_weightDKMult2_posIn2_7_0,
      A(7) => t_weightDKMult2_posIn2_7_0,
      A(6) => t_weightDKMult2_posIn2(6),
      A(5) => t_weightDKMult2_posIn2(5),
      A(4) => t_weightDKMult2_posIn2(4),
      A(3) => t_weightDKMult2_posIn2(3),
      A(2) => t_weightDKMult2_posIn2_2_0,
      A(1) => t_weightDKMult2_posIn2_1_0,
      A(0) => t_weightIn2(0),
      BCIN(17) => t_weightDKMult2_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightDKMult2_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightDKMult2_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightDKMult2_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightDKMult2_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightDKMult2_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightDKMult2_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightDKMult2_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightDKMult2_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightDKMult2_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightDKMult2_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightDKMult2_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightDKMult2_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightDKMult2_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightDKMult2_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightDKMult2_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightDKMult2_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightDKMult2_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightDKMult2_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightDKMult2_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightDKMult2_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightDKMult2_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightDKMult2_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightDKMult2_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightDKMult2_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightDKMult2_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightDKMult2_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightDKMult2_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightDKMult2_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightDKMult2_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightDKMult2_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightDKMult2_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightDKMult2_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightDKMult2_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightDKMult2_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightDKMult2_Mmult_multRes_BCOUT0,
      P(47) => t_weightDKMult2_Mmult_multRes_P47,
      P(46) => t_weightDKMult2_Mmult_multRes_P46,
      P(45) => t_weightDKMult2_Mmult_multRes_P45,
      P(44) => t_weightDKMult2_Mmult_multRes_P44,
      P(43) => t_weightDKMult2_Mmult_multRes_P43,
      P(42) => t_weightDKMult2_Mmult_multRes_P42,
      P(41) => t_weightDKMult2_Mmult_multRes_P41,
      P(40) => t_weightDKMult2_Mmult_multRes_P40,
      P(39) => t_weightDKMult2_Mmult_multRes_P39,
      P(38) => t_weightDKMult2_Mmult_multRes_P38,
      P(37) => t_weightDKMult2_Mmult_multRes_P37,
      P(36) => t_weightDKMult2_Mmult_multRes_P36,
      P(35) => t_weightDKMult2_Mmult_multRes_P35,
      P(34) => t_weightDKMult2_Mmult_multRes_P34,
      P(33) => t_weightDKMult2_Mmult_multRes_P33,
      P(32) => t_weightDKMult2_Mmult_multRes_P32,
      P(31) => t_weightDKMult2_Mmult_multRes_P31,
      P(30) => t_weightDKMult2_Mmult_multRes_P30,
      P(29) => t_weightDKMult2_Mmult_multRes_P29,
      P(28) => t_weightDKMult2_Mmult_multRes_P28,
      P(27) => t_weightDKMult2_Mmult_multRes_P27,
      P(26) => t_weightDKMult2_Mmult_multRes_P26,
      P(25) => t_weightDKMult2_Mmult_multRes_P25,
      P(24) => t_weightDKMult2_Mmult_multRes_P24,
      P(23) => t_weightDKMult2_Mmult_multRes_P23,
      P(22) => t_weightDKMult2_Mmult_multRes_P22,
      P(21) => t_weightDKMult2_Mmult_multRes_P21,
      P(20) => t_weightDKMult2_Mmult_multRes_P20,
      P(19) => t_weightDKMult2_Mmult_multRes_P19,
      P(18) => t_weightDKMult2_Mmult_multRes_P18,
      P(17) => t_weightDKMult2_Mmult_multRes_P17,
      P(16) => t_weightDKMult2_Mmult_multRes_P16,
      P(15) => t_weightDKMult2_Mmult_multRes_P15,
      P(14) => t_weightDKMult2_Mmult_multRes_P14,
      P(13) => t_weightDKMult2_Mmult_multRes_P13,
      P(12) => t_weightDKMult2_Mmult_multRes_P12,
      P(11) => t_weightDKMult2_Mmult_multRes_P11,
      P(10) => t_weightDKMult2_Mmult_multRes_P10,
      P(9) => t_weightDKMult2_Mmult_multRes_P9,
      P(8) => t_weightDKMult2_Mmult_multRes_P8,
      P(7) => t_weightDKMult2_Mmult_multRes_P7,
      P(6) => t_weightDKMult2_Mmult_multRes_P6,
      P(5) => t_weightDKMult2_Mmult_multRes_P5,
      P(4) => t_weightDKMult2_Mmult_multRes_P4,
      P(3) => t_weightDKMult2_Mmult_multRes_P3,
      P(2) => t_weightDKMult2_Mmult_multRes_P2,
      P(1) => t_weightDKMult2_Mmult_multRes_P1,
      P(0) => t_weightDKMult2_Mmult_multRes_P0,
      PCOUT(47) => t_weightDKMult2_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightDKMult2_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightDKMult2_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightDKMult2_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightDKMult2_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightDKMult2_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightDKMult2_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightDKMult2_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightDKMult2_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightDKMult2_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightDKMult2_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightDKMult2_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightDKMult2_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightDKMult2_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightDKMult2_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightDKMult2_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightDKMult2_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightDKMult2_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightDKMult2_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightDKMult2_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightDKMult2_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightDKMult2_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightDKMult2_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightDKMult2_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightDKMult2_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightDKMult2_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightDKMult2_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightDKMult2_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightDKMult2_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightDKMult2_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightDKMult2_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightDKMult2_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightDKMult2_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightDKMult2_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightDKMult2_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightDKMult2_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightDKMult2_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightDKMult2_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightDKMult2_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightDKMult2_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightDKMult2_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightDKMult2_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightDKMult2_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightDKMult2_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightDKMult2_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightDKMult2_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightDKMult2_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightDKMult2_Mmult_multRes_PCOUT0,
      M(35) => t_weightDKMult2_Mmult_multRes_M35,
      M(34) => t_weightDKMult2_Mmult_multRes_M34,
      M(33) => t_weightDKMult2_Mmult_multRes_M33,
      M(32) => t_weightDKMult2_Mmult_multRes_M32,
      M(31) => t_weightDKMult2_Mmult_multRes_M31,
      M(30) => t_weightDKMult2_Mmult_multRes_M30,
      M(29) => t_weightDKMult2_Mmult_multRes_M29,
      M(28) => t_weightDKMult2_Mmult_multRes_M28,
      M(27) => t_weightDKMult2_Mmult_multRes_M27,
      M(26) => t_weightDKMult2_Mmult_multRes_M26,
      M(25) => t_weightDKMult2_Mmult_multRes_M25,
      M(24) => t_weightDKMult2_Mmult_multRes_M24,
      M(23) => t_weightDKMult2_Mmult_multRes_M23,
      M(22) => t_weightDKMult2_Mmult_multRes_M22,
      M(21) => t_weightDKMult2_Mmult_multRes_M21,
      M(20) => t_weightDKMult2_Mmult_multRes_M20,
      M(19) => t_weightDKMult2_Mmult_multRes_M19,
      M(18) => t_weightDKMult2_Mmult_multRes_M18,
      M(17) => t_weightDKMult2_Mmult_multRes_M17,
      M(16) => t_weightDKMult2_Mmult_multRes_M16,
      M(15) => t_weightDKMult2_Mmult_multRes_M15,
      M(14) => t_weightDKMult2_Mmult_multRes_M14,
      M(13) => t_weightDKMult2_Mmult_multRes_M13,
      M(12) => t_weightDKMult2_Mmult_multRes_M12,
      M(11) => t_weightDKMult2_multRes(11),
      M(10) => t_weightDKMult2_multRes(10),
      M(9) => t_weightDKMult2_multRes(9),
      M(8) => t_weightDKMult2_multRes(8),
      M(7) => t_weightDKMult2_multRes(7),
      M(6) => t_weightDKMult2_multRes(6),
      M(5) => t_weightDKMult2_multRes(5),
      M(4) => weightDeltaKOutNode_16_Q,
      M(3) => t_weightDKMult2_Mmult_multRes_M3,
      M(2) => t_weightDKMult2_Mmult_multRes_M2,
      M(1) => t_weightDKMult2_Mmult_multRes_M1,
      M(0) => t_weightDKMult2_Mmult_multRes_M0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y32"
    )
    port map (
      O => ProtoComp112_CYINITGND_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y32"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => input_result_0_rt_9802
    );
  input_result_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y32",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => input_result(0),
      O => input_result_0_rt_9802
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y49"
    )
    port map (
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y49"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => input_result_1_rt_9806
    );
  input_result_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y49",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => input_result(1),
      O => input_result_1_rt_9806
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y17"
    )
    port map (
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y17"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  input_result_1_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => input_result(1),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt
    );
  input_result_0_rt_2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => input_result(0),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y60"
    )
    port map (
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y60"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  input_result_1_rt_2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y60",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => input_result(1),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  t_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_26_0,
      O => t_sig_Mram_output11211_17294
    );
  t_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sig_Mram_output1121
    );
  t_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"A00000000C0C0F0F"
    )
    port map (
      ADR0 => t_sig_Mram_output11211_17294,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_sig_Mram_output1121,
      ADR1 => t_sig_Mram_output11212_17293,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => Output_3_OBUF_17126
    );
  t_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"0F7F0FFF0F7F0FFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sig_Mram_output11212_17293
    );
  t_deltaKMult_Mmux_posIn131_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"D4F52B0A2B0AD4F5"
    )
    port map (
      ADR5 => corrOut_result(2),
      ADR1 => corrOut_result(0),
      ADR2 => corrOut_result(1),
      ADR4 => Output_2_OBUF_17125,
      ADR3 => Output_0_OBUF_17123,
      ADR0 => Output_1_OBUF_17124,
      O => N660
    );
  t_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"AA80AA0002BF0AFF"
    )
    port map (
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N20
    );
  t_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR4 => t_N20,
      ADR5 => t_N21,
      O => Output_1_OBUF_17124
    );
  t_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"9595AFAF5F5F0F0F"
    )
    port map (
      ADR3 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N21
    );
  t_Msub_errorK_cy_4_12_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"5DFF0455555D0004"
    )
    port map (
      ADR4 => corrOut_result(4),
      ADR1 => corrOut_result(2),
      ADR5 => corrOut_result(3),
      ADR0 => Output_4_OBUF_17127,
      ADR3 => Output_3_OBUF_17126,
      ADR2 => Output_2_OBUF_17125,
      O => N557
    );
  t_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"80805F5F80805F5F"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_N33
    );
  t_Msub_errorK_cy_4_12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"B320FB32F330FF33"
    )
    port map (
      ADR3 => corrOut_result(4),
      ADR0 => corrOut_result(2),
      ADR2 => corrOut_result(3),
      ADR1 => Output_4_OBUF_17127,
      ADR4 => Output_3_OBUF_17126,
      ADR5 => Output_2_OBUF_17125,
      O => N556
    );
  t_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"4040030040403330"
    )
    port map (
      ADR3 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR0 => t_N33,
      ADR5 => t_sigDerMod_Mram_output2111_17252,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => Output_2_OBUF_17125
    );
  N80_N80_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N58,
      O => N58_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"FCFCFCFCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => N80
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"01FF01FF"
    )
    port map (
      ADR4 => '1',
      ADR0 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      O => N58
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"FFFFFFFFFFF9FFF3"
    )
    port map (
      ADR4 => N80,
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N203
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => X"FFFFFFFFFFFFF3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N183
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"33370000CCC80000"
    )
    port map (
      ADR4 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => N489,
      ADR1 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15108
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"2222888822288888"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N489,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15104
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"FFFFFFFFFFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N489
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"0AA00AA00AA02A80"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N489,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15099
    );
  mM_weightUpdateMod1_multAll_posIn1_4_mM_weightUpdateMod1_multAll_posIn1_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N755,
      O => N755_0
    );
  mM_weightUpdateMod1_multAll_posIn1_4_mM_weightUpdateMod1_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y29",
      INIT => X"1E1EF0F01E1EF0F0"
    )
    port map (
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_posIn1(4)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y29",
      INIT => X"E1FF0FFF"
    )
    port map (
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_7_0,
      O => N755
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y29"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y29",
      INIT => X"00AAAA0002AAA800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR5 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR2 => N228,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  t_deltaKMult_Mmux_posIn151_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"9922992244994499"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => corrOut_result(3),
      ADR0 => corrOut_result(4),
      ADR1 => Output_4_OBUF_17127,
      ADR3 => Output_3_OBUF_17126,
      O => N177
    );
  t_deltaKMult_Mmux_posIn151_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"5555AA000055AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => corrOut_result(3),
      ADR4 => corrOut_result(4),
      ADR0 => Output_4_OBUF_17127,
      ADR3 => Output_3_OBUF_17126,
      O => N176
    );
  t_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"0000EAEA0000AAEA"
    )
    port map (
      ADR5 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR3 => t_N15,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => Output_4_OBUF_17127
    );
  t_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"00FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      O => t_N15
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_fullProd_0_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => N406
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"9966956A66996A95"
    )
    port map (
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightIn1(5),
      ADR1 => weightDeltaKOutNode_15_Q,
      ADR4 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N431
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => X"FFFEFFFDFFFCFFFF"
    )
    port map (
      ADR5 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N193
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => X"00000002AAAAAAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N479,
      O => N756
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => X"00000002AAAAAAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N479,
      O => N741
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      O => N479
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => X"5A5A5A5A5A5A5A78"
    )
    port map (
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR3 => N479,
      ADR0 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N90,
      O => N90_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => X"00CC04C8CC00CC00"
    )
    port map (
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR4 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => N489,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15112
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => X"0000FF000100FE00"
    )
    port map (
      ADR3 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => N479,
      O => N771
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => X"0F1FF0E00F1FF0E0"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_posIn1(5)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => X"F0E00F0F"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_7_0,
      O => N90
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => X"AAFF55FFA9FF55FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      O => N770
    );
  INV_mM_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_3_INV_mM_weightIn1_3CLK
    );
  INV_mM_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_3_INV_mM_weightIn1_2CLK
    );
  INV_mM_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_3_INV_mM_weightIn1_1CLK
    );
  INV_mM_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_3_INV_mM_weightIn1_0CLK
    );
  mM_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_3_CLK,
      I => NlwBufferSignal_mM_weightIn1_3_IN,
      O => mM_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_2_CLK,
      I => NlwBufferSignal_mM_weightIn1_2_IN,
      O => mM_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_1_CLK,
      I => NlwBufferSignal_mM_weightIn1_1_IN,
      O => mM_weightIn1(1),
      RST => GND,
      SET => GND
    );
  mM_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_0_CLK,
      I => NlwBufferSignal_mM_weightIn1_0_IN,
      O => mM_weightIn1(0),
      RST => GND,
      SET => GND
    );
  INV_mM_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_7_INV_mM_weightIn1_7CLK
    );
  INV_mM_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_7_INV_mM_weightIn1_6CLK
    );
  INV_mM_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_7_INV_mM_weightIn1_5CLK
    );
  INV_mM_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn1_7_INV_mM_weightIn1_4CLK
    );
  mM_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_7_CLK,
      I => NlwBufferSignal_mM_weightIn1_7_IN,
      O => mM_weightIn1(7),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"3F3F3F3FC0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mM_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_6_CLK,
      I => NlwBufferSignal_mM_weightIn1_6_IN,
      O => mM_weightIn1(6),
      RST => GND,
      SET => GND
    );
  mM_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_5_CLK,
      I => NlwBufferSignal_mM_weightIn1_5_IN,
      O => mM_weightIn1(5),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"A5965A5A5A69A5A5"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mM_weightIn1(6),
      ADR4 => weightDeltaKOutNode_15_Q,
      ADR1 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N542
    );
  mM_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn1_4_CLK,
      I => NlwBufferSignal_mM_weightIn1_4_IN,
      O => mM_weightIn1(4),
      RST => GND,
      SET => GND
    );
  mM_weight1_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N70
    );
  mM_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => X"B3C4B3C4F780B3C4"
    )
    port map (
      ADR0 => input_result(0),
      ADR2 => mM_weightIn1(3),
      ADR1 => mM_weightIn1(7),
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N70,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weightOut1(3)
    );
  t_deltaKMult_Mmux_posIn131_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"96A55A96A5A55AA5"
    )
    port map (
      ADR5 => corrOut_result(0),
      ADR3 => corrOut_result(1),
      ADR0 => corrOut_result(2),
      ADR2 => Output_2_OBUF_17125,
      ADR1 => Output_0_OBUF_17123,
      ADR4 => Output_1_OBUF_17124,
      O => N657
    );
  t_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"EDC9C9D912070727"
    )
    port map (
      ADR4 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N17
    );
  t_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"0F0F0000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR3 => t_N17,
      ADR2 => t_N18,
      O => Output_0_OBUF_17123
    );
  t_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"DADA878721210F2F"
    )
    port map (
      ADR3 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N18
    );
  t_deltaKMult_Mmux_posIn131_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => corrOut_result(2),
      ADR4 => Output_2_OBUF_17125,
      O => N658
    );
  t_deltaKMult_Mmux_posIn131_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"847B7B8421DEDE21"
    )
    port map (
      ADR2 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR3 => corrOut_result(2),
      ADR4 => Output_2_OBUF_17125,
      ADR0 => Output_0_OBUF_17123,
      ADR5 => Output_1_OBUF_17124,
      O => N659
    );
  t_deltaKMult_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => X"0F000FFF33553355"
    )
    port map (
      ADR1 => N658,
      ADR3 => N556,
      ADR5 => N557,
      ADR0 => N657,
      ADR2 => N660,
      ADR4 => N659,
      O => t_deltaKMult_posIn1(2)
    );
  mM_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => mM_weightUpdateMod1_fullProd_0_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_7_0,
      O => mM_weightUpdateMod1_multAll_Mmux_output51
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"CCCCCCC333333333"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightIn1(6),
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd_0_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => N541
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"9999999999995555"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weightIn1(5),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR5 => mM_weightUpdateMod1_fullProd_0_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => N430
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      O => mM_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mM_weightUpdateMod1_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"C3C3C3333C3C3CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR4 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmux_output71
    );
  mM_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"A5A55555A5A55555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => mM_weightIn1(7),
      ADR4 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_8_0,
      O => N215
    );
  mM_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"9966956A66996A95"
    )
    port map (
      ADR5 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightIn1(7),
      ADR1 => weightDeltaKOutNode_15_Q,
      ADR2 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N216
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"0F3C0F3CF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  N240_N240_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N241_pack_9,
      O => N241
    );
  N240_N240_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FFFFDFCFFFFFDFCF"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N240
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"D5C05F0F"
    )
    port map (
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N241_pack_9
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FFA0FF5F5F00A000"
    )
    port map (
      ADR1 => '1',
      ADR5 => N240,
      ADR3 => N241,
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FFFFFFCCFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"FCFEF3FBF3FBF3FB"
    )
    port map (
      ADR2 => N90_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"FFFFFFFFFFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      O => N228
    );
  mM_weightUpdateMod1_multAll_posIn1_3_mM_weightUpdateMod1_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N740,
      O => N740_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => X"7878787878787878"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_posIn1(3)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => X"87FF87FF"
    )
    port map (
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      O => N740
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => X"AA55A854FFFFFEFE"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(11),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      O => N726
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => X"5050A0A05070A080"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR4 => t_weightDKMult1_multRes(7),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N725
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => X"55AA57A855AA57A8"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_weightDKMult1_multRes(7),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"0AA02A800AA02A80"
    )
    port map (
      ADR5 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR2 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16562
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"222288882A2A8080"
    )
    port map (
      ADR3 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR1 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16556
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"00002288A000A000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR2 => N171,
      ADR4 => N172,
      ADR5 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult1_Mmux_output62_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"AA55AF5F55AA50A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weightIn1(7),
      ADR0 => t_deltaKTemp(7),
      ADR4 => t_weightDKMult1_multRes(10),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_Mmux_output51_16542,
      O => t_weightDKMult1_Mmux_output62_16439
    );
  t_weightDKMult1_Mmux_output62 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"FF1100EE11FFEE00"
    )
    port map (
      ADR2 => '1',
      ADR5 => t_weightIn1(7),
      ADR3 => t_deltaKTemp(7),
      ADR0 => t_weightDKMult1_multRes(10),
      ADR4 => t_weightDKMult1_multRes(11),
      ADR1 => t_weightDKMult1_Mmux_output51_16542,
      O => weightDeltaKOutNode_15_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"00006600C000C000"
    )
    port map (
      ADR3 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_12_Q,
      ADR2 => N162,
      ADR4 => N163,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => t_weightDKMult1_multRes(9),
      ADR0 => t_weightDKMult1_multRes(8),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => t_weightDKMult1_Mmux_output51_16542
    );
  t_weightDKMult1_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"A5A5FFFF5A5A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => t_weightDKMult1_multRes(10),
      ADR0 => t_deltaKTemp(7),
      ADR2 => t_weightIn1(7),
      ADR4 => t_weightDKMult1_Mmux_output51_16542,
      O => weightDeltaKOutNode_14_Q
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => X"CCCC8888CCCC8888"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_11_Q,
      O => N171
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => X"FF11FF11FF11F11F"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR5 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      ADR3 => weightDeltaKOutNode_11_Q,
      O => N163
    );
  t_weightDKMult1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => X"C3C3C3C63C3C3C6C"
    )
    port map (
      ADR2 => t_weightIn1(7),
      ADR5 => t_deltaKTemp(7),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR0 => weightDeltaKOutNode_8_Q,
      O => weightDeltaKOutNode_11_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => X"FFF00000FFF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_11_Q,
      O => N162
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => X"ABABABABABABAB57"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      ADR0 => weightDeltaKOutNode_11_Q,
      O => N172
    );
  t_deltaKMult_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"CCFCCC0CCFFFC000"
    )
    port map (
      ADR0 => '1',
      ADR1 => N176,
      ADR4 => N177,
      ADR5 => N561,
      ADR3 => N562,
      ADR2 => t_Msub_errorK_cy(4),
      O => t_deltaKMult_posIn1(4)
    );
  t_deltaKMult_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"4E5AB1A5664E99B1"
    )
    port map (
      ADR5 => corrOut_result(0),
      ADR4 => Output_3_OBUF_17126,
      ADR3 => Output_0_OBUF_17123,
      ADR1 => N345,
      ADR2 => N346,
      ADR0 => t_Msub_errorK_cy(4),
      O => t_deltaKMult_posIn1(3)
    );
  t_deltaKMult_Mmux_output84 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"F0F0F0F00F0F1E0F"
    )
    port map (
      ADR5 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR0 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(11),
      ADR4 => t_deltaKMult_multRes(7),
      ADR3 => N48,
      O => t_deltaKTemp(7)
    );
  t_Msub_errorK_cy_4_12 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"FF5DFF04A200FB00"
    )
    port map (
      ADR2 => corrOut_result(0),
      ADR0 => corrOut_result(1),
      ADR1 => Output_0_OBUF_17123,
      ADR4 => Output_1_OBUF_17124,
      ADR5 => N557,
      ADR3 => N556,
      O => t_Msub_errorK_cy(4)
    );
  t_deltaKMult_posIn2_5_t_deltaKMult_posIn2_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0
    );
  t_sigDerMod_Mram_output811 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0C00CC110C330011"
    )
    port map (
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR0 => t_N26,
      ADR2 => t_N27,
      O => t_deltaKMult_posIn2(5)
    );
  ProtoComp267_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      O => ProtoComp267_CYINITGND_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp267_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => t_deltaKMult_posIn2_5_input_result_0_rt_10357
    );
  t_sigDerMod_Mram_output811_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FFF0FFA00FFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N27
    );
  t_sigDerMod_Mram_output811_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"F0F0FFFFFFFFCF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N26
    );
  t_deltaKMult_posIn2_5_input_result_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => input_result(0),
      O => t_deltaKMult_posIn2_5_input_result_0_rt_10357
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  ProtoComp268_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      O => ProtoComp268_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp268_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_10363
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"2288AA002288AA00"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_10363
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"0050F0A0F0F00000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR0 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16549
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => X"00F050A0F000F000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16602
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"ABABABABABABAB57"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR5 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR0 => weightDeltaKOutNode_3_Q,
      O => N160
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"FF00FF0FEE11EF1F"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR5 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      ADR3 => weightDeltaKOutNode_3_Q,
      O => N157
    );
  t_weightDKMult0_Mmux_output41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"C33CC33CC33CD278"
    )
    port map (
      ADR1 => t_weightIn0(7),
      ADR3 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => weightDeltaKOutNode_3_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"EEEE0000EEEE0000"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_3_Q,
      O => N156
    );
  N189_N189_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0
    );
  N189_N189_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0
    );
  N189_N189_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y58",
      INIT => X"FFFFFEFAFFFFFBFF"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_6_0,
      O => N189
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y58"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y58",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N201,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y58",
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => N189,
      ADR0 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y58",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N179,
      ADR3 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N88,
      O => N88_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y59",
      INIT => X"4444444C88888880"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR2 => N485,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15152
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y59",
      INIT => X"0A0A0A0A0A0A0A28"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N477,
      O => N765
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y59",
      INIT => X"5A5A5A6A5A5A5A6A"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_posIn1(5)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y59",
      INIT => X"A5A5A585"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      O => N88
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y60",
      INIT => X"FFFFFFCFFFFFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      O => N179
    );
  mM_weight1_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"00000000000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => N418
    );
  mM_weight1_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"B8B8B8B83C3CF03C"
    )
    port map (
      ADR5 => input_result(0),
      ADR0 => mM_weightIn1(4),
      ADR1 => mM_weightIn1(7),
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => N418,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_weightOut1(4)
    );
  t_deltaKMult_Mmux_posIn141_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"20BA20BADF45DF45"
    )
    port map (
      ADR4 => '1',
      ADR0 => corrOut_result(2),
      ADR2 => corrOut_result(1),
      ADR5 => corrOut_result(3),
      ADR3 => Output_2_OBUF_17125,
      ADR1 => Output_1_OBUF_17124,
      O => N345
    );
  t_deltaKMult_Mmux_posIn1521_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"DF554500FFDF5545"
    )
    port map (
      ADR2 => corrOut_result(0),
      ADR0 => corrOut_result(2),
      ADR5 => corrOut_result(1),
      ADR4 => Output_2_OBUF_17125,
      ADR1 => Output_0_OBUF_17123,
      ADR3 => Output_1_OBUF_17124,
      O => N561
    );
  t_deltaKMult_Mmux_posIn141_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"C34BF0D2C34BF0D2"
    )
    port map (
      ADR5 => '1',
      ADR1 => corrOut_result(2),
      ADR3 => corrOut_result(1),
      ADR2 => corrOut_result(3),
      ADR4 => Output_2_OBUF_17125,
      ADR0 => Output_1_OBUF_17124,
      O => N346
    );
  t_sigDerMod_Mram_output2111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"000000FF00000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sigDerMod_Mram_output211
    );
  t_sigDerMod_Mram_output2113 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"55DD55DDFFAAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR1 => t_sigDerMod_Mram_output211,
      ADR4 => t_sigDerMod_Mram_output2111_17252,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => t_deltaKMult_posIn2(3)
    );
  t_sigDerMod_Mram_output2112 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"FF00C000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sigDerMod_Mram_output2111_17252
    );
  t_sigDerMod_Mram_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"ECCC0103ECCC3F3F"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N23
    );
  t_sigDerMod_Mram_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"0000AAAA00550055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR3 => t_N23,
      ADR4 => t_N24,
      O => t_deltaKMult_posIn2(4)
    );
  t_sigDerMod_Mram_output511_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"FA00E0FFF05500FF"
    )
    port map (
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR0 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N24
    );
  t_sigDerMod_Mram_output11213_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FFF0FFC0FFF0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      O => t_N30
    );
  t_sigDerMod_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"8000000080000003"
    )
    port map (
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR0 => t_N30,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR5 => t_N29,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => t_deltaKMult_posIn2(6)
    );
  t_sigDerMod_Mram_output11213_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      O => t_N29
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"F0C0000080000000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR5 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"3C3C3C3C3C783C78"
    )
    port map (
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"9ACC66CCAA00AA00"
    )
    port map (
      ADR4 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR2 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"55555556AAAAAAAA"
    )
    port map (
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR0 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y31",
      INIT => X"0C0C0CC0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16553
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y32",
      INIT => X"333C0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR1 => weightDeltaKOutNode_13_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16564
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y32",
      INIT => X"00F030C0F000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16559
    );
  t_weightDKMult1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y32",
      INIT => X"C3C33C3CC6C66C6C"
    )
    port map (
      ADR3 => '1',
      ADR1 => t_weightDKMult1_multRes(9),
      ADR4 => t_deltaKTemp(7),
      ADR2 => t_weightIn1(7),
      ADR0 => t_weightDKMult1_multRes(8),
      ADR5 => t_weightDKMult1_Mmux_output4_SW0_16554,
      O => weightDeltaKOutNode_13_Q
    );
  t_weightDKMult1_Mmux_output4_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y32",
      INIT => X"FFFFFFFAFFFFFFFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult1_multRes(7),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => t_weightDKMult1_Mmux_output4_SW0_16554
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"C3330FFF8979EF1F"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR1 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      O => N702
    );
  t_weightDKMult0_Mmux_output6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"FFFFFFFFFFFFEEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weightDKMult0_multRes(7),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR5 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"0408888804080000"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_4_Q,
      ADR5 => N159,
      ADR2 => N160,
      ADR4 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"AAAAAA00AAAAAA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => mL_weightUpdateMod0_sigDer(0),
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR0 => weightDeltaKOutNode_3_Q,
      O => N159
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y42",
      INIT => X"95A695653FF33F3F"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR0 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N687
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y42",
      INIT => X"0C4CC0800C4CC080"
    )
    port map (
      ADR5 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16597
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y43",
      INIT => X"0AA02A800AA02A80"
    )
    port map (
      ADR5 => '1',
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16606
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y44",
      INIT => X"3C003C003C00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_4_Q,
      ADR1 => weightDeltaKOutNode_5_Q,
      ADR2 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16615
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y44",
      INIT => X"0CC04C800CC04C80"
    )
    port map (
      ADR5 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR2 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16639
    );
  t_weightDKMult0_Mmux_output6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y44",
      INIT => X"9999666699FF6600"
    )
    port map (
      ADR2 => '1',
      ADR4 => t_weightDKMult0_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR0 => t_weightIn0(7),
      ADR3 => t_weightDKMult0_multRes(8),
      ADR5 => t_weightDKMult0_Mmux_output6_SW0_16607,
      O => weightDeltaKOutNode_5_Q
    );
  t_weightDKMult0_Mmux_output6_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y44",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR1 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => t_weightDKMult0_Mmux_output6_SW0_16607
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y45",
      INIT => X"55AA57A800000000"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => t_weightDKMult0_multRes(7),
      ADR0 => t_weightDKMult0_multRes(11),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR2 => weightDeltaKOutNode_0_Q,
      O => N719
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y46",
      INIT => X"F5F5F5D45F5F5F5C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR1 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => N720
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y59",
      INIT => X"00FF01FE00000000"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => N477,
      O => N750
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y59",
      INIT => X"00000002AAAAAAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR3 => N477,
      O => N735
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y59",
      INIT => X"FFFFFFFFF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_5_0,
      O => N477
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y59",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N477,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y60",
      INIT => X"CCC9FFFF3333FFFF"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR5 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      O => N764
    );
  t_deltaKMult_Mmux_posIn1521_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"A0F020B0FAFFF2FB"
    )
    port map (
      ADR2 => corrOut_result(2),
      ADR4 => corrOut_result(0),
      ADR0 => corrOut_result(1),
      ADR5 => Output_2_OBUF_17125,
      ADR1 => Output_0_OBUF_17123,
      ADR3 => Output_1_OBUF_17124,
      O => N562
    );
  t_deltaKMult_Mmux_posIn111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => corrOut_result(0),
      ADR4 => Output_0_OBUF_17123,
      O => t_deltaKMult_posIn1(0)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0
    );
  ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X6Y18"
    )
    port map (
      O => ProtoComp289_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y18"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X6Y19"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y19"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"0030F0F0F0C00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17318
    );
  ProtoComp290_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y23"
    )
    port map (
      O => ProtoComp290_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y23"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp290_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_10741,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_10748
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_241_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_241_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"50A0F00050A0F000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_10741
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_242_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_242_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"39E45FA00A28A0A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_10748
    );
  t_weightDKMult0_posIn1_5_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => t_deltaKMult_multRes(5),
      ADR2 => t_deltaKMult_multRes(4),
      O => N559
    );
  t_weightDKMult0_posIn1_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"33333336CCCCCCCC"
    )
    port map (
      ADR5 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(9),
      ADR0 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => N559,
      O => t_weightDKMult0_posIn1(5)
    );
  mM_weightUpdateMod1_sigDer_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"FFFF3333EECCFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      O => mM_N28
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"87778777BB4B4B77"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N663
    );
  t_weightDKMult1_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => t_weightDKMult1_multRes(7),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR1 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"55AA00005AAA0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR0 => t_weightDKMult1_Mmux_output4_16437,
      ADR3 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16586
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"1010F0F0E0E00000"
    )
    port map (
      ADR3 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_12_Q,
      ADR5 => t_weightDKMult1_Mmux_output4_16437,
      ADR4 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16583
    );
  t_weightDKMult1_Mmux_output4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"C33CC33CC33CF0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => t_weightDKMult1_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightDKMult1_multRes(8),
      ADR5 => t_weightDKMult1_Mmux_output4_SW0_16554,
      O => t_weightDKMult1_Mmux_output4_16437
    );
  t_weightUpdateMod2_multL_Mmux_posIn281 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y34",
      INIT => X"0000001000000010"
    )
    port map (
      ADR5 => '1',
      ADR0 => t_deltaKTemp(4),
      ADR1 => t_weightDKMult0_posIn1_4_1,
      ADR3 => t_deltaKTemp(6),
      ADR4 => t_deltaKTemp(5),
      ADR2 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_7_Q
    );
  t_weightUpdateMod2_multL_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y34",
      INIT => X"3C3C3C6C3C3C3C6C"
    )
    port map (
      ADR5 => '1',
      ADR4 => t_deltaKTemp(4),
      ADR3 => t_weightDKMult0_posIn1_4_1,
      ADR1 => t_deltaKTemp(6),
      ADR0 => t_deltaKTemp(5),
      ADR2 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_6_Q
    );
  t_weightUpdateMod2_multL_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y34",
      INIT => X"11EE11EEFF00FF00"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => t_deltaKTemp(4),
      ADR1 => t_weightDKMult0_posIn1_4_1,
      ADR3 => t_deltaKTemp(5),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_5_Q
    );
  t_deltaKMult_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y34",
      INIT => X"CC33CC3CCC33CC3C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => t_deltaKMult_multRes(9),
      ADR3 => t_Msub_errorK_cy(4),
      ADR2 => t_deltaKMult_multRes(8),
      ADR4 => t_weightDKMult0_posIn1_4_1,
      O => t_deltaKTemp(5)
    );
  t_weightUpdateMod2_multL_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y37",
      INIT => X"33CCFF00CC33FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => t_Msub_errorK_cy(4),
      ADR3 => t_deltaKMult_multRes(5),
      ADR4 => t_deltaKMult_multRes(4),
      ADR1 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_1_Q
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y40",
      INIT => X"FFFFFFFFFFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR4 => t_weightDKMult0_multRes(8),
      ADR0 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR5 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      O => N108
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y46",
      INIT => X"0F0F0F1EF0F0F0F0"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(7),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  t_weightUpdateMod1_multAll_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y47",
      INIT => X"F00F0FF0F33F0CC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightUpdateMod1_multL_multRes(6),
      ADR1 => t_weightUpdateMod1_multL_multRes(5),
      ADR5 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR2 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(2)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y47",
      INIT => X"AF5F50A0AF5F50A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightUpdateMod1_multL_multRes(5),
      ADR2 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR0 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(1)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y47",
      INIT => X"AAAA55565556AAAA"
    )
    port map (
      ADR4 => t_deltaKTemp(7),
      ADR0 => t_weightUpdateMod1_multL_multRes(7),
      ADR3 => t_weightUpdateMod1_multL_multRes(6),
      ADR2 => t_weightUpdateMod1_multL_multRes(5),
      ADR1 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(3)
    );
  t_weightUpdateMod1_multL_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y47",
      INIT => X"3C3C3C3C3C3C3C78"
    )
    port map (
      ADR1 => t_deltaKTemp(7),
      ADR0 => t_weightUpdateMod1_multL_multRes(10),
      ADR4 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR2 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_leftMultTemp_7_Q
    );
  t_weightUpdateMod2_multAll_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"A55AA55AA66AA66A"
    )
    port map (
      ADR4 => '1',
      ADR3 => t_deltaKTemp(7),
      ADR0 => t_weightUpdateMod2_multL_multRes(6),
      ADR5 => t_weightUpdateMod2_multL_multRes(5),
      ADR1 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR2 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(2)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"BB774488BB774488"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightUpdateMod2_multL_multRes(5),
      ADR1 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR0 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(1)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"F0F00F1E0F1EF0F0"
    )
    port map (
      ADR4 => t_deltaKTemp(7),
      ADR2 => t_weightUpdateMod2_multL_multRes(7),
      ADR0 => t_weightUpdateMod2_multL_multRes(6),
      ADR3 => t_weightUpdateMod2_multL_multRes(5),
      ADR1 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(3)
    );
  t_weightUpdateMod2_multL_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"55AA55AA55AA57A8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(10),
      ADR4 => t_weightUpdateMod2_multL_multRes(9),
      ADR2 => t_weightUpdateMod2_multL_multRes(8),
      ADR3 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_leftMultTemp_7_Q
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y58"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_10895
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y58",
      INIT => X"00F0F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_10895
    );
  mL_weightUpdateMod0_multAll_posIn1_4_mL_weightUpdateMod0_multAll_posIn1_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N749,
      O => N749_0
    );
  mL_weightUpdateMod0_multAll_posIn1_4_mL_weightUpdateMod0_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y60",
      INIT => X"666A666A666A666A"
    )
    port map (
      ADR4 => '1',
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_posIn1(4)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y60",
      INIT => X"9995FFFF"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_7_0,
      O => N749
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y60"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y60",
      INIT => X"0AA00AA00AA02A80"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N224,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mM_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"DADA1A1ADAEA1A2A"
    )
    port map (
      ADR1 => input_result(0),
      ADR4 => mM_weightIn1(5),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mM_weight1_Mmux_output51,
      O => mM_weightOut1(5)
    );
  mM_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"FFFFFFFAFFFFFFFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weight1_Mmux_output51
    );
  mM_weight1_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N457
    );
  mM_weight1_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"DADAEADA1A1A2A1A"
    )
    port map (
      ADR1 => input_result(0),
      ADR5 => mM_weightIn1(6),
      ADR2 => mM_weightIn1(7),
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => N457,
      O => mM_weightOut1(6)
    );
  t_deltaKMult_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"32CC7699936493EC"
    )
    port map (
      ADR1 => corrOut_result(1),
      ADR3 => Output_1_OBUF_17124,
      ADR5 => corrOut_result(0),
      ADR0 => Output_0_OBUF_17123,
      ADR2 => N557,
      ADR4 => N556,
      O => t_deltaKMult_posIn1(1)
    );
  INV_mM_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_3_INV_mM_weightIn0_3CLK
    );
  INV_mM_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_3_INV_mM_weightIn0_2CLK
    );
  INV_mM_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_3_INV_mM_weightIn0_1CLK
    );
  INV_mM_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_3_INV_mM_weightIn0_0CLK
    );
  mM_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_3_CLK,
      I => NlwBufferSignal_mM_weightIn0_3_IN,
      O => mM_weightIn0(3),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_2_CLK,
      I => NlwBufferSignal_mM_weightIn0_2_IN,
      O => mM_weightIn0(2),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_1_CLK,
      I => NlwBufferSignal_mM_weightIn0_1_IN,
      O => mM_weightIn0(1),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_0_CLK,
      I => NlwBufferSignal_mM_weightIn0_0_IN,
      O => mM_weightIn0(0),
      RST => GND,
      SET => GND
    );
  INV_mM_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_7_INV_mM_weightIn0_7CLK
    );
  INV_mM_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_7_INV_mM_weightIn0_6CLK
    );
  INV_mM_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_7_INV_mM_weightIn0_5CLK
    );
  INV_mM_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mM_weightIn0_7_INV_mM_weightIn0_4CLK
    );
  mM_weightIn0_7_mM_weightIn0_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N52,
      O => N52_0
    );
  mM_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_7_CLK,
      I => NlwBufferSignal_mM_weightIn0_7_IN,
      O => mM_weightIn0(7),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_6_CLK,
      I => NlwBufferSignal_mM_weightIn0_6_IN,
      O => mM_weightIn0(6),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_5_CLK,
      I => NlwBufferSignal_mM_weightIn0_5_IN,
      O => mM_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mM_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FFFFFFFFFFFFEEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mM_weightUpdateMod0_multAll_multRes(7),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR1 => mM_weightUpdateMod0_multAll_multRes(5),
      ADR5 => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_multAll_Mmux_output51
    );
  mM_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mM_weightIn0_4_CLK,
      I => NlwBufferSignal_mM_weightIn0_4_IN,
      O => mM_weightIn0(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"3CCC3CCC3CCC3CCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multAll_posIn1_2_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_posIn1(3)
    );
  mM_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"5555AAAA"
    )
    port map (
      ADR0 => mM_weightIn0(7),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(11),
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => '1',
      O => N52
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2(1)
    );
  mM_weightUpdateMod0_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"F00F0FF0A05F5FA0"
    )
    port map (
      ADR1 => '1',
      ADR3 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR0 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmux_output71
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR0 => mM_weightUpdateMod0_multR_multRes_9_0,
      O => mM_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn281 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"0000000000000100"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR0 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR4 => N552,
      O => mM_weightUpdateMod0_multAll_posIn2(7)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"FFFFFFAAFFFFFFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_6_0,
      O => N552
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn272 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"0F0FF0F00F1EF0F0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N552,
      O => mM_weightUpdateMod0_multAll_posIn2(6)
    );
  t_deltaKMult_Mmux_output84_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"0000000000000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => t_deltaKMult_multRes(10),
      ADR5 => t_deltaKMult_multRes(6),
      ADR1 => t_deltaKMult_multRes(5),
      ADR4 => t_deltaKMult_multRes(4),
      O => N48
    );
  t_weightDKMult0_posIn1_7_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"0100010001000001"
    )
    port map (
      ADR4 => t_Msub_errorK_cy(4),
      ADR0 => t_deltaKMult_multRes(9),
      ADR3 => t_deltaKMult_multRes(11),
      ADR2 => t_deltaKMult_multRes(8),
      ADR1 => N174,
      ADR5 => N48,
      O => t_weightDKMult0_posIn1_7_1_17150
    );
  t_weightDKMult0_posIn1_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"0000000005040001"
    )
    port map (
      ADR3 => t_Msub_errorK_cy(4),
      ADR2 => t_deltaKMult_multRes(9),
      ADR4 => t_deltaKMult_multRes(11),
      ADR0 => t_deltaKMult_multRes(8),
      ADR5 => N174,
      ADR1 => N48,
      O => t_weightDKMult0_posIn1(7)
    );
  t_weightDKMult0_posIn1_7_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_deltaKMult_multRes(10),
      ADR5 => t_deltaKMult_multRes(7),
      ADR2 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR1 => t_deltaKMult_multRes(4),
      O => N174
    );
  t_weightDKMult0_posIn1_6_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"0000005500000055"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      O => N649
    );
  t_weightDKMult0_posIn1_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"55575555AAA8AAAA"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR5 => t_deltaKMult_multRes(10),
      ADR1 => t_deltaKMult_multRes(9),
      ADR3 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(7),
      ADR4 => N649,
      O => t_weightDKMult0_posIn1(6)
    );
  mM_weightUpdateMod1_sigDer_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"0000000005050F0F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      O => mM_weightUpdateMod1_sigDer_3_2_17264
    );
  t_weightDKMult0_posIn1_4_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR4 => t_deltaKMult_multRes(8),
      ADR5 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR1 => t_deltaKMult_multRes(5),
      ADR2 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"995533FFA665F33F"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      O => N690
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"C94339B3AF8F5F7F"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => N689
    );
  mM_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"00010301C0C1C3C1"
    )
    port map (
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR0 => mM_N28,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mM_N26,
      O => mM_weightUpdateMod0_sigDer(2)
    );
  mM_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"A5F5F5F5F555D555"
    )
    port map (
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      O => mM_N26
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"95953F3FF359593F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => N705
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"C6A0335F99FF93FF"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(3),
      ADR3 => mM_weightUpdateMod0_sigDer(2),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      O => N704
    );
  mM_weightUpdateMod1_sigDer_3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"FF0000000000AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR0 => mM_weightUpdateMod1_sigDer_3_2_17264,
      ADR3 => mM_weightUpdateMod1_sigDer_3_1_17328,
      O => mM_weightUpdateMod0_sigDer(3)
    );
  mM_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"F0E0A0A000000000"
    )
    port map (
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      O => mM_weightUpdateMod1_sigDer_3_1_17328
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y31",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR5 => '1',
      ADR2 => t_weightDKMult1_multRes(8),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR0 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => N112
    );
  t_weightUpdateMod2_multL_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"0FF00FF00FF01FE0"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(7),
      ADR4 => t_deltaKMult_multRes(6),
      ADR5 => t_deltaKMult_multRes(5),
      ADR1 => t_deltaKMult_multRes(4),
      ADR3 => t_deltaKTemp(4),
      ADR2 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_4_Q
    );
  t_deltaKMult_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"AAAAAAAA55555556"
    )
    port map (
      ADR5 => t_Msub_errorK_cy(4),
      ADR0 => t_deltaKMult_multRes(8),
      ADR3 => t_deltaKMult_multRes(7),
      ADR4 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR1 => t_deltaKMult_multRes(4),
      O => t_deltaKTemp(4)
    );
  t_deltaKMult_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"AA55AA55AA55AA5A"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_deltaKMult_multRes(10),
      ADR3 => t_Msub_errorK_cy(4),
      ADR2 => t_deltaKMult_multRes(8),
      ADR4 => t_deltaKMult_multRes(9),
      ADR5 => t_weightDKMult0_posIn1_4_1,
      O => t_deltaKTemp(6)
    );
  t_weightDKMult0_posIn1_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"FFFFFFFAFFFFFFFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR4 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1_4_1
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"87877777BB274BD7"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => N684
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"87BB874B774B7777"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR0 => t_weightDKMult0_multRes(6),
      ADR5 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N666
    );
  t_weightDKMult0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"AF5F50A0AF5F50A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => t_weightDKMult0_multRes(10),
      ADR0 => t_deltaKTemp(7),
      ADR3 => t_weightIn0(7),
      ADR2 => t_weightDKMult0_Mmux_output71_16595,
      O => weightDeltaKOutNode_6_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_Mmux_output81_pack_7,
      O => t_weightDKMult0_Mmux_output81
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"00CC0CCCCC00C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR5 => t_weightDKMult0_Mmux_output6_16464,
      ADR3 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16612
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"5600AA005600AA00"
    )
    port map (
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_4_Q,
      ADR0 => t_weightDKMult0_Mmux_output6_16464,
      ADR4 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16636
    );
  t_weightDKMult0_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"3C6C3C6C3C6C3C6C"
    )
    port map (
      ADR4 => '1',
      ADR2 => t_weightIn0(7),
      ADR1 => t_weightIn0(5),
      ADR3 => t_weightDKMult0_Mmux_posIn251_15009,
      ADR0 => t_weightIn0(4),
      ADR5 => '1',
      O => t_weightDKMult0_posIn2(5)
    );
  t_weightDKMult0_Mmux_output811 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"0F0FF0F0"
    )
    port map (
      ADR4 => t_deltaKTemp(7),
      ADR2 => t_weightIn0(7),
      ADR1 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => t_weightDKMult0_Mmux_output81_pack_7
    );
  t_weightDKMult0_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"0F0F0F1FF0F0F0E0"
    )
    port map (
      ADR2 => t_weightDKMult0_Mmux_output81,
      ADR5 => t_weightDKMult0_multRes(8),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => weightDeltaKOutNode_4_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y43",
      INIT => X"0F00F0005F00A000"
    )
    port map (
      ADR1 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_4_Q,
      ADR4 => t_weightDKMult0_Mmux_output6_16464,
      ADR2 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16609
    );
  t_weightDKMult0_Mmux_output6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y43",
      INIT => X"AA5555AAAA5A5AAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_weightDKMult0_multRes(9),
      ADR4 => t_deltaKTemp(7),
      ADR3 => t_weightIn0(7),
      ADR5 => t_weightDKMult0_multRes(8),
      ADR2 => t_weightDKMult0_Mmux_output6_SW0_16607,
      O => t_weightDKMult0_Mmux_output6_16464
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y43",
      INIT => X"000050A080808080"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR0 => weightDeltaKOutNode_4_Q,
      ADR1 => N156,
      ADR4 => N157,
      ADR5 => t_weightDKMult0_Mmux_output82_16466,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult0_Mmux_output82_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y43",
      INIT => X"CC36CC3636CC36CC"
    )
    port map (
      ADR4 => '1',
      ADR3 => t_weightIn0(7),
      ADR5 => t_deltaKTemp(7),
      ADR0 => t_weightDKMult0_multRes(10),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_Mmux_output71_16595,
      O => t_weightDKMult0_Mmux_output82_16466
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y44",
      INIT => X"0F00F0005F00A000"
    )
    port map (
      ADR1 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR2 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16617
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y44",
      INIT => X"33003F00CC00C000"
    )
    port map (
      ADR0 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(3),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR5 => weightDeltaKOutNode_5_Q,
      ADR1 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16641
    );
  t_weightDKMult0_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y44",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => t_weightDKMult0_multRes(9),
      ADR4 => t_weightDKMult0_multRes(8),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR5 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      O => t_weightDKMult0_Mmux_output71_16595
    );
  t_weightDKMult0_Mmux_output82 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y44",
      INIT => X"F00FF33F0FF00CC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR1 => t_weightDKMult0_multRes(10),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_Mmux_output71_16595,
      O => weightDeltaKOutNode_7_Q
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y45",
      INIT => X"C9333C390AF5FFFF"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_sigDer(3),
      ADR5 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      O => N699
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y45",
      INIT => X"2828288828282888"
    )
    port map (
      ADR5 => '1',
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16624
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y45",
      INIT => X"0050F0A0F0F00000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16629
    );
  t_weightUpdateMod1_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => X"66666666666A666A"
    )
    port map (
      ADR4 => '1',
      ADR0 => t_weightUpdateMod1_multL_multRes(10),
      ADR3 => t_weightUpdateMod1_multL_multRes(9),
      ADR5 => t_weightUpdateMod1_multL_multRes(8),
      ADR1 => t_weightUpdateMod1_multL_multRes(11),
      ADR2 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(6)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => X"0F3FF0C00F3FF0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR2 => t_weightUpdateMod1_multL_multRes(11),
      ADR1 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(5)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => X"0000000000001010"
    )
    port map (
      ADR3 => '1',
      ADR1 => t_weightUpdateMod1_multL_multRes(10),
      ADR4 => t_weightUpdateMod1_multL_multRes(9),
      ADR0 => t_weightUpdateMod1_multL_multRes(8),
      ADR2 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(7)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn1511 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => t_weightUpdateMod1_multL_multRes(7),
      ADR3 => t_weightUpdateMod1_multL_multRes(6),
      ADR2 => t_weightUpdateMod1_multL_multRes(5),
      ADR4 => t_weightUpdateMod1_leftMultTemp_0_Q,
      O => t_weightUpdateMod1_multAll_Mmux_posIn151
    );
  t_weightUpdateMod1_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => X"55555557AAAAAAA8"
    )
    port map (
      ADR3 => t_weightUpdateMod1_multL_multRes(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(6),
      ADR4 => t_weightUpdateMod1_multL_multRes(5),
      ADR5 => t_weightUpdateMod1_multL_multRes(8),
      ADR0 => t_weightUpdateMod1_multL_multRes(11),
      ADR2 => t_weightUpdateMod1_leftMultTemp_0_Q,
      O => t_weightUpdateMod1_multAll_posIn1(4)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"5555AAAA555FAAA0"
    )
    port map (
      ADR1 => '1',
      ADR4 => t_weightUpdateMod2_multL_multRes(10),
      ADR3 => t_weightUpdateMod2_multL_multRes(9),
      ADR5 => t_weightUpdateMod2_multL_multRes(8),
      ADR0 => t_weightUpdateMod2_multL_multRes(11),
      ADR2 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(6)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"1F1FE0E01F1FE0E0"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => t_weightUpdateMod2_multL_multRes(9),
      ADR0 => t_weightUpdateMod2_multL_multRes(8),
      ADR2 => t_weightUpdateMod2_multL_multRes(11),
      ADR1 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(5)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"000000000000000C"
    )
    port map (
      ADR0 => '1',
      ADR3 => t_weightUpdateMod2_multL_multRes(10),
      ADR4 => t_weightUpdateMod2_multL_multRes(9),
      ADR2 => t_weightUpdateMod2_multL_multRes(8),
      ADR1 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(7)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn1511 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => t_weightUpdateMod2_multL_multRes(7),
      ADR0 => t_weightUpdateMod2_multL_multRes(6),
      ADR3 => t_weightUpdateMod2_multL_multRes(5),
      ADR1 => t_weightUpdateMod2_leftMultTemp_0_Q,
      O => t_weightUpdateMod2_multAll_Mmux_posIn151
    );
  t_weightUpdateMod2_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR4 => t_weightUpdateMod2_multL_multRes(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(6),
      ADR2 => t_weightUpdateMod2_multL_multRes(5),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR5 => t_weightUpdateMod2_multL_multRes(11),
      ADR0 => t_weightUpdateMod2_leftMultTemp_0_Q,
      O => t_weightUpdateMod2_multAll_posIn1(4)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y59",
      INIT => X"5557AAA800000000"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR1 => N485,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15148
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y59",
      INIT => X"0004CCC8CCCC0000"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR0 => N485,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15144
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y59",
      INIT => X"FFFFFFAAFFFFFFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      O => N485
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y59",
      INIT => X"0CC00CC00CC04C80"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR4 => N485,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15139
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y60",
      INIT => X"FFFFFFFFFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_7_0,
      O => N224
    );
  t_weight2_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"FFF00FF0FFF01FE0"
    )
    port map (
      ADR2 => t_weightIn2(7),
      ADR4 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR0 => N447,
      O => t_weightOut2(7)
    );
  t_weight2_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"8F8FB0B08FBFB080"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR2 => t_weightIn2(7),
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => N447,
      O => t_weightOut2(6)
    );
  t_weight2_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"FFFFFFFFFFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => N447
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => X"0FF00FF01FE01FE0"
    )
    port map (
      ADR4 => '1',
      ADR0 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2(3)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2(4)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_5_0,
      O => N550
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"00FF01FFFF00FE00"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR0 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N550,
      ADR3 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2(5)
    );
  t_weightDKMult0_posIn1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"33FF33FFCC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => t_deltaKMult_multRes(11),
      ADR5 => t_deltaKMult_multRes(5),
      ADR1 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => X"95F33F5995593F3F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR3 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N714
    );
  t_weightDKMult1_posIn2_4_t_weightDKMult1_posIn2_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_posIn2(2),
      O => t_weightDKMult1_posIn2_2_0
    );
  t_weightDKMult1_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"3C3C3C3C3C3C3C78"
    )
    port map (
      ADR1 => t_weightIn1(7),
      ADR2 => t_weightIn1(4),
      ADR0 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      ADR5 => t_weightIn1(3),
      O => t_weightDKMult1_posIn2(4)
    );
  t_weightDKMult1_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"55AA57A855AA57A8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR3 => t_weightIn1(3),
      ADR2 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      ADR5 => '1',
      O => t_weightDKMult1_posIn2(3)
    );
  t_weightDKMult1_Mmux_posIn231 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"5757A8A8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR3 => '1',
      ADR2 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      O => t_weightDKMult1_posIn2(2)
    );
  t_weightDKMult1_posIn2_6_t_weightDKMult1_posIn2_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_posIn2(7),
      O => t_weightDKMult1_posIn2_7_0
    );
  t_weightDKMult1_posIn2_6_t_weightDKMult1_posIn2_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_posIn2(1),
      O => t_weightDKMult1_posIn2_1_0
    );
  t_weightDKMult1_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"0F1FF0E00F1FF0E0"
    )
    port map (
      ADR2 => t_weightIn1(7),
      ADR4 => t_weightIn1(6),
      ADR3 => t_weightDKMult1_Mmux_posIn251_14916,
      ADR1 => t_weightIn1(4),
      ADR0 => t_weightIn1(5),
      ADR5 => '1',
      O => t_weightDKMult1_posIn2(6)
    );
  t_weightDKMult1_Mmux_posIn281 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"00000010"
    )
    port map (
      ADR2 => t_weightIn1(7),
      ADR4 => t_weightIn1(6),
      ADR3 => t_weightDKMult1_Mmux_posIn251_14916,
      ADR1 => t_weightIn1(4),
      ADR0 => t_weightIn1(5),
      O => t_weightDKMult1_posIn2(7)
    );
  t_weightDKMult1_Mmux_posIn2511 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR2 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR0 => t_weightIn1(2),
      ADR3 => t_weightIn1(3),
      ADR5 => '1',
      O => t_weightDKMult1_Mmux_posIn251_14916
    );
  t_weightDKMult1_Mmux_posIn221 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"3C3CCCCC"
    )
    port map (
      ADR4 => t_weightIn1(7),
      ADR2 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR3 => '1',
      ADR0 => '1',
      O => t_weightDKMult1_posIn2(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"D828AF5F07F78F7F"
    )
    port map (
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR5 => t_weightDKMult1_multRes(5),
      ADR1 => weightDeltaKOutNode_8_Q,
      O => N680
    );
  t_weightDKMult0_posIn2_6_t_weightDKMult0_posIn2_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_posIn2(7),
      O => t_weightDKMult0_posIn2_7_0
    );
  t_weightDKMult0_posIn2_6_t_weightDKMult0_posIn2_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_posIn2(1),
      O => t_weightDKMult0_posIn2_1_0
    );
  t_weightDKMult0_posIn2_6_t_weightDKMult0_posIn2_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0
    );
  t_weightDKMult0_posIn2_6_t_weightDKMult0_posIn2_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0
    );
  t_weightDKMult0_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"55AA56AA55AA56AA"
    )
    port map (
      ADR3 => t_weightIn0(7),
      ADR0 => t_weightIn0(6),
      ADR4 => t_weightDKMult0_Mmux_posIn251_15009,
      ADR2 => t_weightIn0(4),
      ADR1 => t_weightIn0(5),
      ADR5 => '1',
      O => t_weightDKMult0_posIn2(6)
    );
  t_weightDKMult0_Mmux_posIn281 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000100"
    )
    port map (
      ADR3 => t_weightIn0(7),
      ADR0 => t_weightIn0(6),
      ADR4 => t_weightDKMult0_Mmux_posIn251_15009,
      ADR2 => t_weightIn0(4),
      ADR1 => t_weightIn0(5),
      O => t_weightDKMult0_posIn2(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y31"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16585,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  t_weightDKMult0_Mmux_posIn2511 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FFFFFFEEFFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR3 => t_weightIn0(2),
      ADR4 => t_weightIn0(3),
      ADR5 => '1',
      O => t_weightDKMult0_Mmux_posIn251_15009
    );
  t_weightDKMult0_Mmux_posIn221 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"6C6C6C6C"
    )
    port map (
      ADR2 => t_weightIn0(7),
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult0_posIn2(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_256_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_256_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"606060A0606060A0"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(3),
      ADR3 => N112,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR0 => weightDeltaKOutNode_14_Q,
      ADR1 => weightDeltaKOutNode_15_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_257_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_257_A5LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"FFFFFEFEFFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => t_weightUpdateMod0_multAll_multRes(7),
      ADR4 => t_weightUpdateMod0_multAll_multRes(6),
      ADR0 => t_weightUpdateMod0_multAll_multRes(5),
      ADR1 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_multAll_Mmux_output51
    );
  t_weightDKMult2_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR5 => t_weightIn2(7),
      ADR4 => t_weightIn2(4),
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      ADR0 => t_weightIn2(2),
      ADR1 => t_weightIn2(3),
      O => t_weightDKMult2_posIn2(4)
    );
  mL_N28_mL_N28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_posIn2(7),
      O => t_weightDKMult2_posIn2_7_0
    );
  mL_N28_mL_N28_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_posIn2(1),
      O => t_weightDKMult2_posIn2_1_0
    );
  mL_weightUpdateMod1_sigDer_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"FFFA0FFFFFF00FFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      O => mL_N28
    );
  t_weightDKMult2_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"3C3C3C783C3C3C78"
    )
    port map (
      ADR1 => t_weightIn2(7),
      ADR2 => t_weightIn2(6),
      ADR0 => t_weightDKMult2_Mmux_posIn251_14986,
      ADR3 => t_weightIn2(4),
      ADR4 => t_weightIn2(5),
      ADR5 => '1',
      O => t_weightDKMult2_posIn2(6)
    );
  t_weightDKMult2_Mmux_posIn281 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"00000004"
    )
    port map (
      ADR1 => t_weightIn2(7),
      ADR2 => t_weightIn2(6),
      ADR0 => t_weightDKMult2_Mmux_posIn251_14986,
      ADR3 => t_weightIn2(4),
      ADR4 => t_weightIn2(5),
      O => t_weightDKMult2_posIn2(7)
    );
  t_weightDKMult2_Mmux_posIn2511 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"FFFFFFFAFFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR3 => t_weightIn2(0),
      ADR4 => t_weightIn2(1),
      ADR0 => t_weightIn2(2),
      ADR2 => t_weightIn2(3),
      ADR5 => '1',
      O => t_weightDKMult2_Mmux_posIn251_14986
    );
  t_weightDKMult2_Mmux_posIn221 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y35",
      INIT => X"33FFCC00"
    )
    port map (
      ADR1 => t_weightIn2(7),
      ADR3 => t_weightIn2(0),
      ADR4 => t_weightIn2(1),
      ADR0 => '1',
      ADR2 => '1',
      O => t_weightDKMult2_posIn2(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"CA3106FD3F3BF3F7"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR5 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      O => N669
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"E21D609FB7B73F3F"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N668
    );
  mL_weightUpdateMod1_sigDer_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"4F4FFAFA4F4F5050"
    )
    port map (
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR1 => mL_weightUpdateMod1_sigDer_0_2_14964,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mL_weightUpdateMod1_sigDer_0_1_17332,
      O => mL_weightUpdateMod0_sigDer(0)
    );
  mL_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y36",
      INIT => X"FFF0F8F0FFF0F0F0"
    )
    port map (
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      O => mL_weightUpdateMod1_sigDer_0_1_17332
    );
  t_weightDKMult2_posIn2_3_t_weightDKMult2_posIn2_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_posIn2(2),
      O => t_weightDKMult2_posIn2_2_0
    );
  t_weightDKMult2_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"3337CCC83337CCC8"
    )
    port map (
      ADR1 => t_weightIn2(7),
      ADR4 => t_weightIn2(3),
      ADR3 => t_weightIn2(0),
      ADR0 => t_weightIn2(1),
      ADR2 => t_weightIn2(2),
      ADR5 => '1',
      O => t_weightDKMult2_posIn2(3)
    );
  t_weightDKMult2_Mmux_posIn231 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"3C783C78"
    )
    port map (
      ADR1 => t_weightIn2(7),
      ADR4 => '1',
      ADR3 => t_weightIn2(0),
      ADR0 => t_weightIn2(1),
      ADR2 => t_weightIn2(2),
      O => t_weightDKMult2_posIn2(2)
    );
  t_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn0(7),
      ADR2 => t_weightUpdateMod0_multAll_multRes(11),
      O => N655
    );
  t_weightUpdateMod0_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y39",
      INIT => X"5555AAAA5556AAAA"
    )
    port map (
      ADR5 => t_weightUpdateMod0_multL_multRes(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(6),
      ADR3 => t_weightUpdateMod0_multL_multRes(5),
      ADR0 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR2 => t_weightUpdateMod0_leftMultTemp_0_Q,
      O => t_weightUpdateMod0_multAll_posIn1(4)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"F01E1EF0F01E1EF0"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_deltaKTemp(7),
      ADR2 => t_weightUpdateMod0_multL_multRes(6),
      ADR1 => t_weightUpdateMod0_multL_multRes(5),
      ADR0 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR4 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(2)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"AA5555AAFFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightUpdateMod0_multL_multRes(5),
      ADR5 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR0 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(1)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"AAAA55565556AAAA"
    )
    port map (
      ADR4 => t_deltaKTemp(7),
      ADR0 => t_weightUpdateMod0_multL_multRes(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(6),
      ADR3 => t_weightUpdateMod0_multL_multRes(5),
      ADR2 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(3)
    );
  t_weightUpdateMod0_multL_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"3333CCCC3336CCCC"
    )
    port map (
      ADR4 => t_deltaKTemp(7),
      ADR2 => t_weightUpdateMod0_multL_multRes(10),
      ADR3 => t_weightUpdateMod0_multL_multRes(9),
      ADR0 => t_weightUpdateMod0_multL_multRes(8),
      ADR1 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_leftMultTemp_7_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"0CC00CC00CC04C80"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N722
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y45",
      INIT => X"F3F3F3B33F3F3F2A"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N723
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"0FFFF0000FFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2_1_Q
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"0C0C0CCCC0C0C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17333
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X8Y57"
    )
    port map (
      O => 
mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y57"
    )
    port map (
      CI => '0',
      CYINIT => 
mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_11605,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_11612
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_35_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_35_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"30C0F00030C0F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_11605
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_36_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_36_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"0AC6C6A06CA06CA0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR4 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_11612
    );
  N78_N78_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N54,
      O => N54_0
    );
  N78_N78_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y60",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => N78
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y60",
      INIT => X"0F1F0F1F"
    )
    port map (
      ADR4 => '1',
      ADR0 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      O => N54
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y60"
    )
    port map (
      CI => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15247,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_11634
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y60",
      INIT => X"FFFFFFF9FFFFFFF5"
    )
    port map (
      ADR5 => N78,
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      O => N201
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y60",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_11634
    );
  t_weight2_Mmux_o131 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn2(5),
      ADR3 => mROut(1),
      O => t_weight2_o1(2)
    );
  t_weight2_Mmux_o041 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn2(7),
      ADR1 => mROut(0),
      O => t_weight2_o0(3)
    );
  t_weight2_Mmux_o151 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weightIn2(7),
      ADR4 => mROut(1),
      O => t_weight2_o1(4)
    );
  t_weight2_Mmux_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn2(6),
      ADR1 => mROut(1),
      O => t_weight2_o1(3)
    );
  mM_weight1_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR5 => '1',
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N465
    );
  mM_weight1_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => X"DADADADADADADAF8"
    )
    port map (
      ADR1 => input_result(0),
      ADR0 => mM_weightIn1(7),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => N465,
      O => mM_weightOut1(7)
    );
  mM_weight1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"F3C07788F3C07788"
    )
    port map (
      ADR5 => '1',
      ADR4 => input_result(0),
      ADR2 => mM_weightIn1(1),
      ADR1 => mM_weightIn1(7),
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_weightOut1(1)
    );
  mM_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"A0A3FFFFAFAC0000"
    )
    port map (
      ADR2 => input_result(0),
      ADR0 => mM_weightIn1(2),
      ADR4 => mM_weightIn1(7),
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_weightOut1(2)
    );
  t_weight2_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"E6E62626E6EA262A"
    )
    port map (
      ADR4 => t_weightIn2(4),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => N441,
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => t_weightOut2(4)
    );
  t_weight2_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"FFFFFFAAFFFFFFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => N441
    );
  t_weight2_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => X"CFF00F30DFE01F20"
    )
    port map (
      ADR4 => t_weightIn2(5),
      ADR2 => t_weightIn2(7),
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => t_weight2_Mmux_output51,
      O => t_weightOut2(5)
    );
  t_weight2_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weight2_Mmux_output51
    );
  t_ADDERTREE_INTERNAL_Madd2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"FF00880077000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => t_weightIn2(0),
      ADR0 => t_weightIn2(7),
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_0_0,
      O => t_ADDERTREE_INTERNAL_Madd2_15926
    );
  t_weight2_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"F3F3C0C03377CC88"
    )
    port map (
      ADR2 => t_weightIn2(2),
      ADR1 => t_weightIn2(7),
      ADR5 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_weightOut2(2)
    );
  t_weight2_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"0000000000050000"
    )
    port map (
      ADR1 => '1',
      ADR4 => mROut(4),
      ADR0 => mROut(3),
      ADR5 => mROut(2),
      ADR2 => mROut(0),
      ADR3 => mROut(1),
      O => t_weight2_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight2_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"DD5588AADDFF8800"
    )
    port map (
      ADR2 => '1',
      ADR1 => t_weightIn2(1),
      ADR0 => t_weightIn2(7),
      ADR3 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_weightOut2(1)
    );
  mM_weightUpdateMod0_multAll_posIn1_5_mM_weightUpdateMod0_multAll_posIn1_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_posIn1(4),
      O => mM_weightUpdateMod0_multAll_posIn1_4_0
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"3C3C3C6C3C3C3C6C"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR0 => mM_weightUpdateMod0_multAll_posIn1_2_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_posIn1(5)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"0F5FF0A0"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => '1',
      ADR0 => mM_weightUpdateMod0_multAll_posIn1_2_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_8_0,
      O => mM_weightUpdateMod0_multAll_posIn1(4)
    );
  t_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"BCBC3434BCF83470"
    )
    port map (
      ADR4 => t_weightIn1(5),
      ADR1 => t_weightIn1(7),
      ADR0 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_weight1_Mmux_output51,
      O => t_weightOut1_5_Q
    );
  t_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weight1_Mmux_output51
    );
  mM_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"C33F03FFCF0FCF0F"
    )
    port map (
      ADR0 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N21
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"0055FFAAFFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => mM_weightUpdateMod0_multAll_posIn2_0_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2(2)
    );
  t_weightDKMult0_posIn1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"0F3F0F3FF0C0F0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => t_deltaKMult_multRes(11),
      ADR5 => t_deltaKMult_multRes(6),
      ADR1 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(2)
    );
  t_weightDKMult0_posIn1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y24",
      INIT => X"0FF00FF00FF05FA0"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_deltaKMult_multRes(11),
      ADR3 => t_deltaKMult_multRes(7),
      ADR5 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR0 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(3)
    );
  mM_weightUpdateMod1_sigDer_0_2_mM_weightUpdateMod1_sigDer_0_2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_N6,
      O => mM_N6_0
    );
  mM_weightUpdateMod1_sigDer_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"001100FF001100FF"
    )
    port map (
      ADR2 => '1',
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_sigDer_0_2_17339
    );
  mM_weightUpdateMod1_sigDer_1_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"8F1F0FFF"
    )
    port map (
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      O => mM_N6
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"0A0A0AAAA0A0A000"
    )
    port map (
      ADR1 => '1',
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR5 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16544
    );
  mM_weightUpdateMod1_sigDer_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"55DD55DDFFAA00AA"
    )
    port map (
      ADR2 => '1',
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR1 => mM_weightUpdateMod1_sigDer_0_2_17339,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mM_weightUpdateMod1_sigDer_0_1_17338,
      O => mM_weightUpdateMod0_sigDer(0)
    );
  mM_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FFFFFFFFEC00CC00"
    )
    port map (
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      O => mM_weightUpdateMod1_sigDer_0_1_17338
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"0030F0C0F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16576
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"B71D872D47ED55FF"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR5 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N681
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"3C3C3CCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16580
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_Mmux_output61_pack_7,
      O => t_weightDKMult1_Mmux_output61
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"04C804C8CC00CC00"
    )
    port map (
      ADR4 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16588
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"5555AAAA5556AAAA"
    )
    port map (
      ADR2 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR5 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR0 => weightDeltaKOutNode_12_Q,
      ADR4 => t_weightDKMult1_Mmux_output62_16439,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  t_weightDKMult1_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"0F5FF0A00F5FF0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_weightIn1(7),
      ADR4 => t_weightIn1(5),
      ADR3 => t_weightDKMult1_Mmux_posIn251_14916,
      ADR0 => t_weightIn1(4),
      ADR5 => '1',
      O => t_weightDKMult1_posIn2(5)
    );
  t_weightDKMult1_Mmux_output611 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"3C3C3C3C"
    )
    port map (
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn1(7),
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult1_Mmux_output61_pack_7
    );
  t_weightDKMult1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"0FF00FF00FF01FE0"
    )
    port map (
      ADR2 => t_weightDKMult1_Mmux_output61,
      ADR3 => t_weightDKMult1_multRes(8),
      ADR5 => t_weightDKMult1_multRes(7),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR0 => weightDeltaKOutNode_8_Q,
      O => weightDeltaKOutNode_12_Q
    );
  t_weightDKMult0_posIn2_3_t_weightDKMult0_posIn2_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_posIn2(2),
      O => t_weightDKMult0_posIn2_2_0
    );
  t_weightDKMult0_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"0F1FF0E00F1FF0E0"
    )
    port map (
      ADR2 => t_weightIn0(7),
      ADR4 => t_weightIn0(3),
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR3 => t_weightIn0(2),
      ADR5 => '1',
      O => t_weightDKMult0_posIn2(3)
    );
  t_weightDKMult0_Mmux_posIn231 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"1FE01FE0"
    )
    port map (
      ADR2 => t_weightIn0(7),
      ADR4 => '1',
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR3 => t_weightIn0(2),
      O => t_weightDKMult0_posIn2(2)
    );
  mL_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y33",
      INIT => X"FEFAFAFAAAABAAAF"
    )
    port map (
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mL_N7
    );
  mL_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y33",
      INIT => X"FFFFCFB3FFFFCF33"
    )
    port map (
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mL_N5
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y33",
      INIT => X"9A953595CF3F9F3F"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_sigDer(0),
      ADR5 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N665
    );
  mL_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y33",
      INIT => X"00AA55FF1B1B1B1B"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mL_N7,
      ADR3 => mL_N8,
      ADR1 => mL_N5,
      ADR4 => mL_N6_0,
      O => mL_weightUpdateMod0_sigDer(1)
    );
  mL_weightUpdateMod1_sigDer_3_2_mL_weightUpdateMod1_sigDer_3_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_N6,
      O => mL_N6_0
    );
  mL_weightUpdateMod1_sigDer_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"0000000000007777"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      O => mL_weightUpdateMod1_sigDer_3_2_17284
    );
  mL_weightUpdateMod1_sigDer_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"0037003700370037"
    )
    port map (
      ADR4 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_sigDer_0_2_14964
    );
  mL_weightUpdateMod1_sigDer_1_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"8037FFFF"
    )
    port map (
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      O => mL_N6
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y35",
      INIT => X"BB2787874BD77777"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR4 => t_weightDKMult0_multRes(11),
      ADR5 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => N683
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y35",
      INIT => X"D8AF078F285FF77F"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult0_multRes(11),
      ADR5 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR1 => weightDeltaKOutNode_0_Q,
      O => N686
    );
  mL_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y35",
      INIT => X"00010405A0A1A4A5"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_N28,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mL_N26,
      O => mL_weightUpdateMod0_sigDer(2)
    );
  mL_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y35",
      INIT => X"FF5F00FFA8FF00FF"
    )
    port map (
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      O => mL_N26
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y36",
      INIT => X"F359359F953F953F"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N698
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y36",
      INIT => X"C91963B3F5D55F7F"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_sigDer(3),
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_multRes(6),
      ADR1 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => N701
    );
  mL_weightUpdateMod1_sigDer_3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y36",
      INIT => X"F0F00F0000000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_weightUpdateMod1_sigDer_3_2_17284,
      ADR5 => mL_weightUpdateMod1_sigDer_3_1_17344,
      O => mL_weightUpdateMod0_sigDer(3)
    );
  mL_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y36",
      INIT => X"F0E0F00000000000"
    )
    port map (
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      O => mL_weightUpdateMod1_sigDer_3_1_17344
    );
  t_weightUpdateMod0_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y40",
      INIT => X"00FF03FFFF00FC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => t_weightUpdateMod0_multL_multRes(10),
      ADR4 => t_weightUpdateMod0_multL_multRes(9),
      ADR1 => t_weightUpdateMod0_multL_multRes(8),
      ADR3 => t_weightUpdateMod0_multL_multRes(11),
      ADR2 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(6)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y40",
      INIT => X"0FF03CF00FF03CF0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => t_weightUpdateMod0_multL_multRes(9),
      ADR4 => t_weightUpdateMod0_multL_multRes(8),
      ADR3 => t_weightUpdateMod0_multL_multRes(11),
      ADR1 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(5)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y40",
      INIT => X"0000000000050000"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_weightUpdateMod0_multL_multRes(10),
      ADR3 => t_weightUpdateMod0_multL_multRes(9),
      ADR0 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(7)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn1511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y40",
      INIT => X"FFFFFFFFFFFFEEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightUpdateMod0_multL_multRes(7),
      ADR5 => t_weightUpdateMod0_multL_multRes(6),
      ADR0 => t_weightUpdateMod0_multL_multRes(5),
      ADR1 => t_weightUpdateMod0_leftMultTemp_0_Q,
      O => t_weightUpdateMod0_multAll_Mmux_posIn151
    );
  INV_t_weightIn2_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_3_INV_t_weightIn2_3CLK
    );
  INV_t_weightIn2_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_3_INV_t_weightIn2_2CLK
    );
  INV_t_weightIn2_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_3_INV_t_weightIn2_1CLK
    );
  INV_t_weightIn2_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_3_INV_t_weightIn2_0CLK
    );
  t_weightIn2_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_3_CLK,
      I => NlwBufferSignal_t_weightIn2_3_IN,
      O => t_weightIn2(3),
      RST => GND,
      SET => GND
    );
  t_weightIn2_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_2_CLK,
      I => NlwBufferSignal_t_weightIn2_2_IN,
      O => t_weightIn2(2),
      RST => GND,
      SET => GND
    );
  t_weightIn2_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_1_CLK,
      I => NlwBufferSignal_t_weightIn2_1_IN,
      O => t_weightIn2(1),
      RST => GND,
      SET => GND
    );
  t_weightIn2_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_0_CLK,
      I => NlwBufferSignal_t_weightIn2_0_IN,
      O => t_weightIn2(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => X"00F050A0F000F000"
    )
    port map (
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR0 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16633
    );
  INV_t_weightIn2_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_7_INV_t_weightIn2_7CLK
    );
  INV_t_weightIn2_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_7_INV_t_weightIn2_6CLK
    );
  INV_t_weightIn2_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_7_INV_t_weightIn2_5CLK
    );
  INV_t_weightIn2_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn2_7_INV_t_weightIn2_4CLK
    );
  t_weightIn2_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_7_CLK,
      I => NlwBufferSignal_t_weightIn2_7_IN,
      O => t_weightIn2(7),
      RST => GND,
      SET => GND
    );
  t_weightIn2_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_6_CLK,
      I => NlwBufferSignal_t_weightIn2_6_IN,
      O => t_weightIn2(6),
      RST => GND,
      SET => GND
    );
  t_weightIn2_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_5_CLK,
      I => NlwBufferSignal_t_weightIn2_5_IN,
      O => t_weightIn2(5),
      RST => GND,
      SET => GND
    );
  t_weightIn2_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn2_4_CLK,
      I => NlwBufferSignal_t_weightIn2_4_IN,
      O => t_weightIn2(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y44",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => t_weightUpdateMod2_multAll_multRes(7),
      ADR4 => t_weightUpdateMod2_multAll_multRes(6),
      ADR5 => t_weightUpdateMod2_multAll_multRes(5),
      ADR2 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_multAll_Mmux_output51
    );
  t_weightUpdateMod2_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn2(7),
      ADR2 => t_weightUpdateMod2_multAll_multRes(11),
      O => N651
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => X"0F0F0F5AF0F0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_weightDKMult0_multRes(7),
      ADR5 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR0 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mL_weightUpdateMod1_multAll_posIn1_4_mL_weightUpdateMod1_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N752,
      O => N752_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"666666AA666666AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_posIn1(4)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"9F9F9F5F"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      O => N752
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y59",
      INIT => X"E0E0000080000000"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR5 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR2 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y59",
      INIT => X"0F0F0F3CF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2_3_Q
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y59",
      INIT => X"96F09AF0AA00AA00"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod0_multAll_posIn1(4),
      ADR0 => mL_weightUpdateMod0_multAll_posIn1(5),
      ADR4 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_82
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y59",
      INIT => X"3C3C3C3C3C3C3C6C"
    )
    port map (
      ADR4 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2_4_Q
    );
  mL_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"FFFFFFFFFFFFFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weight0_Mmux_output51_17345
    );
  mL_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"DADADAF852525270"
    )
    port map (
      ADR1 => input_result(1),
      ADR5 => mL_weightIn0(5),
      ADR0 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => mL_weight0_Mmux_output51_17345,
      O => mL_weightOut0(5)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"FCC0F000C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR5 => t_weightIn2(3),
      ADR1 => t_weightIn2(4),
      ADR4 => mROut(0),
      ADR3 => mROut(1),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_01_0,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_15995
    );
  t_weight2_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"C0F3FF00D1E2FF00"
    )
    port map (
      ADR2 => t_weightIn2(3),
      ADR4 => t_weightIn2(7),
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => N40,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weightOut2(3)
    );
  t_weight2_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"FFFFFFFFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => N40
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"33003700CC00C800"
    )
    port map (
      ADR3 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      O => N716
    );
  mL_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => X"0000050500000505"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N412
    );
  mL_weight0_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => X"EE6CEE66446C4466"
    )
    port map (
      ADR3 => input_result(1),
      ADR5 => mL_weightIn0(4),
      ADR0 => mL_weightIn0(7),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N412,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_weightOut0(4)
    );
  t_weight2_Mmux_o031 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => t_weightIn2(6),
      ADR4 => mROut(0),
      O => t_weight2_o0(2)
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y9",
      INIT => X"AA2A000000000000"
    )
    port map (
      ADR2 => input_result(0),
      ADR4 => input_result(1),
      ADR3 => mM_weightIn1(0),
      ADR0 => mM_weightIn0(0),
      ADR5 => mM_weightIn0(7),
      ADR1 => mM_weightIn1(7),
      O => N379
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"BF00000000000000"
    )
    port map (
      ADR2 => input_result(1),
      ADR5 => input_result(0),
      ADR0 => mM_weightIn0(0),
      ADR3 => mM_weightIn1(0),
      ADR1 => mM_weightIn0(7),
      ADR4 => mM_weightIn1(7),
      O => N378
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"8000000000000000"
    )
    port map (
      ADR5 => input_result(0),
      ADR3 => input_result(1),
      ADR4 => mM_weightIn1(0),
      ADR1 => mM_weightIn0(0),
      ADR2 => mM_weightIn0(7),
      ADR0 => mM_weightIn1(7),
      O => N377
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"DDDD0DDDFFFF0FFF"
    )
    port map (
      ADR5 => input_result(1),
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(0),
      ADR1 => mM_weightIn0(0),
      ADR0 => mM_weightIn0(7),
      ADR2 => mM_weightIn1(7),
      O => N380
    );
  mM_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"FF55E4E4AA00E4E4"
    )
    port map (
      ADR1 => N377,
      ADR5 => N379,
      ADR2 => N378,
      ADR3 => N380,
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mM_ADDERTREE_INTERNAL_Madd16_15845
    );
  t_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"BBEE1144FF00FF00"
    )
    port map (
      ADR2 => '1',
      ADR4 => t_weightIn0(1),
      ADR5 => t_weightIn0(7),
      ADR0 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_weightOut0(1)
    );
  t_weight0_Mmux_output11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"DDFF8800DDFF8800"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => t_weightIn0(0),
      ADR0 => t_weightIn0(7),
      ADR3 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      O => t_weightOut0(0)
    );
  t_weight0_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"0000000000050000"
    )
    port map (
      ADR1 => '1',
      ADR4 => mLOut(4),
      ADR3 => mLOut(3),
      ADR2 => mLOut(2),
      ADR5 => mLOut(0),
      ADR0 => mLOut(1),
      O => t_weight0_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"CFC0CFC00FF05FA0"
    )
    port map (
      ADR1 => t_weightIn0(2),
      ADR2 => t_weightIn0(7),
      ADR5 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_weightOut0(2)
    );
  t_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"F3C033CCF3C07788"
    )
    port map (
      ADR2 => t_weightIn0(3),
      ADR1 => t_weightIn0(7),
      ADR4 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => N36,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weightOut0(3)
    );
  t_weight0_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N36
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"0000000100000000"
    )
    port map (
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mM_weightUpdateMod0_multAll_posIn1_2_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR0 => mM_weightUpdateMod0_multL_multRes_8_0,
      O => mM_weightUpdateMod0_multAll_posIn1(7)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"0FF00FF00FF01FE0"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn1_2_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR0 => mM_weightUpdateMod0_multL_multRes_9_0,
      O => mM_weightUpdateMod0_multAll_posIn1(6)
    );
  t_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"8B8B8BB8F0F0F0F0"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR5 => t_weightIn1(7),
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => N38,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weightOut1_3_Q
    );
  t_weight1_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"FFFFFFFFAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N38
    );
  t_weight1_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"0000000000050000"
    )
    port map (
      ADR1 => '1',
      ADR4 => mMOut(4),
      ADR5 => mMOut(3),
      ADR3 => mMOut(2),
      ADR2 => mMOut(0),
      ADR0 => mMOut(1),
      O => t_weight1_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"BB8833CCBB883FC0"
    )
    port map (
      ADR0 => t_weightIn1(2),
      ADR1 => t_weightIn1(7),
      ADR4 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_weightOut1_2_Q
    );
  t_weight1_Mmux_o131 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(5),
      ADR4 => mMOut(1),
      O => t_weight1_o1(2)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"FFA0A000A000A000"
    )
    port map (
      ADR1 => '1',
      ADR2 => t_weightIn1(3),
      ADR5 => t_weightIn1(4),
      ADR4 => mMOut(0),
      ADR0 => mMOut(1),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_01_0,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_16018
    );
  t_weight1_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      O => t_weight1_Mmux_output71
    );
  mM_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"FF80000013FF007F"
    )
    port map (
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N20
    );
  t_weight1_Mmux_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"8888888888888888"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weightIn1(4),
      ADR1 => mMOut(1),
      O => t_weight1_o1(1)
    );
  t_weight1_Mmux_o151 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(7),
      ADR5 => mMOut(1),
      O => t_weight1_o1(4)
    );
  mM_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"0F0F0000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mM_N20,
      ADR2 => mM_N21,
      O => mMOut(1)
    );
  INV_t_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_3_INV_t_weightIn1_3CLK
    );
  INV_t_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_3_INV_t_weightIn1_2CLK
    );
  INV_t_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_3_INV_t_weightIn1_1CLK
    );
  INV_t_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_3_INV_t_weightIn1_0CLK
    );
  t_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_3_CLK,
      I => NlwBufferSignal_t_weightIn1_3_IN,
      O => t_weightIn1(3),
      RST => GND,
      SET => GND
    );
  mM_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"0F0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      O => mM_N10
    );
  t_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_2_CLK,
      I => NlwBufferSignal_t_weightIn1_2_IN,
      O => t_weightIn1(2),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"8888888888888888"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weightIn1(1),
      ADR1 => mMOut(4),
      O => t_weight1_o4(1)
    );
  t_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_1_CLK,
      I => NlwBufferSignal_t_weightIn1_1_IN,
      O => t_weightIn1(1),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(5),
      ADR5 => mMOut(4),
      O => t_weight1_o4(5)
    );
  t_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_0_CLK,
      I => NlwBufferSignal_t_weightIn1_0_IN,
      O => t_weightIn1(0),
      RST => GND,
      SET => GND
    );
  mM_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y26",
      INIT => X"00000000F8F8F0F8"
    )
    port map (
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mM_N10,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mMOut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y29",
      INIT => X"CCC8FFFF3332FFFA"
    )
    port map (
      ADR4 => mM_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      O => N717
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y29",
      INIT => X"BB4B877727D78777"
    )
    port map (
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR0 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N713
    );
  t_weightDKMult0_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y30",
      INIT => X"55555557AAAAAAA8"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR5 => t_weightIn0(4),
      ADR3 => t_weightIn0(0),
      ADR2 => t_weightIn0(1),
      ADR1 => t_weightIn0(2),
      ADR4 => t_weightIn0(3),
      O => t_weightDKMult0_posIn2(4)
    );
  mL_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y33",
      INIT => X"B9BDB99DFFFFFFFF"
    )
    port map (
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mL_N8
    );
  t_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y34",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => t_weightUpdateMod1_multAll_multRes(7),
      ADR3 => t_weightUpdateMod1_multAll_multRes(6),
      ADR0 => t_weightUpdateMod1_multAll_multRes(5),
      ADR1 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_multAll_Mmux_output51
    );
  t_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y34",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => t_weightIn1(7),
      ADR3 => t_weightUpdateMod1_multAll_multRes(11),
      O => N653
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y37",
      INIT => X"93935F5FAF63635F"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult2_multRes(11),
      ADR0 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => N693
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y54",
      INIT => X"FFFFFFFFFFFFFF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N181
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y54",
      INIT => X"FFFEFFEEFFEFFFFF"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N191
    );
  N237_N237_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N238_pack_9,
      O => N238
    );
  N237_N237_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_7,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y58",
      INIT => X"FFFFDFCFFFFFDFCF"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR0 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR4 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N237
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y58",
      INIT => X"D5C05F0F"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR0 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR4 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N238_pack_9
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y58",
      INIT => X"FFC3FF333C00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => N237,
      ADR3 => N238,
      ADR2 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y58",
      INIT => X"FEFEFEFEFEFEFEFE"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y58",
      INIT => X"FFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod0_multL_multRes_7_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_7
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y58",
      INIT => X"FFCECEFFCEFFCEFF"
    )
    port map (
      ADR1 => N88_0,
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR0 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_8
    );
  mL_weightUpdateMod0_multAll_posIn1_3_mL_weightUpdateMod0_multAll_posIn1_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N734,
      O => N734_0
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y59",
      INIT => X"3FC03FC03FC03FC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_posIn1(3)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y59",
      INIT => X"C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_6_0,
      O => N734
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"807F7F7F7F7F7F7F"
    )
    port map (
      ADR0 => input_result(1),
      ADR4 => input_result(0),
      ADR3 => mM_weightIn1(0),
      ADR1 => mM_weightIn0(0),
      ADR2 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N387
    );
  mM_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N455
    );
  mM_weight0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"8FBFB0808F8FB0B0"
    )
    port map (
      ADR1 => input_result(1),
      ADR0 => mM_weightIn0(6),
      ADR2 => mM_weightIn0(7),
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N455,
      O => mM_weightOut0(6)
    );
  mM_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"EE662266EEAA22AA"
    )
    port map (
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(1),
      ADR1 => mM_weightIn0(7),
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_weightOut0(1)
    );
  mL_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"97578F8F97578F8F"
    )
    port map (
      ADR5 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N21
    );
  INV_t_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_3_INV_t_weightIn0_3CLK
    );
  INV_t_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_3_INV_t_weightIn0_2CLK
    );
  INV_t_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_3_INV_t_weightIn0_1CLK
    );
  INV_t_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_3_INV_t_weightIn0_0CLK
    );
  t_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_3_CLK,
      I => NlwBufferSignal_t_weightIn0_3_IN,
      O => t_weightIn0(3),
      RST => GND,
      SET => GND
    );
  mL_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"00FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      O => mL_N10
    );
  t_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_2_CLK,
      I => NlwBufferSignal_t_weightIn0_2_IN,
      O => t_weightIn0(2),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"AAAAAAAA00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weightIn0(1),
      ADR0 => mLOut(4),
      O => t_weight0_o4(1)
    );
  t_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_1_CLK,
      I => NlwBufferSignal_t_weightIn0_1_IN,
      O => t_weightIn0(1),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(5),
      ADR5 => mLOut(4),
      O => t_weight0_o4(5)
    );
  t_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_0_CLK,
      I => NlwBufferSignal_t_weightIn0_0_IN,
      O => t_weightIn0(0),
      RST => GND,
      SET => GND
    );
  mL_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"00000000F8F0FAF0"
    )
    port map (
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_N10,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mLOut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y34",
      INIT => X"0FF000005FA00000"
    )
    port map (
      ADR1 => '1',
      ADR4 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR0 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16491
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => X"0F00F0003F00C000"
    )
    port map (
      ADR0 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_20_Q,
      ADR4 => t_weightDKMult2_Mmux_output6_16410,
      ADR2 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16503
    );
  t_weightDKMult2_Mmux_output6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => X"9696969696F096F0"
    )
    port map (
      ADR4 => '1',
      ADR2 => t_weightDKMult2_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR0 => t_weightIn2(7),
      ADR5 => t_weightDKMult2_multRes(8),
      ADR3 => t_weightDKMult2_Mmux_output6_SW0_16501,
      O => t_weightDKMult2_Mmux_output6_16410
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => X"005A0000C0C00000"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR1 => N165,
      ADR3 => N166,
      ADR5 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult2_Mmux_output82_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => X"C3C3C3F03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(7),
      ADR5 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(10),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_Mmux_output71_16489,
      O => t_weightDKMult2_Mmux_output82_16412
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"AAAAAFAFAA99AF9F"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => mR_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR0 => weightDeltaKOutNode_19_Q,
      O => N169
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"FF00FC03FF55FD57"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => t_weightDKMult2_multRes(6),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR3 => weightDeltaKOutNode_19_Q,
      O => N166
    );
  t_weightDKMult2_Mmux_output41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"A5A5A5B75A5A5A48"
    )
    port map (
      ADR2 => t_weightIn2(7),
      ADR0 => t_deltaKTemp(7),
      ADR5 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => weightDeltaKOutNode_19_Q
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"EEEE0000EEEE0000"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_19_Q,
      O => N165
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y51",
      INIT => X"00FFFF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_12468
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"5A00AA005A00AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_12468
    );
  N76_N76_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N56,
      O => N56_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y55",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => N76
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y55",
      INIT => X"33333377"
    )
    port map (
      ADR2 => '1',
      ADR0 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      O => N56
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y55",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR1 => N76,
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N199
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y56",
      INIT => X"0000F0F00010F0E0"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR5 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N475,
      O => N753
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y56",
      INIT => X"0F0F00000F1E0000"
    )
    port map (
      ADR4 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N475,
      O => N738
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y56",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      O => N475
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y56",
      INIT => X"55555556AAAAAAAA"
    )
    port map (
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => N475,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X12Y57"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y57"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y57",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X12Y58"
    )
    port map (
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y58",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mL_weight0_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => X"FFFFFFFFFFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N459
    );
  mL_weight0_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => X"F3CCF3CCF3CCF7C8"
    )
    port map (
      ADR2 => input_result(1),
      ADR1 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => N459,
      O => mL_weightOut0(7)
    );
  mL_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => X"A3A3A3ACCCCCCCCC"
    )
    port map (
      ADR2 => input_result(1),
      ADR0 => mL_weightIn0(2),
      ADR5 => mL_weightIn0(7),
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_weightOut0(2)
    );
  mL_weight1_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR5 => '1',
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N461
    );
  mL_weight1_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => X"F3F3F3F6CCCCCCCC"
    )
    port map (
      ADR2 => input_result(0),
      ADR5 => mL_weightIn1(7),
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => N461,
      O => mL_weightOut1(7)
    );
  mM_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => X"0000000011111111"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N416
    );
  mM_weight0_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y9",
      INIT => X"F377C088F333C0CC"
    )
    port map (
      ADR3 => input_result(1),
      ADR2 => mM_weightIn0(4),
      ADR1 => mM_weightIn0(7),
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => N416,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_weightOut0(4)
    );
  mM_weight0_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR5 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N463
    );
  mM_weight0_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"FF33CCCCFF36CCCC"
    )
    port map (
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(7),
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N463,
      O => mM_weightOut0(7)
    );
  mM_weight0_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"000000FF000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N66
    );
  mM_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => X"E626E626EA2AE626"
    )
    port map (
      ADR2 => input_result(1),
      ADR3 => mM_weightIn0(3),
      ADR1 => mM_weightIn0(7),
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N66,
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weightOut0(3)
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"A06CA0A000CC0000"
    )
    port map (
      ADR5 => input_result(0),
      ADR4 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR1 => mM_weightIn0(7),
      ADR0 => mM_weightIn1(7),
      O => N388
    );
  mM_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"FA50FA505A5A7878"
    )
    port map (
      ADR5 => input_result(1),
      ADR3 => mM_weightIn0(2),
      ADR0 => mM_weightIn0(7),
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_weightOut0(2)
    );
  mM_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"CF0FC0F0CF5FC0A0"
    )
    port map (
      ADR3 => input_result(1),
      ADR1 => mM_weightIn0(5),
      ADR2 => mM_weightIn0(7),
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mM_weight0_Mmux_output51,
      O => mM_weightOut0(5)
    );
  mM_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"FFFFFFFFFFFFFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weight0_Mmux_output51
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"C6CC0A000A000A00"
    )
    port map (
      ADR5 => input_result(1),
      ADR3 => input_result(0),
      ADR4 => mM_weightIn0(0),
      ADR2 => mM_weightIn1(0),
      ADR1 => mM_weightIn0(7),
      ADR0 => mM_weightIn1(7),
      O => N389
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"CFCFFFFF65CF55FF"
    )
    port map (
      ADR2 => input_result(1),
      ADR0 => input_result(0),
      ADR5 => mM_weightIn1(0),
      ADR1 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR3 => mM_weightIn1(7),
      O => N390
    );
  t_weight0_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"8F8F8FBFB0B0B080"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR2 => t_weightIn0(7),
      ADR1 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N439,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => t_weightOut0(4)
    );
  t_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N439
    );
  t_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"88DDFF008DD8FF00"
    )
    port map (
      ADR1 => t_weightIn0(5),
      ADR4 => t_weightIn0(7),
      ADR0 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => t_weight0_Mmux_output51,
      O => t_weightOut0(5)
    );
  t_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weight0_Mmux_output51
    );
  t_weight1_Mmux_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn1(6),
      ADR5 => mMOut(1),
      O => t_weight1_o1(3)
    );
  t_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => t_weightIn1(4),
      ADR2 => mMOut(4),
      O => t_weight1_o4(4)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"EA80C00080800000"
    )
    port map (
      ADR3 => t_weightIn1(0),
      ADR4 => t_weightIn1(1),
      ADR1 => t_weightIn1(2),
      ADR5 => mMOut(4),
      ADR0 => mMOut(3),
      ADR2 => mMOut(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_15408
    );
  t_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(3),
      ADR5 => mMOut(4),
      O => t_weight1_o4(3)
    );
  INV_t_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_7_INV_t_weightIn1_7CLK
    );
  INV_t_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_7_INV_t_weightIn1_6CLK
    );
  INV_t_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_7_INV_t_weightIn1_5CLK
    );
  INV_t_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn1_7_INV_t_weightIn1_4CLK
    );
  t_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_7_CLK,
      I => NlwBufferSignal_t_weightIn1_7_IN,
      O => t_weightIn1(7),
      SET => GND,
      RST => GND
    );
  t_weight1_Mmux_o351 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => t_weightIn1(5),
      ADR4 => mMOut(3),
      O => t_weight1_o3(4)
    );
  t_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_6_CLK,
      I => NlwBufferSignal_t_weightIn1_6_IN,
      O => t_weightIn1(6),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o341 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(4),
      ADR5 => mMOut(3),
      O => t_weight1_o3(3)
    );
  t_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_5_CLK,
      I => NlwBufferSignal_t_weightIn1_5_IN,
      O => t_weightIn1(5),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o241 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => t_weightIn1(5),
      ADR3 => '1',
      ADR0 => mMOut(2),
      O => t_weight1_o2(3)
    );
  t_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn1_4_CLK,
      I => NlwBufferSignal_t_weightIn1_4_IN,
      O => t_weightIn1(4),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => t_weightIn1(4),
      ADR4 => '1',
      ADR3 => mMOut(2),
      O => t_weight1_o2(2)
    );
  mM_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => X"FEBBEEBBEEFFEEFF"
    )
    port map (
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mM_N5
    );
  mM_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => X"FFF33F3FFBF33FFF"
    )
    port map (
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mM_N8
    );
  mM_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y25",
      INIT => X"FFFFFFFFFF008015"
    )
    port map (
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mM_N7
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"A955666530CFFFFF"
    )
    port map (
      ADR5 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR2 => weightDeltaKOutNode_8_Q,
      O => N672
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"F939539335559FFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_multRes(6),
      ADR5 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => N671
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"EB1B27D763930FFF"
    )
    port map (
      ADR2 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N662
    );
  mM_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => X"0505F5F5303F303F"
    )
    port map (
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mM_N7,
      ADR4 => mM_N8,
      ADR3 => mM_N5,
      ADR0 => mM_N6_0,
      O => mM_weightUpdateMod0_sigDer(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y29",
      INIT => X"55660000AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => mM_weightUpdateMod0_sigDer(0),
      ADR5 => t_weightDKMult1_multRes(11),
      ADR0 => t_weightDKMult1_multRes(6),
      ADR1 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16571
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y35",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_weightDKMult2_multRes(8),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => N114
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_Mmux_output81_pack_7,
      O => t_weightDKMult2_Mmux_output81
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => X"00CC0CCCCC00C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR5 => t_weightDKMult2_Mmux_output6_16410,
      ADR3 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16506
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => X"5050A0A06060A0A0"
    )
    port map (
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_20_Q,
      ADR0 => t_weightDKMult2_Mmux_output6_16410,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16530
    );
  t_weightDKMult2_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => X"333FCCC0333FCCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(7),
      ADR4 => t_weightIn2(5),
      ADR2 => t_weightDKMult2_Mmux_posIn251_14986,
      ADR3 => t_weightIn2(4),
      ADR5 => '1',
      O => t_weightDKMult2_posIn2(5)
    );
  t_weightDKMult2_Mmux_output811 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => X"66666666"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightIn2(7),
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult2_Mmux_output81_pack_7
    );
  t_weightDKMult2_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => X"0F0F0F1EF0F0F0F0"
    )
    port map (
      ADR5 => t_weightDKMult2_Mmux_output81,
      ADR2 => t_weightDKMult2_multRes(8),
      ADR3 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => weightDeltaKOutNode_20_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y37",
      INIT => X"C63683735FAF4FBF"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(0),
      ADR5 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N675
    );
  t_weightDKMult2_Mmux_output6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => t_weightDKMult2_multRes(7),
      ADR4 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => X"06000600CC000000"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR1 => weightDeltaKOutNode_20_Q,
      ADR4 => N168,
      ADR2 => N169,
      ADR5 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => X"AAAAAA00AAAAAA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => weightDeltaKOutNode_19_Q,
      O => N168
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y53",
      INIT => X"0F5AF0F00F5AF0F0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  N234_N234_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N235_pack_9,
      O => N235
    );
  N234_N234_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y54",
      INIT => X"FFFFDFCFFFFFDFCF"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N234
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y54",
      INIT => X"D5C05F0F"
    )
    port map (
      ADR2 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR4 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N235_pack_9
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y54",
      INIT => X"FAAAAFFF0AAAA000"
    )
    port map (
      ADR1 => '1',
      ADR5 => N234,
      ADR0 => N235,
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y54",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y54",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y54",
      INIT => X"FFCECEFFCEFFCEFF"
    )
    port map (
      ADR1 => N86_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mL_weightUpdateMod1_multL_multRes_10_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mL_weightUpdateMod1_multAll_posIn1_3_mL_weightUpdateMod1_multAll_posIn1_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N737,
      O => N737_0
    );
  mL_weightUpdateMod1_multAll_posIn1_3_mL_weightUpdateMod1_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N86,
      O => N86_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y56",
      INIT => X"66AA66AA66AA66AA"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_posIn1(3)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y56",
      INIT => X"9955FFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      O => N737
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y56",
      INIT => X"22228888222A8880"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N487,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15132
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y56",
      INIT => X"00AA00AA00AA02A8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => N475,
      O => N768
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y56",
      INIT => X"3C3C3C783C3C3C78"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_posIn1(5)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y56",
      INIT => X"C3C3C383"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      O => N86
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y58",
      INIT => X"0F0F0FF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand
    );
  mL_weight0_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"000000FF000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N64
    );
  mL_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"B3F7C480B3B3C4C4"
    )
    port map (
      ADR0 => input_result(1),
      ADR2 => mL_weightIn0(3),
      ADR1 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => N64,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weightOut0(3)
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"8AAA000000000000"
    )
    port map (
      ADR2 => input_result(0),
      ADR4 => input_result(1),
      ADR1 => mL_weightIn1(0),
      ADR5 => mL_weightIn0(0),
      ADR3 => mL_weightIn1(7),
      ADR0 => mL_weightIn0(7),
      O => N374
    );
  mL_weight1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"BFBF3737C8C84040"
    )
    port map (
      ADR3 => '1',
      ADR0 => input_result(0),
      ADR4 => mL_weightIn1(1),
      ADR1 => mL_weightIn1(7),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_weightOut1(1)
    );
  mR_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"EAAA0000557F1555"
    )
    port map (
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N20
    );
  t_weight2_Mmux_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn2(4),
      ADR3 => mROut(1),
      O => t_weight2_o1(1)
    );
  mR_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"00F000F005050505"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR0 => mR_N20,
      ADR3 => mR_N21,
      O => mROut(1)
    );
  mR_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"F5550AFF00FFAAFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N21
    );
  mM_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"EC03CB25CC13D30F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N17
    );
  t_weight1_Mmux_o021 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(5),
      ADR0 => mMOut(0),
      O => t_weight1_o0(1)
    );
  t_weight1_Mmux_o041 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn1(7),
      ADR5 => mMOut(0),
      O => t_weight1_o0(3)
    );
  mM_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => X"3300000F3300000F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mM_N17,
      ADR1 => mM_N18,
      O => mMOut(0)
    );
  mM_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"00FF3FFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_sig_Mram_output11212_17238
    );
  mM_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      O => mM_sig_Mram_output11211_17237
    );
  mM_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_sig_Mram_output1121
    );
  t_weight1_Mmux_o321 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(2),
      ADR0 => mMOut(3),
      O => t_weight1_o3(1)
    );
  t_weight1_Mmux_o361 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(6),
      ADR5 => mMOut(3),
      O => t_weight1_o3(5)
    );
  mM_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => X"8831003100310031"
    )
    port map (
      ADR5 => mM_sig_Mram_output11211_17237,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mM_sig_Mram_output11212_17238,
      ADR4 => mM_sig_Mram_output1121,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mMOut(3)
    );
  mM_sig_Mram_output8113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FF880000FF000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_N23
    );
  t_weight1_Mmux_o221 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(3),
      ADR0 => mMOut(2),
      O => t_weight1_o2(1)
    );
  t_weight1_Mmux_o261 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn1(7),
      ADR5 => mMOut(2),
      O => t_weight1_o2(5)
    );
  mM_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0111010089118900"
    )
    port map (
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mM_N24,
      ADR2 => mM_N23,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mMOut(2)
    );
  t_weight1_Mmux_o371 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn1(7),
      ADR4 => mMOut(3),
      O => t_weight1_o3(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"C35A874B66FF33FF"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(0),
      ADR3 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N678
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"A9CF593F690F55FF"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR0 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N677
    );
  mR_weightUpdateMod1_sigDer_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"0F00FFF0AFAFF0F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR0 => mR_weightUpdateMod1_sigDer_0_2_14971,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_weightUpdateMod1_sigDer_0_1_17378,
      O => mR_weightUpdateMod0_sigDer(0)
    );
  mR_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"FAFAF8F0FAFAF0F0"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      O => mR_weightUpdateMod1_sigDer_0_1_17378
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y31",
      INIT => X"E14B690FDD7755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N707
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y31",
      INIT => X"E2B748B71DB73F3F"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR5 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N710
    );
  mR_weightUpdateMod1_sigDer_3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y31",
      INIT => X"CC30CC3000300030"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mR_weightUpdateMod1_sigDer_3_2_17292,
      ADR5 => mR_weightUpdateMod1_sigDer_3_1_17379,
      O => mR_weightUpdateMod0_sigDer(3)
    );
  mR_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y31",
      INIT => X"CC00CC00C8000000"
    )
    port map (
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      O => mR_weightUpdateMod1_sigDer_3_1_17379
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => X"30C030C070807080"
    )
    port map (
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR5 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16518
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"0F5FF0A000000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17380
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X14Y52"
    )
    port map (
      O => 
mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y52"
    )
    port map (
      CI => '0',
      CYINIT => 
mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13043,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13050
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_46_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_46_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"7700880077008800"
    )
    port map (
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13043
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_47_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_47_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"2B28D42877888888"
    )
    port map (
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13050
    );
  N767_N767_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y57",
      INIT => X"F00FFFFFE01FFFFF"
    )
    port map (
      ADR3 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      O => N767
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y57"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y57",
      INIT => X"0A0AA0A00A2AA080"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR5 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR1 => N226,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mL_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"0000000000000005"
    )
    port map (
      ADR1 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N451
    );
  mL_weight0_Mmux_output72 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"FC307878FC303C3C"
    )
    port map (
      ADR4 => input_result(1),
      ADR3 => mL_weightIn0(6),
      ADR1 => mL_weightIn0(7),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N451,
      O => mL_weightOut0(6)
    );
  mL_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weight1_Mmux_output51_17382
    );
  mL_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"AA0FAA3CF0F0F0F0"
    )
    port map (
      ADR3 => input_result(0),
      ADR0 => mL_weightIn1(5),
      ADR5 => mL_weightIn1(7),
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => mL_weight1_Mmux_output51_17382,
      O => mL_weightOut1(5)
    );
  mL_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => X"CFCFC0C00F5FF0A0"
    )
    port map (
      ADR5 => input_result(0),
      ADR1 => mL_weightIn1(2),
      ADR2 => mL_weightIn1(7),
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_weightOut1(2)
    );
  mL_weight1_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N453
    );
  mL_weight1_Mmux_output72 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => X"8DFF88FFD800DD00"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(6),
      ADR3 => mL_weightIn1(7),
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => N453,
      O => mL_weightOut1(6)
    );
  mL_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"FA785078FA785078"
    )
    port map (
      ADR5 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(1),
      ADR0 => mL_weightIn0(7),
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_weightOut0(1)
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"DD2DFF0FDDDDFFFF"
    )
    port map (
      ADR4 => input_result(1),
      ADR5 => input_result(0),
      ADR3 => mL_weightIn1(0),
      ADR1 => mL_weightIn0(0),
      ADR0 => mL_weightIn0(7),
      ADR2 => mL_weightIn1(7),
      O => N385
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"F000000078888888"
    )
    port map (
      ADR3 => input_result(1),
      ADR1 => input_result(0),
      ADR4 => mL_weightIn0(0),
      ADR5 => mL_weightIn1(0),
      ADR2 => mL_weightIn0(7),
      ADR0 => mL_weightIn1(7),
      O => N384
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"9CCC500050005000"
    )
    port map (
      ADR4 => input_result(0),
      ADR3 => input_result(1),
      ADR5 => mL_weightIn1(0),
      ADR0 => mL_weightIn0(0),
      ADR1 => mL_weightIn1(7),
      ADR2 => mL_weightIn0(7),
      O => N383
    );
  mR_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => X"EC03CB25CC13D30F"
    )
    port map (
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N17
    );
  t_weight2_Mmux_o021 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn2(5),
      ADR3 => mROut(0),
      O => t_weight2_o0(1)
    );
  mR_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => X"0000F0F003030303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR1 => mR_N17,
      ADR4 => mR_N18,
      O => mROut(0)
    );
  mR_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => X"DDAA995522115755"
    )
    port map (
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N18
    );
  t_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => t_weightIn0(3),
      ADR4 => mLOut(4),
      O => t_weight0_o4(3)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"000000FFFE0001FF"
    )
    port map (
      ADR5 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => t_weightIn0(7),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR1 => N443,
      O => N50
    );
  t_weight0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"CCAA55AACCAA5AAA"
    )
    port map (
      ADR1 => t_weightIn0(6),
      ADR3 => t_weightIn0(7),
      ADR4 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N443,
      O => t_weightOut0(6)
    );
  t_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N443
    );
  t_weight0_Mmux_o351 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(5),
      ADR5 => mLOut(3),
      O => t_weight0_o3(4)
    );
  mM_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => X"9989AA00AA7711FF"
    )
    port map (
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N18
    );
  t_weight1_Mmux_o031 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(6),
      ADR5 => mMOut(0),
      O => t_weight1_o0(2)
    );
  t_weight1_Mmux_o331 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn1(3),
      ADR2 => mMOut(3),
      O => t_weight1_o3(2)
    );
  t_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(2),
      ADR4 => mMOut(4),
      O => t_weight1_o4(2)
    );
  mM_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"C00F00FFC00F00FF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_N24
    );
  t_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(6),
      ADR5 => mMOut(4),
      O => t_weight1_o4(6)
    );
  t_weight1_Mmux_o251 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn1(6),
      ADR5 => mMOut(2),
      O => t_weight1_o2(4)
    );
  mR_weightUpdateMod1_sigDer_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y31",
      INIT => X"0000005F0000005F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      O => mR_weightUpdateMod1_sigDer_3_2_17292
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y33",
      INIT => X"BC2043DFB37FB37F"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR5 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => N692
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y33",
      INIT => X"E41B285FD7D7D75F"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N695
    );
  mR_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X15Y33",
      INIT => X"00001105AAAA1105"
    )
    port map (
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mR_N28,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mR_N26,
      O => mR_weightUpdateMod0_sigDer(2)
    );
  mR_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y33",
      INIT => X"CCC03FFFC8C0FFFF"
    )
    port map (
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      O => mR_N26
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y34",
      INIT => X"0A0A2828A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR1 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16500
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y34",
      INIT => X"A05F5F5FC61BF5D7"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR1 => weightDeltaKOutNode_16_Q,
      O => N696
    );
  t_weightDKMult2_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y35",
      INIT => X"AA5A5AAAAA5A5AAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => t_weightDKMult2_multRes(10),
      ADR4 => t_deltaKTemp(7),
      ADR3 => t_weightIn2(7),
      ADR2 => t_weightDKMult2_Mmux_output71_16489,
      O => weightDeltaKOutNode_22_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y36",
      INIT => X"00F0F00030C0F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16523
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y37",
      INIT => X"33CC3CCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR1 => weightDeltaKOutNode_21_Q,
      ADR3 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16509
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y37",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR5 => '1',
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16533
    );
  t_weightDKMult2_Mmux_output6 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y37",
      INIT => X"996699669966AAAA"
    )
    port map (
      ADR2 => '1',
      ADR0 => t_weightDKMult2_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR3 => t_weightIn2(7),
      ADR4 => t_weightDKMult2_multRes(8),
      ADR5 => t_weightDKMult2_Mmux_output6_SW0_16501,
      O => weightDeltaKOutNode_21_Q
    );
  t_weightDKMult2_Mmux_output6_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y37",
      INIT => X"FFFFFFFAFFFFFFFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR0 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => t_weightDKMult2_Mmux_output6_SW0_16501
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y38",
      INIT => X"2828282828882888"
    )
    port map (
      ADR4 => '1',
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR1 => weightDeltaKOutNode_21_Q,
      ADR2 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16511
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y38",
      INIT => X"3C3C000078780000"
    )
    port map (
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_sigDer(3),
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_20_Q,
      ADR2 => weightDeltaKOutNode_21_Q,
      ADR1 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16535
    );
  t_weightDKMult2_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y38",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR5 => t_weightDKMult2_multRes(9),
      ADR3 => t_weightDKMult2_multRes(8),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => t_weightDKMult2_Mmux_output71_16489
    );
  t_weightDKMult2_Mmux_output82 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y38",
      INIT => X"99669C6C99669C6C"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_weightIn2(7),
      ADR0 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_Mmux_output71_16489,
      O => weightDeltaKOutNode_23_Q
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y39",
      INIT => X"33CC000077880000"
    )
    port map (
      ADR2 => '1',
      ADR4 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR0 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16496
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y51",
      INIT => X"9996666966669999"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightIn1(6),
      ADR5 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR0 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N539
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y54",
      INIT => X"F0800000C0000000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR5 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR2 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y54",
      INIT => X"0F0F0F3FF0F0F0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y54",
      INIT => X"C3FF7800F000F000"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR4 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y54",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y55",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      O => N226
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y56",
      INIT => X"0C0CC0C00C4CC080"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N487,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15128
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y56",
      INIT => X"0C0CC0C00C4CC080"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR0 => N487,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15124
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y56",
      INIT => X"FFFFFFFFFFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N487
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y56",
      INIT => X"00CC04C8CC00CC00"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR0 => N487,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15119
    );
  mL_weightUpdateMod0_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y59",
      INIT => X"CCCC3333C0C03F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => mL_weightIn0(5),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mL_weightUpdateMod0_fullProd_0_0,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_5_0,
      O => N424
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y59",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR3 => mL_weightUpdateMod0_multR_multRes_4_0,
      ADR0 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_9_0,
      O => mL_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mL_weightUpdateMod0_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y59",
      INIT => X"AA9955555566AAAA"
    )
    port map (
      ADR2 => '1',
      ADR0 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => weightDeltaKOutNode_7_Q,
      ADR1 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod0_multAll_Mmux_output71
    );
  mL_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y59",
      INIT => X"CCCC00003333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => mL_weightIn0(7),
      ADR4 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR1 => mL_weightUpdateMod0_multAll_multRes_8_0,
      O => N209
    );
  mL_weightUpdateMod0_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"9696966969696969"
    )
    port map (
      ADR2 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mL_weightIn0(7),
      ADR5 => weightDeltaKOutNode_7_Q,
      ADR4 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N210
    );
  mL_weightUpdateMod0_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"C3963C3C3C69C3C3"
    )
    port map (
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => mL_weightIn0(5),
      ADR4 => weightDeltaKOutNode_7_Q,
      ADR0 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N425
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"80A00000A0A00000"
    )
    port map (
      ADR3 => input_result(1),
      ADR4 => input_result(0),
      ADR1 => mL_weightIn0(0),
      ADR2 => mL_weightIn1(0),
      ADR5 => mL_weightIn0(7),
      ADR0 => mL_weightIn1(7),
      O => N373
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"8000000000000000"
    )
    port map (
      ADR4 => input_result(0),
      ADR5 => input_result(1),
      ADR0 => mL_weightIn1(0),
      ADR2 => mL_weightIn0(0),
      ADR3 => mL_weightIn1(7),
      ADR1 => mL_weightIn0(7),
      O => N372
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"DDFFDDFF0D0FDDFF"
    )
    port map (
      ADR2 => input_result(1),
      ADR3 => input_result(0),
      ADR1 => mL_weightIn1(0),
      ADR5 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR0 => mL_weightIn1(7),
      O => N375
    );
  mL_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"FFF0CCAA00F0CCAA"
    )
    port map (
      ADR0 => N372,
      ADR2 => N373,
      ADR1 => N374,
      ADR5 => N375,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mL_ADDERTREE_INTERNAL_Madd16_15887
    );
  mL_weight1_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"0000000000000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => N414
    );
  mL_weight1_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"E6EAE6E6262A2626"
    )
    port map (
      ADR2 => input_result(0),
      ADR5 => mL_weightIn1(4),
      ADR1 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N414,
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_weightOut1(4)
    );
  t_weight0_o3_6_t_weight0_o3_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_o3(6),
      O => t_weight0_o3_6_0
    );
  t_weight0_o3_6_t_weight0_o3_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_715,
      O => mR_ADDERTREE_INTERNAL_Madd_715_0
    );
  t_weight0_o3_6_t_weight0_o3_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_615,
      O => mR_ADDERTREE_INTERNAL_Madd_615_0
    );
  t_weight0_o3_6_t_weight0_o3_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_515,
      O => mR_ADDERTREE_INTERNAL_Madd_515_0
    );
  t_weight0_Mmux_o371 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => t_weightIn0(7),
      ADR3 => mLOut(3),
      O => t_weight0_o3(6)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y14"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd15_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED,
      DI(1) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q,
      O(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_715,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_615,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_515,
      S(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED,
      S(2) => mR_ADDERTREE_INTERNAL_Madd15_lut(7),
      S(1) => mR_ADDERTREE_INTERNAL_Madd15_lut(6),
      S(0) => mR_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => mR_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  INV_t_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_7_INV_t_weightIn0_7CLK
    );
  INV_t_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_7_INV_t_weightIn0_6CLK
    );
  INV_t_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_7_INV_t_weightIn0_5CLK
    );
  INV_t_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => t_weightIn0_7_INV_t_weightIn0_4CLK
    );
  t_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_7_CLK,
      I => NlwBufferSignal_t_weightIn0_7_IN,
      O => t_weightIn0(7),
      SET => GND,
      RST => GND
    );
  t_weight0_Mmux_o251 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn0(6),
      ADR5 => mLOut(2),
      O => t_weight0_o2(4)
    );
  t_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_6_CLK,
      I => NlwBufferSignal_t_weightIn0_6_IN,
      O => t_weightIn0(6),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o241 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weightIn0(5),
      ADR4 => mLOut(2),
      O => t_weight0_o2(3)
    );
  t_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_5_CLK,
      I => NlwBufferSignal_t_weightIn0_5_IN,
      O => t_weightIn0(5),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o341 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn0(4),
      ADR5 => mLOut(3),
      O => t_weight0_o3(3)
    );
  t_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_t_weightIn0_4_CLK,
      I => NlwBufferSignal_t_weightIn0_4_IN,
      O => t_weightIn0(4),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => t_weightIn0(4),
      ADR4 => '1',
      ADR3 => mLOut(2),
      O => t_weight0_o2(2)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"0022AAAAAA880000"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17392
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X16Y25"
    )
    port map (
      O => 
mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y25"
    )
    port map (
      CI => '0',
      CYINIT => 
mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13522,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13529
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_478_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_478_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"3FC000003FC00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13522
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_479_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_479_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => X"369C0AA096CCAA00"
    )
    port map (
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR5 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13529
    );
  mR_weightUpdateMod1_sigDer_0_2_mR_weightUpdateMod1_sigDer_0_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_N6,
      O => mR_N6_0
    );
  mR_weightUpdateMod1_sigDer_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => X"0033003F0033003F"
    )
    port map (
      ADR0 => '1',
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_sigDer_0_2_14971
    );
  mR_weightUpdateMod1_sigDer_1_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => X"D577557F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      O => mR_N6
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"88777777B24DB7B7"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR5 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR0 => t_weightDKMult2_multRes(5),
      ADR2 => weightDeltaKOutNode_16_Q,
      O => N711
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"2222222A88888880"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR2 => weightDeltaKOutNode_16_Q,
      O => N731
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => X"0FF00FF00FF01FE0"
    )
    port map (
      ADR5 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR0 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR2 => t_weightDKMult2_Mmux_output82_16412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y37"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16657,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_456_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_456_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y50",
      INIT => X"FFFFFFFFFFF3FFF3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N185
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y51",
      INIT => X"AAA0555FAAA0555F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => mL_weightIn1(5),
      ADR0 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd_0_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => N427
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y51",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      O => mL_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mL_weightUpdateMod1_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y51",
      INIT => X"CC9933663333CCCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => weightDeltaKOutNode_7_Q,
      ADR0 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmux_output71
    );
  mL_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y51",
      INIT => X"AA555555AA555555"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mL_weightIn1(7),
      ADR4 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_8_0,
      O => N212
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X16Y52"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y52"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y52",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X16Y55"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y55"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weight1_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"000000000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N68
    );
  mL_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"A3A3ACA3CCCCCCCC"
    )
    port map (
      ADR2 => input_result(0),
      ADR0 => mL_weightIn1(3),
      ADR5 => mL_weightIn1(7),
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => N68,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weightOut1(3)
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y6",
      INIT => X"95553FFF3FFF3FFF"
    )
    port map (
      ADR4 => input_result(1),
      ADR1 => input_result(0),
      ADR3 => mL_weightIn1(0),
      ADR0 => mL_weightIn0(0),
      ADR5 => mL_weightIn0(7),
      ADR2 => mL_weightIn1(7),
      O => N382
    );
  mR_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y9",
      INIT => X"003FFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_sig_Mram_output11212_17291
    );
  t_weight2_Mmux_o241 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => t_weightIn2(5),
      ADR3 => mROut(2),
      O => t_weight2_o2(3)
    );
  t_weight2_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => t_weightIn2(3),
      ADR3 => mROut(4),
      O => t_weight2_o4(3)
    );
  t_weight2_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn2(4),
      ADR3 => mROut(4),
      O => t_weight2_o4(4)
    );
  t_weight2_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn2(5),
      ADR5 => mROut(4),
      O => t_weight2_o4(5)
    );
  t_weight2_Mmux_o361 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => t_weightIn2(6),
      ADR3 => mROut(3),
      O => t_weight2_o3(5)
    );
  mL_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"0555FFFF5555FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_sig_Mram_output11212_17277
    );
  t_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(2),
      ADR5 => mLOut(4),
      O => t_weight0_o4(2)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"EA80C000EA80C000"
    )
    port map (
      ADR5 => '1',
      ADR4 => t_weightIn0(3),
      ADR1 => t_weightIn0(4),
      ADR2 => mLOut(0),
      ADR0 => mLOut(1),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_01_0,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_16041
    );
  t_weight0_Mmux_o031 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => t_weightIn0(6),
      ADR3 => mLOut(0),
      O => t_weight0_o0(2)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"F888800080008000"
    )
    port map (
      ADR5 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR3 => t_weightIn0(2),
      ADR4 => mLOut(4),
      ADR0 => mLOut(3),
      ADR2 => mLOut(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_15443
    );
  t_weight0_Mmux_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(6),
      ADR5 => mLOut(1),
      O => t_weight0_o1(3)
    );
  t_weight0_Mmux_o131 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn0(5),
      ADR3 => mLOut(1),
      O => t_weight0_o1(2)
    );
  mL_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"EC003713CC003F33"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N20
    );
  t_weight0_Mmux_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn0(4),
      ADR1 => mLOut(1),
      O => t_weight0_o1(1)
    );
  t_weight0_Mmux_o151 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => t_weightIn0(7),
      ADR5 => mLOut(1),
      O => t_weight0_o1(4)
    );
  mL_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"0000000FFF00000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mL_N20,
      ADR5 => mL_N21,
      O => mLOut(1)
    );
  mL_update_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y30",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => update_IBUF_0,
      O => mL_update_inv
    );
  mR_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y31",
      INIT => X"F5FFE5FFA7FFA7FF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mR_N8
    );
  mR_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y32",
      INIT => X"FFFFEAAAAAAAAABF"
    )
    port map (
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mR_N7
    );
  mR_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y32",
      INIT => X"FFFFECCCFFFF33FF"
    )
    port map (
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mR_N5
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y32",
      INIT => X"CA359F9F48B73F3F"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR0 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR1 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N674
    );
  mR_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X17Y32",
      INIT => X"0055AAFF1B1B1B1B"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mR_N7,
      ADR4 => mR_N8,
      ADR1 => mR_N5,
      ADR3 => mR_N6_0,
      O => mR_weightUpdateMod0_sigDer(1)
    );
  mR_weightUpdateMod1_sigDer_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y33",
      INIT => X"FFFFFFC000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      O => mR_N28
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y37",
      INIT => X"0FF05FA000000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16527
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y37",
      INIT => X"8777DD2D87772D77"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(3),
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => t_weightDKMult2_multRes(11),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N708
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y39",
      INIT => X"0FF01FE00FF01FE0"
    )
    port map (
      ADR5 => '1',
      ADR3 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR0 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR1 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y39",
      INIT => X"30303060C0C0C0C0"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR5 => t_weightDKMult2_multRes(11),
      ADR0 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => N728
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y39",
      INIT => X"F5F5F5D55F5F5F4C"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR5 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N732
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y39",
      INIT => X"CFCF3F3FCF8F3F2A"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR5 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR0 => weightDeltaKOutNode_16_Q,
      O => N729
    );
  N84_N84_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y47",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => N84
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y47",
      INIT => X"0F0F0F5F"
    )
    port map (
      ADR1 => '1',
      ADR3 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      O => N60
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y47",
      INIT => X"FFFFFEFDFFFFFCFF"
    )
    port map (
      ADR0 => N84,
      ADR5 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N207
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y48",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => N483,
      O => N759
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y48",
      INIT => X"0000CCCC0004CCC8"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR0 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR3 => N483,
      O => N744
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y48",
      INIT => X"FFFFFFFFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      O => N483
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y48",
      INIT => X"33CC33CC33CC37C8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N483,
      ADR1 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y49",
      INIT => X"FFFFFFEBFFFFFFBB"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N195
    );
  mL_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y51",
      INIT => X"C33C936C3CC36C93"
    )
    port map (
      ADR5 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightIn1(7),
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR4 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR0 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N213
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y51",
      INIT => X"99666699936C6C93"
    )
    port map (
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightIn1(5),
      ADR0 => weightDeltaKOutNode_7_Q,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N428
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y52",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => mL_weightUpdateMod1_fullProd_0_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => N404
    );
  INV_mL_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_3_INV_mL_weightIn0_3CLK
    );
  INV_mL_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_3_INV_mL_weightIn0_2CLK
    );
  INV_mL_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_3_INV_mL_weightIn0_1CLK
    );
  INV_mL_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_3_INV_mL_weightIn0_0CLK
    );
  mL_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y58",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_3_CLK,
      I => NlwBufferSignal_mL_weightIn0_3_IN,
      O => mL_weightIn0(3),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y58",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_2_CLK,
      I => NlwBufferSignal_mL_weightIn0_2_IN,
      O => mL_weightIn0(2),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y58",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_1_CLK,
      I => NlwBufferSignal_mL_weightIn0_1_IN,
      O => mL_weightIn0(1),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y58",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_0_CLK,
      I => NlwBufferSignal_mL_weightIn0_0_IN,
      O => mL_weightIn0(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y58",
      INIT => X"A5A5A5A5A5A5A50F"
    )
    port map (
      ADR1 => '1',
      ADR2 => mL_weightIn0(6),
      ADR0 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mL_weightUpdateMod0_fullProd_0_0,
      ADR3 => mL_weightUpdateMod0_multAll_multRes_6_0,
      ADR4 => mL_weightUpdateMod0_multAll_multRes_5_0,
      O => N535
    );
  INV_mL_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_7_INV_mL_weightIn0_7CLK
    );
  INV_mL_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_7_INV_mL_weightIn0_6CLK
    );
  INV_mL_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_7_INV_mL_weightIn0_5CLK
    );
  INV_mL_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn0_7_INV_mL_weightIn0_4CLK
    );
  mL_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_7_CLK,
      I => NlwBufferSignal_mL_weightIn0_7_IN,
      O => mL_weightIn0(7),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => X"9696963C696969C3"
    )
    port map (
      ADR5 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightIn0(6),
      ADR0 => weightDeltaKOutNode_7_Q,
      ADR4 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N536
    );
  mL_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_6_CLK,
      I => NlwBufferSignal_mL_weightIn0_6_IN,
      O => mL_weightIn0(6),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_5_CLK,
      I => NlwBufferSignal_mL_weightIn0_5_IN,
      O => mL_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mL_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => X"FFFFFFFFFFFAFFFA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => mL_weightUpdateMod0_fullProd_0_0,
      ADR0 => mL_weightUpdateMod0_multAll_multRes_5_0,
      ADR5 => mL_weightUpdateMod0_multAll_multRes_6_0,
      ADR2 => mL_weightUpdateMod0_multAll_multRes_7_0,
      O => mL_weightUpdateMod0_multAll_Mmux_output51
    );
  mL_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn0_4_CLK,
      I => NlwBufferSignal_mL_weightIn0_4_IN,
      O => mL_weightIn0(4),
      SET => GND,
      RST => GND
    );
  mL_weightUpdateMod0_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y59",
      INIT => X"000000000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mL_weightUpdateMod0_fullProd_0_0,
      ADR5 => mL_weightUpdateMod0_multAll_multRes_5_0,
      O => N402
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y3",
      INIT => X"8080808000808080"
    )
    port map (
      ADR4 => input_result(1),
      ADR2 => input_result(0),
      ADR5 => mR_weightIn0(0),
      ADR0 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(7),
      ADR1 => mR_weightIn1(7),
      O => N393
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y3",
      INIT => X"8000000000000000"
    )
    port map (
      ADR2 => input_result(0),
      ADR5 => input_result(1),
      ADR3 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(0),
      ADR1 => mR_weightIn1(7),
      ADR0 => mR_weightIn0(7),
      O => N392
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y3",
      INIT => X"FF3F5515FF3FFF3F"
    )
    port map (
      ADR2 => input_result(1),
      ADR5 => input_result(0),
      ADR4 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR1 => mR_weightIn0(7),
      ADR0 => mR_weightIn1(7),
      O => N395
    );
  mR_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y3",
      INIT => X"FE3ECE0EF232C202"
    )
    port map (
      ADR0 => N392,
      ADR4 => N393,
      ADR5 => N394,
      ADR3 => N395,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mR_ADDERTREE_INTERNAL_Madd16_15803
    );
  mR_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      O => mR_sig_Mram_output11211_17290
    );
  t_weight2_Mmux_o341 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"8888888888888888"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weightIn2(4),
      ADR1 => mROut(3),
      O => t_weight2_o3(3)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"F880808088000000"
    )
    port map (
      ADR4 => t_weightIn2(1),
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightIn2(0),
      ADR5 => mROut(4),
      ADR3 => mROut(3),
      ADR0 => mROut(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_15373
    );
  mL_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      O => mL_sig_Mram_output11211_17276
    );
  mL_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"E9115995E91159B5"
    )
    port map (
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N18
    );
  mL_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N17
    );
  t_weight0_Mmux_o021 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => t_weightIn0(5),
      ADR0 => mLOut(0),
      O => t_weight0_o0(1)
    );
  t_weight0_Mmux_o041 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(7),
      ADR5 => mLOut(0),
      O => t_weight0_o0(3)
    );
  mL_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"00FF000000000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mL_N17,
      ADR3 => mL_N18,
      O => mLOut(0)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_13949
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => X"30C0F00030C0F000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_13949
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y46",
      INIT => X"0C0C0CCCC0C0C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17402
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X18Y46"
    )
    port map (
      O => 
mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y46"
    )
    port map (
      CI => '0',
      CYINIT => 
mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp290_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_13964,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_13971
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_467_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y46",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_467_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y46",
      INIT => X"2288AA002288AA00"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_13964
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_468_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y46",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_468_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y46",
      INIT => X"0AC6C6A06CA06CA0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_13971
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y47",
      INIT => X"0F00F0001F00E000"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR0 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15088
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y47",
      INIT => X"44448888444C8880"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15084
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y47",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N491
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y47",
      INIT => X"4444444888888888"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR2 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15079
    );
  INV_mL_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_7_INV_mL_weightIn1_7CLK
    );
  INV_mL_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_7_INV_mL_weightIn1_6CLK
    );
  INV_mL_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_7_INV_mL_weightIn1_5CLK
    );
  INV_mL_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_7_INV_mL_weightIn1_4CLK
    );
  mL_weightIn1_7_mL_weightIn1_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0
    );
  mL_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_7_CLK,
      I => NlwBufferSignal_mL_weightIn1_7_IN,
      O => mL_weightIn1(7),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_6_CLK,
      I => NlwBufferSignal_mL_weightIn1_6_IN,
      O => mL_weightIn1(6),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y49"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mL_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_5_CLK,
      I => NlwBufferSignal_mL_weightIn1_5_IN,
      O => mL_weightIn1(5),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_4_CLK,
      I => NlwBufferSignal_mL_weightIn1_4_IN,
      O => mL_weightIn1(4),
      SET => GND,
      RST => GND
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"0CC00CC00CC048C0"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR4 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N230,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y3",
      INIT => X"C0004000C000C000"
    )
    port map (
      ADR5 => input_result(0),
      ADR2 => input_result(1),
      ADR4 => mR_weightIn1(0),
      ADR1 => mR_weightIn0(0),
      ADR0 => mR_weightIn1(7),
      ADR3 => mR_weightIn0(7),
      O => N394
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y5",
      INIT => X"FF553F95FFFF3F3F"
    )
    port map (
      ADR2 => input_result(1),
      ADR5 => input_result(0),
      ADR3 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(0),
      ADR1 => mR_weightIn0(7),
      ADR0 => mR_weightIn1(7),
      O => N400
    );
  mR_weight0_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y6",
      INIT => X"FFFFFFFFFFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N471
    );
  mR_weight0_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y6",
      INIT => X"F5F5AAAAF5F7AAA8"
    )
    port map (
      ADR2 => input_result(1),
      ADR0 => mR_weightIn0(7),
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N471,
      O => mR_weightOut0(7)
    );
  t_weight2_Mmux_o331 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn2(3),
      ADR1 => mROut(3),
      O => t_weight2_o3(2)
    );
  t_weight2_Mmux_o321 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"AA00AA00AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => t_weightIn2(2),
      ADR3 => mROut(3),
      O => t_weight2_o3(1)
    );
  mR_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"8000800033330303"
    )
    port map (
      ADR0 => mR_sig_Mram_output11211_17290,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mR_sig_Mram_output11212_17291,
      ADR3 => mR_sig_Mram_output1121,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mROut(3)
    );
  mR_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_sig_Mram_output1121
    );
  t_weight2_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(2),
      ADR1 => mROut(4),
      O => t_weight2_o4(2)
    );
  t_weight2_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn2(1),
      ADR3 => mROut(4),
      O => t_weight2_o4(1)
    );
  mR_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"3230303032303230"
    )
    port map (
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_N10,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mROut(4)
    );
  mR_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"5F5FFFFF5F5FFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      O => mR_N10
    );
  t_weight2_Mmux_o371 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => t_weightIn2(7),
      ADR3 => mROut(3),
      O => t_weight2_o3(6)
    );
  t_weight2_Mmux_o261 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weightIn2(7),
      ADR4 => mROut(2),
      O => t_weight2_o2(5)
    );
  t_weight2_Mmux_o351 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(5),
      ADR5 => mROut(3),
      O => t_weight2_o3(4)
    );
  t_weight2_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn2(6),
      ADR5 => mROut(4),
      O => t_weight2_o4(6)
    );
  mL_sig_Mram_output8113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"FF008000FF008000"
    )
    port map (
      ADR5 => '1',
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_N23
    );
  mL_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_sig_Mram_output1121
    );
  t_weight0_Mmux_o321 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(2),
      ADR1 => mLOut(3),
      O => t_weight0_o3(1)
    );
  t_weight0_Mmux_o361 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"AAAAAAAA00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weightIn0(6),
      ADR5 => mLOut(3),
      O => t_weight0_o3(5)
    );
  mL_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"A000000045454545"
    )
    port map (
      ADR3 => mL_sig_Mram_output11211_17276,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mL_sig_Mram_output11212_17277,
      ADR4 => mL_sig_Mram_output1121,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mLOut(3)
    );
  mL_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"F0000FFF00000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_N24
    );
  t_weight0_Mmux_o221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(3),
      ADR1 => mLOut(2),
      O => t_weight0_o2(1)
    );
  t_weight0_Mmux_o261 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"AAAAAAAA00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => t_weightIn0(7),
      ADR5 => mLOut(2),
      O => t_weight0_o2(5)
    );
  mL_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"0A000A0000445544"
    )
    port map (
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mL_N24,
      ADR4 => mL_N23,
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mLOut(2)
    );
  t_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(4),
      ADR5 => mLOut(4),
      O => t_weight0_o4(4)
    );
  t_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn0(6),
      ADR4 => mLOut(4),
      O => t_weight0_o4(6)
    );
  N82_N82_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N62,
      O => N62_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"FFAAFFAAFFAAFFAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => N82
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"0005FFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      O => N62
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => X"FFFFFFFFFFEBFFAF"
    )
    port map (
      ADR4 => N82,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N205
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => X"FFFCFFFFFFFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N187
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => X"FFFFFFEBFFFFFFAF"
    )
    port map (
      ADR5 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N197
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y45",
      INIT => X"0FFFF0000FFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_posIn2_1_Q
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y45",
      INIT => X"0F0F0FF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand
    );
  N246_N246_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N247_pack_9,
      O => N247
    );
  N246_N246_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_7,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => X"FFCEFFFFFFCEFFFF"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N246
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => X"CE0A0AFF"
    )
    port map (
      ADR4 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N247_pack_9
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => X"FFFFC03F3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR5 => N246,
      ADR4 => N247,
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => X"FFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_7_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_7
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y47",
      INIT => X"FFAEFF5DFF0CFFFF"
    )
    port map (
      ADR3 => N94_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8
    );
  mR_weightUpdateMod0_multAll_posIn1_4_mR_weightUpdateMod0_multAll_posIn1_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N758,
      O => N758_0
    );
  mR_weightUpdateMod0_multAll_posIn1_4_mR_weightUpdateMod0_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N94,
      O => N94_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y48",
      INIT => X"3C3C78783C3C7878"
    )
    port map (
      ADR3 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_posIn1(4)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y48",
      INIT => X"C3FF87FF"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      O => N758
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y48",
      INIT => X"22228888222A8880"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR2 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15092
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y48",
      INIT => X"00000010F0F0F0E0"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => N483,
      O => N774
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y48",
      INIT => X"5A5A5A785A5A5A78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_posIn1(5)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y48",
      INIT => X"A5A5A585"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_7_0,
      O => N94
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y49",
      INIT => X"FFFFFFFFFFFFFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      O => N230
    );
  INV_mL_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_3_INV_mL_weightIn1_3CLK
    );
  INV_mL_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_3_INV_mL_weightIn1_2CLK
    );
  INV_mL_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_3_INV_mL_weightIn1_1CLK
    );
  INV_mL_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mL_weightIn1_3_INV_mL_weightIn1_0CLK
    );
  mL_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_3_CLK,
      I => NlwBufferSignal_mL_weightIn1_3_IN,
      O => mL_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_2_CLK,
      I => NlwBufferSignal_mL_weightIn1_2_IN,
      O => mL_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_1_CLK,
      I => NlwBufferSignal_mL_weightIn1_1_IN,
      O => mL_weightIn1(1),
      RST => GND,
      SET => GND
    );
  mL_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mL_weightIn1_0_CLK,
      I => NlwBufferSignal_mL_weightIn1_0_IN,
      O => mL_weightIn1(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => X"FFFFFFFFFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => mL_weightUpdateMod1_fullProd_0_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multAll_multRes_7_0,
      O => mL_weightUpdateMod1_multAll_Mmux_output51
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => X"9999999599999995"
    )
    port map (
      ADR5 => '1',
      ADR0 => mL_weightIn1(6),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mL_weightUpdateMod1_fullProd_0_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => N538
    );
  mR_weight0_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"0000000000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N72
    );
  mR_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"DFA8DDAA57205522"
    )
    port map (
      ADR1 => input_result(1),
      ADR5 => mR_weightIn0(3),
      ADR0 => mR_weightIn0(7),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N72,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weightOut0(3)
    );
  mR_weight1_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N74
    );
  mR_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"E466E466E4CCE466"
    )
    port map (
      ADR3 => input_result(0),
      ADR2 => mR_weightIn1(3),
      ADR0 => mR_weightIn1(7),
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N74,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weightOut1(3)
    );
  mR_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"0000000000000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N420
    );
  mR_weight0_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"CACA5AAACACA5A5A"
    )
    port map (
      ADR4 => input_result(1),
      ADR1 => mR_weightIn0(4),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => N420,
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_weightOut0(4)
    );
  mR_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"B8B83CF0B8B83CF0"
    )
    port map (
      ADR5 => '1',
      ADR4 => input_result(1),
      ADR0 => mR_weightIn0(1),
      ADR1 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_weightOut0(1)
    );
  mR_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"EEEE2222666A666A"
    )
    port map (
      ADR5 => input_result(1),
      ADR4 => mR_weightIn0(5),
      ADR1 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mR_weight0_Mmux_output51,
      O => mR_weightOut0(5)
    );
  mR_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weight0_Mmux_output51
    );
  mR_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"0000000000000005"
    )
    port map (
      ADR1 => '1',
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N467
    );
  mR_weight0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"DA1ADA1AEA2ADA1A"
    )
    port map (
      ADR1 => input_result(1),
      ADR3 => mR_weightIn0(6),
      ADR2 => mR_weightIn0(7),
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => N467,
      O => mR_weightOut0(6)
    );
  mR_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"0002C002000EC00E"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mR_N24,
      ADR5 => mR_N23,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mROut(2)
    );
  mR_sig_Mram_output8113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"F0F0C000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_N23
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X20Y19"
    )
    port map (
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y19"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"AAA0555FAAA0555F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => mR_weightIn1(5),
      ADR0 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd_0_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => N436
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_9_0,
      O => mR_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mR_weightUpdateMod1_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"F0C30F3C0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => weightDeltaKOutNode_23_Q,
      ADR1 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmux_output71
    );
  mR_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => X"F00F0F0FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mR_weightIn1(7),
      ADR4 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_8_0,
      O => N221
    );
  N232_N232_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"FFFFFFEEFFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_7_0,
      O => N232
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y29"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"0A0A0A28A0A0A0A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR4 => N232,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"FF0F0FFFEF0F1FFF"
    )
    port map (
      ADR4 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_9_0,
      O => N776
    );
  INV_mR_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_7_INV_mR_weightIn0_7CLK
    );
  INV_mR_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_7_INV_mR_weightIn0_6CLK
    );
  INV_mR_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_7_INV_mR_weightIn0_5CLK
    );
  INV_mR_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_7_INV_mR_weightIn0_4CLK
    );
  mR_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_7_CLK,
      I => NlwBufferSignal_mR_weightIn0_7_IN,
      O => mR_weightIn0(7),
      RST => GND,
      SET => GND
    );
  mR_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_6_CLK,
      I => NlwBufferSignal_mR_weightIn0_6_IN,
      O => mR_weightIn0(6),
      RST => GND,
      SET => GND
    );
  mR_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_5_CLK,
      I => NlwBufferSignal_mR_weightIn0_5_IN,
      O => mR_weightIn0(5),
      RST => GND,
      SET => GND
    );
  mR_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_4_CLK,
      I => NlwBufferSignal_mR_weightIn0_4_IN,
      O => mR_weightIn0(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => X"AA55AA55AA55A05F"
    )
    port map (
      ADR1 => '1',
      ADR3 => mR_weightIn0(6),
      ADR0 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd_0_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => N544
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y45"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y45"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp268_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14401
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y45",
      INIT => X"3030C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14401
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y51",
      INIT => X"A5FFA5FFA5FF95FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR5 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      O => N773
    );
  mR_weight1_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y4",
      INIT => X"0000005500000055"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => N422
    );
  mR_weight1_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y4",
      INIT => X"B8B83CF0B8B83C3C"
    )
    port map (
      ADR4 => input_result(0),
      ADR0 => mR_weightIn1(4),
      ADR1 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => N422,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_weightOut1(4)
    );
  mR_weight1_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y4",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N469
    );
  mR_weight1_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y4",
      INIT => X"A3ACA3A3CCCCCCCC"
    )
    port map (
      ADR2 => input_result(0),
      ADR0 => mR_weightIn1(6),
      ADR5 => mR_weightIn1(7),
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => N469,
      O => mR_weightOut1(6)
    );
  mR_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y5",
      INIT => X"AAAACCCC333CCCCC"
    )
    port map (
      ADR5 => input_result(0),
      ADR0 => mR_weightIn1(2),
      ADR4 => mR_weightIn1(7),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_weightOut1(2)
    );
  mR_weight1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y5",
      INIT => X"F555AA0AFF5FA000"
    )
    port map (
      ADR1 => '1',
      ADR2 => input_result(0),
      ADR3 => mR_weightIn1(1),
      ADR0 => mR_weightIn1(7),
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_weightOut1(1)
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y5",
      INIT => X"93335FFF5FFF5FFF"
    )
    port map (
      ADR1 => input_result(1),
      ADR2 => input_result(0),
      ADR3 => mR_weightIn1(0),
      ADR5 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR0 => mR_weightIn1(7),
      O => N397
    );
  mR_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y6",
      INIT => X"DDDD555F8888AAA0"
    )
    port map (
      ADR4 => input_result(1),
      ADR1 => mR_weightIn0(2),
      ADR0 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_weightOut0(2)
    );
  mR_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => X"F0000F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_N24
    );
  t_weight2_Mmux_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => t_weightIn2(4),
      ADR3 => mROut(2),
      O => t_weight2_o2(2)
    );
  t_weight2_Mmux_o221 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => t_weightIn2(3),
      ADR4 => mROut(2),
      O => t_weight2_o2(1)
    );
  t_weight2_Mmux_o251 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => t_weightIn2(6),
      ADR4 => mROut(2),
      O => t_weight2_o2(4)
    );
  t_weight0_Mmux_o331 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => t_weightIn0(3),
      ADR2 => mLOut(3),
      O => t_weight0_o3(2)
    );
  INV_mR_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_3_INV_mR_weightIn1_3CLK
    );
  INV_mR_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_3_INV_mR_weightIn1_2CLK
    );
  INV_mR_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_3_INV_mR_weightIn1_1CLK
    );
  INV_mR_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_3_INV_mR_weightIn1_0CLK
    );
  mR_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_3_CLK,
      I => NlwBufferSignal_mR_weightIn1_3_IN,
      O => mR_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_2_CLK,
      I => NlwBufferSignal_mR_weightIn1_2_IN,
      O => mR_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_1_CLK,
      I => NlwBufferSignal_mR_weightIn1_1_IN,
      O => mR_weightIn1(1),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"FFFFFFFFFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod1_fullProd_0_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_7_0,
      O => mR_weightUpdateMod1_multAll_Mmux_output51
    );
  mR_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_0_CLK,
      I => NlwBufferSignal_mR_weightIn1_0_IN,
      O => mR_weightIn1(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"000000FF000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => mR_weightUpdateMod1_fullProd_0_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => N410
    );
  INV_mR_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_7_INV_mR_weightIn1_7CLK
    );
  INV_mR_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_7_INV_mR_weightIn1_6CLK
    );
  INV_mR_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_7_INV_mR_weightIn1_5CLK
    );
  INV_mR_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn1_7_INV_mR_weightIn1_4CLK
    );
  mR_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_7_CLK,
      I => NlwBufferSignal_mR_weightIn1_7_IN,
      O => mR_weightIn1(7),
      RST => GND,
      SET => GND
    );
  mR_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_6_CLK,
      I => NlwBufferSignal_mR_weightIn1_6_IN,
      O => mR_weightIn1(6),
      RST => GND,
      SET => GND
    );
  mR_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_5_CLK,
      I => NlwBufferSignal_mR_weightIn1_5_IN,
      O => mR_weightIn1(5),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"9996666666699999"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mR_weightIn1(6),
      ADR4 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N548
    );
  mR_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn1_4_CLK,
      I => NlwBufferSignal_mR_weightIn1_4_IN,
      O => mR_weightIn1(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"CC33CC33CC33C03F"
    )
    port map (
      ADR0 => '1',
      ADR3 => mR_weightIn1(6),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd_0_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => N547
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"9696963C696969C3"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightIn1(5),
      ADR0 => weightDeltaKOutNode_23_Q,
      ADR4 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N437
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"F0A0000080000000"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR5 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"01FEFF0001FEFF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"99FF6C00CC00CC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR4 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y26",
      INIT => X"00FFFF0001FFFE00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"0001FFFE00000000"
    )
    port map (
      ADR5 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR0 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => N481,
      O => N762
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"0000FF000100FE00"
    )
    port map (
      ADR3 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => N481,
      O => N747
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      O => N481
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y27",
      INIT => X"33333336CCCCCCCC"
    )
    port map (
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N481,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mR_weightUpdateMod1_multAll_posIn1_3_mR_weightUpdateMod1_multAll_posIn1_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N746,
      O => N746_0
    );
  mR_weightUpdateMod1_multAll_posIn1_3_mR_weightUpdateMod1_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N92,
      O => N92_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"66AA66AA66AA66AA"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_posIn1(3)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"9955FFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      O => N746
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"4848484848484888"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR5 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15073
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"0F0F0F1E00000000"
    )
    port map (
      ADR5 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR0 => N481,
      O => N777
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"5A5A5A6A5A5A5A6A"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_posIn1(5)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => X"A5A5A585"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      O => N92
    );
  INV_mR_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_3_INV_mR_weightIn0_3CLK
    );
  INV_mR_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_3_INV_mR_weightIn0_2CLK
    );
  INV_mR_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_3_INV_mR_weightIn0_1CLK
    );
  INV_mR_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => mR_weightIn0_3_INV_mR_weightIn0_0CLK
    );
  mR_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_3_CLK,
      I => NlwBufferSignal_mR_weightIn0_3_IN,
      O => mR_weightIn0(3),
      SET => GND,
      RST => GND
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"C33C3CC396693CC3"
    )
    port map (
      ADR3 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightIn0(6),
      ADR4 => weightDeltaKOutNode_23_Q,
      ADR5 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N545
    );
  mR_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_2_CLK,
      I => NlwBufferSignal_mR_weightIn0_2_IN,
      O => mR_weightIn0(2),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_1_CLK,
      I => NlwBufferSignal_mR_weightIn0_1_IN,
      O => mR_weightIn0(1),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"9996666666699999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightIn0(7),
      ADR4 => weightDeltaKOutNode_23_Q,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N219
    );
  mR_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => NlwBufferSignal_mR_weightIn0_0_CLK,
      I => NlwBufferSignal_mR_weightIn0_0_IN,
      O => mR_weightIn0(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"9995666A666A9995"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mR_weightIn0(5),
      ADR1 => weightDeltaKOutNode_23_Q,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N434
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y42",
      INIT => X"9999959599999595"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => mR_weightIn0(5),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mR_weightUpdateMod0_fullProd_0_0,
      ADR2 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => N433
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y42",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      O => mR_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mR_weightUpdateMod0_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y42",
      INIT => X"AAA55555555AAAAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => weightDeltaKOutNode_23_Q,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR0 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmux_output71
    );
  mR_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y42",
      INIT => X"F00F0F0FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => mR_weightIn0(7),
      ADR4 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_8_0,
      O => N218
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y47",
      INIT => X"E0800000A0800000"
    )
    port map (
      ADR5 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR2 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y47",
      INIT => X"3C3C3C3C3C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_posIn2_3_Q
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y47",
      INIT => X"A5FF6A00AA00AA00"
    )
    port map (
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR4 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y47",
      INIT => X"33333336CCCCCCCC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_posIn2_4_Q
    );
  mR_weightUpdateMod0_multAll_posIn1_3_mR_weightUpdateMod0_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N743,
      O => N743_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y48",
      INIT => X"7878787878787878"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_posIn1(3)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y48",
      INIT => X"87FF87FF"
    )
    port map (
      ADR4 => '1',
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      O => N743
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y19"
    )
    port map (
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y19"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  N243_N243_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N244_pack_9,
      O => N244
    );
  N243_N243_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"FBFFFBFBFBFFFBFB"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N243
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"83FF8383"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N244_pack_9
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"FCF0F3FF30F0C000"
    )
    port map (
      ADR0 => '1',
      ADR5 => N243,
      ADR2 => N244,
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_7
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"FFFFFFFFCE3B0AFF"
    )
    port map (
      ADR5 => N92_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR0 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y40",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y44"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y44"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp289_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y44",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y3",
      INIT => X"EE664466EE6C446C"
    )
    port map (
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(5),
      ADR0 => mR_weightIn1(7),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mR_weight1_Mmux_output51,
      O => mR_weightOut1(5)
    );
  mR_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y3",
      INIT => X"FFFFFFFFFFEEFFEE"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weight1_Mmux_output51
    );
  mR_weight1_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y4",
      INIT => X"FFFFFFFFFFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N473
    );
  mR_weight1_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y4",
      INIT => X"FA5AFA5AFA5AFA6A"
    )
    port map (
      ADR3 => input_result(0),
      ADR2 => mR_weightIn1(7),
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => N473,
      O => mR_weightOut1(7)
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y5",
      INIT => X"F708080808080808"
    )
    port map (
      ADR4 => input_result(1),
      ADR0 => input_result(0),
      ADR3 => mR_weightIn0(0),
      ADR2 => mR_weightIn1(0),
      ADR5 => mR_weightIn0(7),
      ADR1 => mR_weightIn1(7),
      O => N399
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y5",
      INIT => X"888878880000F000"
    )
    port map (
      ADR1 => input_result(0),
      ADR3 => input_result(1),
      ADR5 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(0),
      ADR0 => mR_weightIn1(7),
      ADR2 => mR_weightIn0(7),
      O => N398
    );
  mR_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"C33C3CC3963C69C3"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightIn1(7),
      ADR3 => weightDeltaKOutNode_23_Q,
      ADR0 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N222
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"33CCFF0033CCFF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"0033FFFFFFCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  mR_weightUpdateMod1_multAll_posIn1_4_mR_weightUpdateMod1_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N761,
      O => N761_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => X"3377CC883377CC88"
    )
    port map (
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_posIn1(4)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => X"CF8F3F7F"
    )
    port map (
      ADR2 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      O => N761
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => X"0F1FF0E000000000"
    )
    port map (
      ADR5 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR3 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR0 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR1 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15069
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => X"0C0CC0C00C4CC080"
    )
    port map (
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR0 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15065
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => X"FFFFFFFFFFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N493
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR2 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15060
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y41",
      INIT => X"0505050505050505"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => mR_weightUpdateMod0_fullProd_0_0,
      ADR0 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => N408
    );
  mR_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y41",
      INIT => X"FFFFFFFFFFEEFFEE"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => mR_weightUpdateMod0_fullProd_0_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      ADR0 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_7_0,
      O => mR_weightUpdateMod0_multAll_Mmux_output51
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15060,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15065,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15069,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15073,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15079,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15084,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15088,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15092,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15099,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15104,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15108,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15112,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15119,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15124,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15128,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15132,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15139,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15144,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15148,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15152,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd1_15373,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd11_15374,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd12_15379,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd13_0,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd14_15390,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd15_15395,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd1_15408,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd11_15409,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd12_15414,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd13_0,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd14_15425,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd15_15430,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd1_15443,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd11_15444,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd12_15449,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd13_0,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd14_15460,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd15_15465,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd16_15803,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd161_15804,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd162_15809,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd163_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd164_15820,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd165_15825,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd16_15845,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd161_15846,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd162_15851,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd163_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd164_15862,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd165_15867,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd16_15887,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd161_15888,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd162_15893,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd163_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd164_15904,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd165_15909,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd2_15926,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd21_15927,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd22_15932,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd23_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd24_15943,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd25_15948,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd3_15995,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd31_15996,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd32_16000,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd33_0,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd34_16008,
      O => NlwBufferSignal_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd3_16018,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd31_16019,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd32_16023,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd33_0,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd34_16031,
      O => NlwBufferSignal_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd3_16041,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_1_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd31_16042,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd32_16046,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd33_0,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd34_16054,
      O => NlwBufferSignal_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd191_16252,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd192_16255,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd193_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd194_16262,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd195_16265,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd191_16272,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd192_16275,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd193_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd194_16282,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd195_16285,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd191_16292,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd192_16295,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd193_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd194_16302,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd195_16305,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd51_16312,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd52_16315,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_DI_3_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd53_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd54_16322,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd55_16325,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_116_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_216_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_316_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_416_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_516_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_616_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_116_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_216_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_316_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_416_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_516_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_616_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_116_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_216_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_316_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DI_3_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_416_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_516_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_616_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_2_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DI_3_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q
    );
  NlwBufferBlock_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_1_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_2_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DI_3_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_0_Q
    );
  NlwBufferBlock_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16491,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16496,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16500,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16503,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16506,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16509,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16511,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16518,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16523,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16527,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16530,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16533,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16535,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16544,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16549,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16553,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16556,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16559,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16562,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16564,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16571,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16576,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16580,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16583,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16586,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16588,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16597,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16602,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16606,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16609,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16612,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16615,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16617,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16624,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16629,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16633,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16636,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16639,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16641,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_1_Q
    );
  NlwBufferBlock_t_w0Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_3_CLK
    );
  NlwBufferBlock_t_w0Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_2_CLK
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(0),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(1),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(2),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(3),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_t_w0Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_1_CLK
    );
  NlwBufferBlock_t_w0Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_0_CLK
    );
  NlwBufferBlock_t_w0Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_7_CLK
    );
  NlwBufferBlock_t_w0Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_6_CLK
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(4),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(5),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0(6),
      O => NlwBufferSignal_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_t_w0Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_5_CLK
    );
  NlwBufferBlock_t_w0Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w0Stor_4_CLK
    );
  NlwBufferBlock_mR_w0Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_3_CLK
    );
  NlwBufferBlock_mR_w0Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_2_CLK
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(0),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(1),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(2),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(3),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_mR_w0Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_1_CLK
    );
  NlwBufferBlock_mR_w0Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_0_CLK
    );
  NlwBufferBlock_mR_w0Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_7_CLK
    );
  NlwBufferBlock_mR_w0Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_6_CLK
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(4),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(5),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0(6),
      O => NlwBufferSignal_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_mR_w0Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_5_CLK
    );
  NlwBufferBlock_mR_w0Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w0Stor_4_CLK
    );
  NlwBufferBlock_mM_w0Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_3_CLK
    );
  NlwBufferBlock_mM_w0Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_2_CLK
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(0),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(1),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(2),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(3),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_mM_w0Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_1_CLK
    );
  NlwBufferBlock_mM_w0Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_0_CLK
    );
  NlwBufferBlock_mM_w0Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_7_CLK
    );
  NlwBufferBlock_mM_w0Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_6_CLK
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(4),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(5),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0(6),
      O => NlwBufferSignal_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_mM_w0Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_5_CLK
    );
  NlwBufferBlock_mM_w0Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w0Stor_4_CLK
    );
  NlwBufferBlock_mL_w0Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_3_CLK
    );
  NlwBufferBlock_mL_w0Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_2_CLK
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(0),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(1),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(2),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(3),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_mL_w0Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_1_CLK
    );
  NlwBufferBlock_mL_w0Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_0_CLK
    );
  NlwBufferBlock_mL_w0Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_7_CLK
    );
  NlwBufferBlock_mL_w0Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_6_CLK
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(4),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(5),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0(6),
      O => NlwBufferSignal_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_mL_w0Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_5_CLK
    );
  NlwBufferBlock_mL_w0Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w0Stor_4_CLK
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DI_3_Q
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_0_Q
    );
  NlwBufferBlock_t_w2Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_3_CLK
    );
  NlwBufferBlock_t_w2Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_2_CLK
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(0),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(1),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(2),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(3),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_t_w2Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_1_CLK
    );
  NlwBufferBlock_t_w2Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_0_CLK
    );
  NlwBufferBlock_t_w2Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_7_CLK
    );
  NlwBufferBlock_t_w2Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_6_CLK
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(4),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(5),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2(6),
      O => NlwBufferSignal_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_t_w2Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_5_CLK
    );
  NlwBufferBlock_t_w2Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w2Stor_4_CLK
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(0),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(1),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(2),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(3),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_cy_3_DI_3_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(4),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(5),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightOut0(6),
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_cy_4_DI_3_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd6_lut_0_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_12_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_22_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_2_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_32_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_cy_3_DI_3_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_42_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_0_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_52_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_62_0,
      O => NlwBufferSignal_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_2_Q
    );
  NlwBufferBlock_t_w1Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_3_CLK
    );
  NlwBufferBlock_t_w1Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_2_CLK
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(0),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(1),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(2),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(3),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_t_w1Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_1_CLK
    );
  NlwBufferBlock_t_w1Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_0_CLK
    );
  NlwBufferBlock_t_w1Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_7_CLK
    );
  NlwBufferBlock_t_w1Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_6_CLK
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(4),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(5),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1(6),
      O => NlwBufferSignal_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_t_w1Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_5_CLK
    );
  NlwBufferBlock_t_w1Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_t_w1Stor_4_CLK
    );
  NlwBufferBlock_mR_w1Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_3_CLK
    );
  NlwBufferBlock_mR_w1Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_2_CLK
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(0),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(1),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(2),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(3),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_mR_w1Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_1_CLK
    );
  NlwBufferBlock_mR_w1Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_0_CLK
    );
  NlwBufferBlock_mR_w1Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_7_CLK
    );
  NlwBufferBlock_mR_w1Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_6_CLK
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(4),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(5),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1(6),
      O => NlwBufferSignal_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_mR_w1Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_5_CLK
    );
  NlwBufferBlock_mR_w1Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mR_w1Stor_4_CLK
    );
  NlwBufferBlock_mM_w1Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_3_CLK
    );
  NlwBufferBlock_mM_w1Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_2_CLK
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(0),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(1),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(2),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(3),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_mM_w1Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_1_CLK
    );
  NlwBufferBlock_mM_w1Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_0_CLK
    );
  NlwBufferBlock_mM_w1Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_7_CLK
    );
  NlwBufferBlock_mM_w1Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_6_CLK
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(4),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(5),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1(6),
      O => NlwBufferSignal_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_mM_w1Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_5_CLK
    );
  NlwBufferBlock_mM_w1Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mM_w1Stor_4_CLK
    );
  NlwBufferBlock_mL_w1Stor_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_3_CLK
    );
  NlwBufferBlock_mL_w1Stor_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_2_CLK
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(0),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(1),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(2),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_2_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(3),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_cy_3_DI_3_Q
    );
  NlwBufferBlock_mL_w1Stor_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_1_CLK
    );
  NlwBufferBlock_mL_w1Stor_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_0_CLK
    );
  NlwBufferBlock_mL_w1Stor_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_7_CLK
    );
  NlwBufferBlock_mL_w1Stor_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_6_CLK
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(4),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_0_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(5),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_1_Q
    );
  NlwBufferBlock_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1(6),
      O => NlwBufferSignal_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_2_Q
    );
  NlwBufferBlock_mL_w1Stor_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_5_CLK
    );
  NlwBufferBlock_mL_w1Stor_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_BUFG_16880,
      O => NlwBufferSignal_mL_w1Stor_4_CLK
    );
  NlwBufferBlock_Output_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Output_0_OBUF_17123,
      O => NlwBufferSignal_Output_0_OBUF_I
    );
  NlwBufferBlock_Output_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Output_1_OBUF_17124,
      O => NlwBufferSignal_Output_1_OBUF_I
    );
  NlwBufferBlock_Output_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Output_2_OBUF_17125,
      O => NlwBufferSignal_Output_2_OBUF_I
    );
  NlwBufferBlock_Output_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Output_3_OBUF_17126,
      O => NlwBufferSignal_Output_3_OBUF_I
    );
  NlwBufferBlock_Output_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Output_4_OBUF_17127,
      O => NlwBufferSignal_Output_4_OBUF_I
    );
  NlwBufferBlock_input_result_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_input_result_0_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Input_0_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_INA
    );
  NlwBufferBlock_input_result_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_input_result_1_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_1_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Input_1_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_1_INA
    );
  NlwBufferBlock_corrOut_result_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_corrOut_result_0_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_2_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_0_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_2_INA
    );
  NlwBufferBlock_corrOut_result_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_corrOut_result_1_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_3_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_1_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_3_INA
    );
  NlwBufferBlock_corrOut_result_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_corrOut_result_2_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_4_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_2_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_4_INA
    );
  NlwBufferBlock_corrOut_result_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_corrOut_result_3_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_5_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_3_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_5_INA
    );
  NlwBufferBlock_corrOut_result_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_corrOut_result_4_CLK
    );
  NlwBufferBlock_ProtoComp75_D2OFFBYP_SRC_6_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_4_IBUF_0,
      O => NlwBufferSignal_ProtoComp75_D2OFFBYP_SRC_6_INA
    );
  NlwBufferBlock_clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_update_IBUF_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_0,
      O => NlwBufferSignal_update_IBUF_BUFG_IN
    );
  NlwBufferBlock_mM_weightIn1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_3_INV_mM_weightIn1_3CLK,
      O => NlwBufferSignal_mM_weightIn1_3_CLK
    );
  NlwBufferBlock_mM_weightIn1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(3),
      O => NlwBufferSignal_mM_weightIn1_3_IN
    );
  NlwBufferBlock_mM_weightIn1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_3_INV_mM_weightIn1_2CLK,
      O => NlwBufferSignal_mM_weightIn1_2_CLK
    );
  NlwBufferBlock_mM_weightIn1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(2),
      O => NlwBufferSignal_mM_weightIn1_2_IN
    );
  NlwBufferBlock_mM_weightIn1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_3_INV_mM_weightIn1_1CLK,
      O => NlwBufferSignal_mM_weightIn1_1_CLK
    );
  NlwBufferBlock_mM_weightIn1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(1),
      O => NlwBufferSignal_mM_weightIn1_1_IN
    );
  NlwBufferBlock_mM_weightIn1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_3_INV_mM_weightIn1_0CLK,
      O => NlwBufferSignal_mM_weightIn1_0_CLK
    );
  NlwBufferBlock_mM_weightIn1_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(0),
      O => NlwBufferSignal_mM_weightIn1_0_IN
    );
  NlwBufferBlock_mM_weightIn1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_7_INV_mM_weightIn1_7CLK,
      O => NlwBufferSignal_mM_weightIn1_7_CLK
    );
  NlwBufferBlock_mM_weightIn1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(7),
      O => NlwBufferSignal_mM_weightIn1_7_IN
    );
  NlwBufferBlock_mM_weightIn1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_7_INV_mM_weightIn1_6CLK,
      O => NlwBufferSignal_mM_weightIn1_6_CLK
    );
  NlwBufferBlock_mM_weightIn1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(6),
      O => NlwBufferSignal_mM_weightIn1_6_IN
    );
  NlwBufferBlock_mM_weightIn1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_7_INV_mM_weightIn1_5CLK,
      O => NlwBufferSignal_mM_weightIn1_5_CLK
    );
  NlwBufferBlock_mM_weightIn1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(5),
      O => NlwBufferSignal_mM_weightIn1_5_IN
    );
  NlwBufferBlock_mM_weightIn1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn1_7_INV_mM_weightIn1_4CLK,
      O => NlwBufferSignal_mM_weightIn1_4_CLK
    );
  NlwBufferBlock_mM_weightIn1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w1Stor(4),
      O => NlwBufferSignal_mM_weightIn1_4_IN
    );
  NlwBufferBlock_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17318,
      O => NlwBufferSignal_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q
    );
  NlwBufferBlock_mM_weightIn0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_3_INV_mM_weightIn0_3CLK,
      O => NlwBufferSignal_mM_weightIn0_3_CLK
    );
  NlwBufferBlock_mM_weightIn0_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(3),
      O => NlwBufferSignal_mM_weightIn0_3_IN
    );
  NlwBufferBlock_mM_weightIn0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_3_INV_mM_weightIn0_2CLK,
      O => NlwBufferSignal_mM_weightIn0_2_CLK
    );
  NlwBufferBlock_mM_weightIn0_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(2),
      O => NlwBufferSignal_mM_weightIn0_2_IN
    );
  NlwBufferBlock_mM_weightIn0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_3_INV_mM_weightIn0_1CLK,
      O => NlwBufferSignal_mM_weightIn0_1_CLK
    );
  NlwBufferBlock_mM_weightIn0_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(1),
      O => NlwBufferSignal_mM_weightIn0_1_IN
    );
  NlwBufferBlock_mM_weightIn0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_3_INV_mM_weightIn0_0CLK,
      O => NlwBufferSignal_mM_weightIn0_0_CLK
    );
  NlwBufferBlock_mM_weightIn0_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(0),
      O => NlwBufferSignal_mM_weightIn0_0_IN
    );
  NlwBufferBlock_mM_weightIn0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_7_INV_mM_weightIn0_7CLK,
      O => NlwBufferSignal_mM_weightIn0_7_CLK
    );
  NlwBufferBlock_mM_weightIn0_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(7),
      O => NlwBufferSignal_mM_weightIn0_7_IN
    );
  NlwBufferBlock_mM_weightIn0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_7_INV_mM_weightIn0_6CLK,
      O => NlwBufferSignal_mM_weightIn0_6_CLK
    );
  NlwBufferBlock_mM_weightIn0_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(6),
      O => NlwBufferSignal_mM_weightIn0_6_IN
    );
  NlwBufferBlock_mM_weightIn0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_7_INV_mM_weightIn0_5CLK,
      O => NlwBufferSignal_mM_weightIn0_5_CLK
    );
  NlwBufferBlock_mM_weightIn0_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(5),
      O => NlwBufferSignal_mM_weightIn0_5_IN
    );
  NlwBufferBlock_mM_weightIn0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightIn0_7_INV_mM_weightIn0_4CLK,
      O => NlwBufferSignal_mM_weightIn0_4_CLK
    );
  NlwBufferBlock_mM_weightIn0_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_w0Stor(4),
      O => NlwBufferSignal_mM_weightIn0_4_IN
    );
  NlwBufferBlock_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17333,
      O => NlwBufferSignal_mL_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q
    );
  NlwBufferBlock_t_weightIn2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_3_INV_t_weightIn2_3CLK,
      O => NlwBufferSignal_t_weightIn2_3_CLK
    );
  NlwBufferBlock_t_weightIn2_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(3),
      O => NlwBufferSignal_t_weightIn2_3_IN
    );
  NlwBufferBlock_t_weightIn2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_3_INV_t_weightIn2_2CLK,
      O => NlwBufferSignal_t_weightIn2_2_CLK
    );
  NlwBufferBlock_t_weightIn2_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(2),
      O => NlwBufferSignal_t_weightIn2_2_IN
    );
  NlwBufferBlock_t_weightIn2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_3_INV_t_weightIn2_1CLK,
      O => NlwBufferSignal_t_weightIn2_1_CLK
    );
  NlwBufferBlock_t_weightIn2_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(1),
      O => NlwBufferSignal_t_weightIn2_1_IN
    );
  NlwBufferBlock_t_weightIn2_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_3_INV_t_weightIn2_0CLK,
      O => NlwBufferSignal_t_weightIn2_0_CLK
    );
  NlwBufferBlock_t_weightIn2_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(0),
      O => NlwBufferSignal_t_weightIn2_0_IN
    );
  NlwBufferBlock_t_weightIn2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_7_INV_t_weightIn2_7CLK,
      O => NlwBufferSignal_t_weightIn2_7_CLK
    );
  NlwBufferBlock_t_weightIn2_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(7),
      O => NlwBufferSignal_t_weightIn2_7_IN
    );
  NlwBufferBlock_t_weightIn2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_7_INV_t_weightIn2_6CLK,
      O => NlwBufferSignal_t_weightIn2_6_CLK
    );
  NlwBufferBlock_t_weightIn2_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(6),
      O => NlwBufferSignal_t_weightIn2_6_IN
    );
  NlwBufferBlock_t_weightIn2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_7_INV_t_weightIn2_5CLK,
      O => NlwBufferSignal_t_weightIn2_5_CLK
    );
  NlwBufferBlock_t_weightIn2_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(5),
      O => NlwBufferSignal_t_weightIn2_5_IN
    );
  NlwBufferBlock_t_weightIn2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn2_7_INV_t_weightIn2_4CLK,
      O => NlwBufferSignal_t_weightIn2_4_CLK
    );
  NlwBufferBlock_t_weightIn2_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w2Stor(4),
      O => NlwBufferSignal_t_weightIn2_4_IN
    );
  NlwBufferBlock_t_weightIn1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_3_INV_t_weightIn1_3CLK,
      O => NlwBufferSignal_t_weightIn1_3_CLK
    );
  NlwBufferBlock_t_weightIn1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(3),
      O => NlwBufferSignal_t_weightIn1_3_IN
    );
  NlwBufferBlock_t_weightIn1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_3_INV_t_weightIn1_2CLK,
      O => NlwBufferSignal_t_weightIn1_2_CLK
    );
  NlwBufferBlock_t_weightIn1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(2),
      O => NlwBufferSignal_t_weightIn1_2_IN
    );
  NlwBufferBlock_t_weightIn1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_3_INV_t_weightIn1_1CLK,
      O => NlwBufferSignal_t_weightIn1_1_CLK
    );
  NlwBufferBlock_t_weightIn1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(1),
      O => NlwBufferSignal_t_weightIn1_1_IN
    );
  NlwBufferBlock_t_weightIn1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_3_INV_t_weightIn1_0CLK,
      O => NlwBufferSignal_t_weightIn1_0_CLK
    );
  NlwBufferBlock_t_weightIn1_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(0),
      O => NlwBufferSignal_t_weightIn1_0_IN
    );
  NlwBufferBlock_t_weightIn0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_3_INV_t_weightIn0_3CLK,
      O => NlwBufferSignal_t_weightIn0_3_CLK
    );
  NlwBufferBlock_t_weightIn0_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(3),
      O => NlwBufferSignal_t_weightIn0_3_IN
    );
  NlwBufferBlock_t_weightIn0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_3_INV_t_weightIn0_2CLK,
      O => NlwBufferSignal_t_weightIn0_2_CLK
    );
  NlwBufferBlock_t_weightIn0_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(2),
      O => NlwBufferSignal_t_weightIn0_2_IN
    );
  NlwBufferBlock_t_weightIn0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_3_INV_t_weightIn0_1CLK,
      O => NlwBufferSignal_t_weightIn0_1_CLK
    );
  NlwBufferBlock_t_weightIn0_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(1),
      O => NlwBufferSignal_t_weightIn0_1_IN
    );
  NlwBufferBlock_t_weightIn0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_3_INV_t_weightIn0_0CLK,
      O => NlwBufferSignal_t_weightIn0_0_CLK
    );
  NlwBufferBlock_t_weightIn0_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(0),
      O => NlwBufferSignal_t_weightIn0_0_IN
    );
  NlwBufferBlock_t_weightIn1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_7_INV_t_weightIn1_7CLK,
      O => NlwBufferSignal_t_weightIn1_7_CLK
    );
  NlwBufferBlock_t_weightIn1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(7),
      O => NlwBufferSignal_t_weightIn1_7_IN
    );
  NlwBufferBlock_t_weightIn1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_7_INV_t_weightIn1_6CLK,
      O => NlwBufferSignal_t_weightIn1_6_CLK
    );
  NlwBufferBlock_t_weightIn1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(6),
      O => NlwBufferSignal_t_weightIn1_6_IN
    );
  NlwBufferBlock_t_weightIn1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_7_INV_t_weightIn1_5CLK,
      O => NlwBufferSignal_t_weightIn1_5_CLK
    );
  NlwBufferBlock_t_weightIn1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(5),
      O => NlwBufferSignal_t_weightIn1_5_IN
    );
  NlwBufferBlock_t_weightIn1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn1_7_INV_t_weightIn1_4CLK,
      O => NlwBufferSignal_t_weightIn1_4_CLK
    );
  NlwBufferBlock_t_weightIn1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w1Stor(4),
      O => NlwBufferSignal_t_weightIn1_4_IN
    );
  NlwBufferBlock_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17380,
      O => NlwBufferSignal_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_0_Q
    );
  NlwBufferBlock_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      O => NlwBufferSignal_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_1_Q
    );
  NlwBufferBlock_t_weightIn0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_7_INV_t_weightIn0_7CLK,
      O => NlwBufferSignal_t_weightIn0_7_CLK
    );
  NlwBufferBlock_t_weightIn0_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(7),
      O => NlwBufferSignal_t_weightIn0_7_IN
    );
  NlwBufferBlock_t_weightIn0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_7_INV_t_weightIn0_6CLK,
      O => NlwBufferSignal_t_weightIn0_6_CLK
    );
  NlwBufferBlock_t_weightIn0_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(6),
      O => NlwBufferSignal_t_weightIn0_6_IN
    );
  NlwBufferBlock_t_weightIn0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_7_INV_t_weightIn0_5CLK,
      O => NlwBufferSignal_t_weightIn0_5_CLK
    );
  NlwBufferBlock_t_weightIn0_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(5),
      O => NlwBufferSignal_t_weightIn0_5_IN
    );
  NlwBufferBlock_t_weightIn0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightIn0_7_INV_t_weightIn0_4CLK,
      O => NlwBufferSignal_t_weightIn0_4_CLK
    );
  NlwBufferBlock_t_weightIn0_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_w0Stor(4),
      O => NlwBufferSignal_t_weightIn0_4_IN
    );
  NlwBufferBlock_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17392,
      O => NlwBufferSignal_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightIn0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_3_INV_mL_weightIn0_3CLK,
      O => NlwBufferSignal_mL_weightIn0_3_CLK
    );
  NlwBufferBlock_mL_weightIn0_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(3),
      O => NlwBufferSignal_mL_weightIn0_3_IN
    );
  NlwBufferBlock_mL_weightIn0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_3_INV_mL_weightIn0_2CLK,
      O => NlwBufferSignal_mL_weightIn0_2_CLK
    );
  NlwBufferBlock_mL_weightIn0_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(2),
      O => NlwBufferSignal_mL_weightIn0_2_IN
    );
  NlwBufferBlock_mL_weightIn0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_3_INV_mL_weightIn0_1CLK,
      O => NlwBufferSignal_mL_weightIn0_1_CLK
    );
  NlwBufferBlock_mL_weightIn0_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(1),
      O => NlwBufferSignal_mL_weightIn0_1_IN
    );
  NlwBufferBlock_mL_weightIn0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_3_INV_mL_weightIn0_0CLK,
      O => NlwBufferSignal_mL_weightIn0_0_CLK
    );
  NlwBufferBlock_mL_weightIn0_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(0),
      O => NlwBufferSignal_mL_weightIn0_0_IN
    );
  NlwBufferBlock_mL_weightIn0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_7_INV_mL_weightIn0_7CLK,
      O => NlwBufferSignal_mL_weightIn0_7_CLK
    );
  NlwBufferBlock_mL_weightIn0_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(7),
      O => NlwBufferSignal_mL_weightIn0_7_IN
    );
  NlwBufferBlock_mL_weightIn0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_7_INV_mL_weightIn0_6CLK,
      O => NlwBufferSignal_mL_weightIn0_6_CLK
    );
  NlwBufferBlock_mL_weightIn0_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(6),
      O => NlwBufferSignal_mL_weightIn0_6_IN
    );
  NlwBufferBlock_mL_weightIn0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_7_INV_mL_weightIn0_5CLK,
      O => NlwBufferSignal_mL_weightIn0_5_CLK
    );
  NlwBufferBlock_mL_weightIn0_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(5),
      O => NlwBufferSignal_mL_weightIn0_5_IN
    );
  NlwBufferBlock_mL_weightIn0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn0_7_INV_mL_weightIn0_4CLK,
      O => NlwBufferSignal_mL_weightIn0_4_CLK
    );
  NlwBufferBlock_mL_weightIn0_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w0Stor(4),
      O => NlwBufferSignal_mL_weightIn0_4_IN
    );
  NlwBufferBlock_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17402,
      O => NlwBufferSignal_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_0_Q
    );
  NlwBufferBlock_mL_weightIn1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_7_INV_mL_weightIn1_7CLK,
      O => NlwBufferSignal_mL_weightIn1_7_CLK
    );
  NlwBufferBlock_mL_weightIn1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(7),
      O => NlwBufferSignal_mL_weightIn1_7_IN
    );
  NlwBufferBlock_mL_weightIn1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_7_INV_mL_weightIn1_6CLK,
      O => NlwBufferSignal_mL_weightIn1_6_CLK
    );
  NlwBufferBlock_mL_weightIn1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(6),
      O => NlwBufferSignal_mL_weightIn1_6_IN
    );
  NlwBufferBlock_mL_weightIn1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_7_INV_mL_weightIn1_5CLK,
      O => NlwBufferSignal_mL_weightIn1_5_CLK
    );
  NlwBufferBlock_mL_weightIn1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(5),
      O => NlwBufferSignal_mL_weightIn1_5_IN
    );
  NlwBufferBlock_mL_weightIn1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_7_INV_mL_weightIn1_4CLK,
      O => NlwBufferSignal_mL_weightIn1_4_CLK
    );
  NlwBufferBlock_mL_weightIn1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(4),
      O => NlwBufferSignal_mL_weightIn1_4_IN
    );
  NlwBufferBlock_mL_weightIn1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_3_INV_mL_weightIn1_3CLK,
      O => NlwBufferSignal_mL_weightIn1_3_CLK
    );
  NlwBufferBlock_mL_weightIn1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(3),
      O => NlwBufferSignal_mL_weightIn1_3_IN
    );
  NlwBufferBlock_mL_weightIn1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_3_INV_mL_weightIn1_2CLK,
      O => NlwBufferSignal_mL_weightIn1_2_CLK
    );
  NlwBufferBlock_mL_weightIn1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(2),
      O => NlwBufferSignal_mL_weightIn1_2_IN
    );
  NlwBufferBlock_mL_weightIn1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_3_INV_mL_weightIn1_1CLK,
      O => NlwBufferSignal_mL_weightIn1_1_CLK
    );
  NlwBufferBlock_mL_weightIn1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(1),
      O => NlwBufferSignal_mL_weightIn1_1_IN
    );
  NlwBufferBlock_mL_weightIn1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightIn1_3_INV_mL_weightIn1_0CLK,
      O => NlwBufferSignal_mL_weightIn1_0_CLK
    );
  NlwBufferBlock_mL_weightIn1_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_w1Stor(0),
      O => NlwBufferSignal_mL_weightIn1_0_IN
    );
  NlwBufferBlock_mR_weightIn0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_7_INV_mR_weightIn0_7CLK,
      O => NlwBufferSignal_mR_weightIn0_7_CLK
    );
  NlwBufferBlock_mR_weightIn0_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(7),
      O => NlwBufferSignal_mR_weightIn0_7_IN
    );
  NlwBufferBlock_mR_weightIn0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_7_INV_mR_weightIn0_6CLK,
      O => NlwBufferSignal_mR_weightIn0_6_CLK
    );
  NlwBufferBlock_mR_weightIn0_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(6),
      O => NlwBufferSignal_mR_weightIn0_6_IN
    );
  NlwBufferBlock_mR_weightIn0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_7_INV_mR_weightIn0_5CLK,
      O => NlwBufferSignal_mR_weightIn0_5_CLK
    );
  NlwBufferBlock_mR_weightIn0_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(5),
      O => NlwBufferSignal_mR_weightIn0_5_IN
    );
  NlwBufferBlock_mR_weightIn0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_7_INV_mR_weightIn0_4CLK,
      O => NlwBufferSignal_mR_weightIn0_4_CLK
    );
  NlwBufferBlock_mR_weightIn0_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(4),
      O => NlwBufferSignal_mR_weightIn0_4_IN
    );
  NlwBufferBlock_mR_weightIn1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_3_INV_mR_weightIn1_3CLK,
      O => NlwBufferSignal_mR_weightIn1_3_CLK
    );
  NlwBufferBlock_mR_weightIn1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(3),
      O => NlwBufferSignal_mR_weightIn1_3_IN
    );
  NlwBufferBlock_mR_weightIn1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_3_INV_mR_weightIn1_2CLK,
      O => NlwBufferSignal_mR_weightIn1_2_CLK
    );
  NlwBufferBlock_mR_weightIn1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(2),
      O => NlwBufferSignal_mR_weightIn1_2_IN
    );
  NlwBufferBlock_mR_weightIn1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_3_INV_mR_weightIn1_1CLK,
      O => NlwBufferSignal_mR_weightIn1_1_CLK
    );
  NlwBufferBlock_mR_weightIn1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(1),
      O => NlwBufferSignal_mR_weightIn1_1_IN
    );
  NlwBufferBlock_mR_weightIn1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_3_INV_mR_weightIn1_0CLK,
      O => NlwBufferSignal_mR_weightIn1_0_CLK
    );
  NlwBufferBlock_mR_weightIn1_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(0),
      O => NlwBufferSignal_mR_weightIn1_0_IN
    );
  NlwBufferBlock_mR_weightIn1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_7_INV_mR_weightIn1_7CLK,
      O => NlwBufferSignal_mR_weightIn1_7_CLK
    );
  NlwBufferBlock_mR_weightIn1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(7),
      O => NlwBufferSignal_mR_weightIn1_7_IN
    );
  NlwBufferBlock_mR_weightIn1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_7_INV_mR_weightIn1_6CLK,
      O => NlwBufferSignal_mR_weightIn1_6_CLK
    );
  NlwBufferBlock_mR_weightIn1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(6),
      O => NlwBufferSignal_mR_weightIn1_6_IN
    );
  NlwBufferBlock_mR_weightIn1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_7_INV_mR_weightIn1_5CLK,
      O => NlwBufferSignal_mR_weightIn1_5_CLK
    );
  NlwBufferBlock_mR_weightIn1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(5),
      O => NlwBufferSignal_mR_weightIn1_5_IN
    );
  NlwBufferBlock_mR_weightIn1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn1_7_INV_mR_weightIn1_4CLK,
      O => NlwBufferSignal_mR_weightIn1_4_CLK
    );
  NlwBufferBlock_mR_weightIn1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w1Stor(4),
      O => NlwBufferSignal_mR_weightIn1_4_IN
    );
  NlwBufferBlock_mR_weightIn0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_3_INV_mR_weightIn0_3CLK,
      O => NlwBufferSignal_mR_weightIn0_3_CLK
    );
  NlwBufferBlock_mR_weightIn0_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(3),
      O => NlwBufferSignal_mR_weightIn0_3_IN
    );
  NlwBufferBlock_mR_weightIn0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_3_INV_mR_weightIn0_2CLK,
      O => NlwBufferSignal_mR_weightIn0_2_CLK
    );
  NlwBufferBlock_mR_weightIn0_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(2),
      O => NlwBufferSignal_mR_weightIn0_2_IN
    );
  NlwBufferBlock_mR_weightIn0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_3_INV_mR_weightIn0_1CLK,
      O => NlwBufferSignal_mR_weightIn0_1_CLK
    );
  NlwBufferBlock_mR_weightIn0_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(1),
      O => NlwBufferSignal_mR_weightIn0_1_IN
    );
  NlwBufferBlock_mR_weightIn0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightIn0_3_INV_mR_weightIn0_0CLK,
      O => NlwBufferSignal_mR_weightIn0_0_CLK
    );
  NlwBufferBlock_mR_weightIn0_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_w0Stor(0),
      O => NlwBufferSignal_mR_weightIn0_0_IN
    );
  NlwBlock_LearningNetwork_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_LearningNetwork_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

