Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e1ce2394327e47f0bd5077ef4e7485ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uns_acc_tb_behav xil_defaultlib.uns_acc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/LENOVO/Desktop/DDA/codigos/GP01/ej1/uns_acc.v" Line 12. Module uns_acc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LENOVO/Desktop/DDA/codigos/GP01/ej1/uns_acc.v" Line 12. Module uns_acc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uns_acc
Compiling module xil_defaultlib.uns_acc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uns_acc_tb_behav
