=====
SETUP
0.403
17.594
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.594
=====
SETUP
0.403
17.594
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.594
=====
SETUP
0.403
17.594
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.594
=====
SETUP
0.542
17.455
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.455
=====
SETUP
0.542
17.455
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.455
=====
SETUP
0.542
17.455
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.455
=====
SETUP
0.546
17.451
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.451
=====
SETUP
0.546
17.451
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.451
=====
SETUP
0.578
17.419
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.419
=====
SETUP
0.578
17.419
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.306
16.876
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.419
=====
SETUP
0.658
17.339
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.343
14.892
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.894
15.265
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.435
15.888
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
16.306
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.339
=====
SETUP
1.246
16.752
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n811_s5
14.787
15.304
u_v9958/u_v9958_core/u_vdp_color_bus/n811_s2
16.203
16.752
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_7_s0
16.752
=====
SETUP
1.467
16.530
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n775_s3
15.284
15.655
u_v9958/u_v9958_core/u_vdp_color_bus/n775_s1
16.068
16.530
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_12_s0
16.530
=====
SETUP
1.501
16.497
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n815_s5
14.915
15.470
u_v9958/u_v9958_core/u_vdp_color_bus/n815_s2
16.126
16.497
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_3_s0
16.497
=====
SETUP
1.514
16.483
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n805_s5
14.702
15.257
u_v9958/u_v9958_core/u_vdp_color_bus/n805_s2
15.913
16.483
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0
16.483
=====
SETUP
1.575
16.422
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n816_s5
14.672
15.189
u_v9958/u_v9958_core/u_vdp_color_bus/n816_s2
15.873
16.422
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0
16.422
=====
SETUP
1.592
16.406
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s4
7.529
8.078
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.082
8.453
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.135
9.690
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
9.946
10.317
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
11.285
11.656
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
11.656
11.759
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s16
12.178
12.695
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
13.650
14.021
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
14.204
14.753
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s1
14.756
15.273
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
15.836
16.406
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
16.406
=====
SETUP
1.648
16.350
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n813_s5
15.065
15.582
u_v9958/u_v9958_core/u_vdp_color_bus/n813_s2
15.979
16.350
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0
16.350
=====
SETUP
1.692
16.306
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n809_s5
15.042
15.597
u_v9958/u_v9958_core/u_vdp_color_bus/n809_s2
15.844
16.306
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_9_s0
16.306
=====
SETUP
1.898
16.099
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s4
7.529
8.078
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.082
8.453
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.135
9.690
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
9.946
10.317
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
11.285
11.656
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
11.656
11.759
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s16
12.178
12.695
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
13.650
14.021
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s10
14.453
15.002
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4
15.003
15.465
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
15.637
16.099
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
16.099
=====
SETUP
1.911
16.086
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6
12.838
13.355
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2
13.909
14.426
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2
15.124
15.586
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0
16.086
=====
SETUP
1.919
16.078
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n774_s5
14.702
15.219
u_v9958/u_v9958_core/u_vdp_color_bus/n774_s3
15.616
16.078
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s0
16.078
=====
SETUP
1.936
16.062
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.443
7.896
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.068
9.623
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.928
11.483
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.185
12.734
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.734
12.769
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.769
12.804
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.804
12.839
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.839
12.875
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.875
12.910
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s7
13.793
14.164
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
14.586
15.048
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
15.049
15.511
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
15.513
16.062
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.062
=====
SETUP
2.018
15.979
17.998
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.854
10.371
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s8
11.302
11.851
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s3
11.852
12.305
u_v9958/u_v9958_core/u_vdp_color_bus/n780_s6
13.003
13.456
u_v9958/u_v9958_core/u_vdp_color_bus/n817_s5
14.694
15.211
u_v9958/u_v9958_core/u_vdp_color_bus/n817_s2
15.608
15.979
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_1_s0
15.979
=====
SETUP
2.038
15.960
17.998
u_sdram/ff_sdr_read_data_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_3_s
8.829
9.282
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.531
10.902
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s
10.902
11.372
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
11.381
11.843
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s3
11.844
12.361
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s4
13.051
13.422
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s2
13.597
13.968
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_num_4_s3
14.871
15.198
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_num_0_s0
15.960
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.076
5.956
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.956
=====
HOLD
0.198
6.078
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.078
=====
HOLD
0.198
6.078
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.078
=====
HOLD
0.202
6.082
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.082
=====
HOLD
0.205
5.953
5.749
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_address_2_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.953
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.215
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.215
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.215
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.215
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.215
=====
HOLD
0.337
6.216
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.216
=====
HOLD
0.337
6.216
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.216
=====
HOLD
0.344
6.093
5.749
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.344
6.093
5.749
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_address_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
