|datapath
clear => she[63].OUTPUTSELECT
clear => she[62].OUTPUTSELECT
clear => she[61].OUTPUTSELECT
clear => she[60].OUTPUTSELECT
clear => she[59].OUTPUTSELECT
clear => she[58].OUTPUTSELECT
clear => she[57].OUTPUTSELECT
clear => she[56].OUTPUTSELECT
clear => she[55].OUTPUTSELECT
clear => she[54].OUTPUTSELECT
clear => she[53].OUTPUTSELECT
clear => she[52].OUTPUTSELECT
clear => she[51].OUTPUTSELECT
clear => she[50].OUTPUTSELECT
clear => she[49].OUTPUTSELECT
clear => she[48].OUTPUTSELECT
clear => she[47].OUTPUTSELECT
clear => she[46].OUTPUTSELECT
clear => she[45].OUTPUTSELECT
clear => she[44].OUTPUTSELECT
clear => she[43].OUTPUTSELECT
clear => she[42].OUTPUTSELECT
clear => she[41].OUTPUTSELECT
clear => she[40].OUTPUTSELECT
clear => she[39].OUTPUTSELECT
clear => she[38].OUTPUTSELECT
clear => she[37].OUTPUTSELECT
clear => she[36].OUTPUTSELECT
clear => she[35].OUTPUTSELECT
clear => she[34].OUTPUTSELECT
clear => she[33].OUTPUTSELECT
clear => she[32].OUTPUTSELECT
clear => she[31].OUTPUTSELECT
clear => she[30].OUTPUTSELECT
clear => she[29].OUTPUTSELECT
clear => she[28].OUTPUTSELECT
clear => she[27].OUTPUTSELECT
clear => she[26].OUTPUTSELECT
clear => she[25].OUTPUTSELECT
clear => she[24].OUTPUTSELECT
clear => she[23].OUTPUTSELECT
clear => she[22].OUTPUTSELECT
clear => she[21].OUTPUTSELECT
clear => she[20].OUTPUTSELECT
clear => she[19].OUTPUTSELECT
clear => she[18].OUTPUTSELECT
clear => she[17].OUTPUTSELECT
clear => she[16].OUTPUTSELECT
clear => she[15].OUTPUTSELECT
clear => she[14].OUTPUTSELECT
clear => she[13].OUTPUTSELECT
clear => she[12].OUTPUTSELECT
clear => she[11].OUTPUTSELECT
clear => she[10].OUTPUTSELECT
clear => she[9].OUTPUTSELECT
clear => she[8].OUTPUTSELECT
clear => she[7].OUTPUTSELECT
clear => she[6].OUTPUTSELECT
clear => she[5].OUTPUTSELECT
clear => she[4].OUTPUTSELECT
clear => she[3].OUTPUTSELECT
clear => she[2].OUTPUTSELECT
clear => she[1].OUTPUTSELECT
clear => she[0].OUTPUTSELECT
clear => herses[63].OUTPUTSELECT
clear => herses[62].OUTPUTSELECT
clear => herses[61].OUTPUTSELECT
clear => herses[60].OUTPUTSELECT
clear => herses[59].OUTPUTSELECT
clear => herses[58].OUTPUTSELECT
clear => herses[57].OUTPUTSELECT
clear => herses[56].OUTPUTSELECT
clear => herses[55].OUTPUTSELECT
clear => herses[54].OUTPUTSELECT
clear => herses[53].OUTPUTSELECT
clear => herses[52].OUTPUTSELECT
clear => herses[51].OUTPUTSELECT
clear => herses[50].OUTPUTSELECT
clear => herses[49].OUTPUTSELECT
clear => herses[48].OUTPUTSELECT
clear => herses[47].OUTPUTSELECT
clear => herses[46].OUTPUTSELECT
clear => herses[45].OUTPUTSELECT
clear => herses[44].OUTPUTSELECT
clear => herses[43].OUTPUTSELECT
clear => herses[42].OUTPUTSELECT
clear => herses[41].OUTPUTSELECT
clear => herses[40].OUTPUTSELECT
clear => herses[39].OUTPUTSELECT
clear => herses[38].OUTPUTSELECT
clear => herses[37].OUTPUTSELECT
clear => herses[36].OUTPUTSELECT
clear => herses[35].OUTPUTSELECT
clear => herses[34].OUTPUTSELECT
clear => herses[33].OUTPUTSELECT
clear => herses[32].OUTPUTSELECT
clear => herses[31].OUTPUTSELECT
clear => herses[30].OUTPUTSELECT
clear => herses[29].OUTPUTSELECT
clear => herses[28].OUTPUTSELECT
clear => herses[27].OUTPUTSELECT
clear => herses[26].OUTPUTSELECT
clear => herses[25].OUTPUTSELECT
clear => herses[24].OUTPUTSELECT
clear => herses[23].OUTPUTSELECT
clear => herses[22].OUTPUTSELECT
clear => herses[21].OUTPUTSELECT
clear => herses[20].OUTPUTSELECT
clear => herses[19].OUTPUTSELECT
clear => herses[18].OUTPUTSELECT
clear => herses[17].OUTPUTSELECT
clear => herses[16].OUTPUTSELECT
clear => herses[15].OUTPUTSELECT
clear => herses[14].OUTPUTSELECT
clear => herses[13].OUTPUTSELECT
clear => herses[12].OUTPUTSELECT
clear => herses[11].OUTPUTSELECT
clear => herses[10].OUTPUTSELECT
clear => herses[9].OUTPUTSELECT
clear => herses[8].OUTPUTSELECT
clear => herses[7].OUTPUTSELECT
clear => herses[6].OUTPUTSELECT
clear => herses[5].OUTPUTSELECT
clear => herses[4].OUTPUTSELECT
clear => herses[3].OUTPUTSELECT
clear => herses[2].OUTPUTSELECT
clear => herses[1].OUTPUTSELECT
clear => herses[0].OUTPUTSELECT
clear => choice[7].OUTPUTSELECT
clear => choice[6].OUTPUTSELECT
clear => choice[5].OUTPUTSELECT
clear => choice[4].OUTPUTSELECT
clear => choice[3].OUTPUTSELECT
clear => choice[2].OUTPUTSELECT
clear => choice[1].OUTPUTSELECT
clear => choice[0].OUTPUTSELECT
clear => address[7].OUTPUTSELECT
clear => address[6].OUTPUTSELECT
clear => address[5].OUTPUTSELECT
clear => address[4].OUTPUTSELECT
clear => address[3].OUTPUTSELECT
clear => address[2].OUTPUTSELECT
clear => address[1].OUTPUTSELECT
clear => address[0].OUTPUTSELECT
clear => stall.DATAA
clear => register_file:u3.clr
clear => sel.IN1
clear => imm_gen:u4.clr
clear => ALU_64:u5.clr
clear => control_unit:u7.clr
clear => ALU_control:u8.clr
clear => RD_reg:u10.clear
clear => control_RD_reg:u11.clear
clear => EXE_reg:u12.clear
clear => control_EXE_reg:u13.clear
clear => MEM_reg:u14.clear
clear => more[1].LATCH_ENABLE
clear => more[2].LATCH_ENABLE
clear => more[3].LATCH_ENABLE
clear => more[4].LATCH_ENABLE
clear => more[5].LATCH_ENABLE
clear => more[6].LATCH_ENABLE
clear => more[7].LATCH_ENABLE
clear => more[0].LATCH_ENABLE
clock => instruction_fetch:u1.clk
clock => help.CLK
clock => register_file:u3.clk
clock => data_mem:u6.clock
clock => control_unit:u7.clock
clock => IF_reg:u9.clock
clock => RD_reg:u10.clock
clock => control_RD_reg:u11.clock
clock => EXE_reg:u12.clock
clock => control_EXE_reg:u13.clock
clock => MEM_reg:u14.clock


|datapath|instruction_fetch:u1
addr[0] => programCounter:u1.addr[0]
addr[0] => addchecker[0].DATAIN
addr[1] => programCounter:u1.addr[1]
addr[1] => addchecker[1].DATAIN
addr[2] => programCounter:u1.addr[2]
addr[2] => addchecker[2].DATAIN
addr[3] => programCounter:u1.addr[3]
addr[3] => addchecker[3].DATAIN
addr[4] => programCounter:u1.addr[4]
addr[4] => addchecker[4].DATAIN
addr[5] => programCounter:u1.addr[5]
addr[5] => addchecker[5].DATAIN
addr[6] => programCounter:u1.addr[6]
addr[6] => addchecker[6].DATAIN
addr[7] => programCounter:u1.addr[7]
addr[7] => addchecker[7].DATAIN
inst[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst.DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addchecker[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
addchecker[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addchecker[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addchecker[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addchecker[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addchecker[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addchecker[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addchecker[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
pccheck[0] <= programCounter:u1.pc[0]
pccheck[1] <= programCounter:u1.pc[1]
pccheck[2] <= programCounter:u1.pc[2]
pccheck[3] <= programCounter:u1.pc[3]
pccheck[4] <= programCounter:u1.pc[4]
pccheck[5] <= programCounter:u1.pc[5]
pccheck[6] <= programCounter:u1.pc[6]
pccheck[7] <= programCounter:u1.pc[7]
ld => programCounter:u1.ld
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => inst.OUTPUTSELECT
clr => rd_addr[7].OUTPUTSELECT
clr => rd_addr[6].OUTPUTSELECT
clr => rd_addr[5].OUTPUTSELECT
clr => rd_addr[4].OUTPUTSELECT
clr => rd_addr[3].OUTPUTSELECT
clr => rd_addr[2].OUTPUTSELECT
clr => rd_addr[1].OUTPUTSELECT
clr => rd_addr[0].OUTPUTSELECT
clr => programCounter:u1.clr
clr => pc[0]~reg0.ACLR
clr => pc[1]~reg0.ACLR
clr => pc[2]~reg0.ACLR
clr => pc[3]~reg0.ACLR
clr => pc[4]~reg0.ACLR
clr => pc[5]~reg0.ACLR
clr => pc[6]~reg0.ACLR
clr => pc[7]~reg0.ACLR
inc => programCounter:u1.inc
clk => programCounter:u1.clk
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => inst_mem:u2.clock


|datapath|instruction_fetch:u1|programCounter:u1
addr[0] => Y.DATAB
addr[1] => Y.DATAB
addr[2] => Y.DATAB
addr[3] => Y.DATAB
addr[4] => Y.DATAB
addr[5] => Y.DATAB
addr[6] => Y.DATAB
addr[7] => Y.DATAB
pc[0] <= register8:u1.Q[0]
pc[1] <= register8:u1.Q[1]
pc[2] <= register8:u1.Q[2]
pc[3] <= register8:u1.Q[3]
pc[4] <= register8:u1.Q[4]
pc[5] <= register8:u1.Q[5]
pc[6] <= register8:u1.Q[6]
pc[7] <= register8:u1.Q[7]
ld => register8:u1.Ld
clr => Y[7].OUTPUTSELECT
clr => Y[6].OUTPUTSELECT
clr => Y[5].OUTPUTSELECT
clr => Y[4].OUTPUTSELECT
clr => Y[3].OUTPUTSELECT
clr => Y[2].OUTPUTSELECT
clr => Y[1].OUTPUTSELECT
clr => Y[0].OUTPUTSELECT
clr => register8:u1.Clr
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
inc => Y.OUTPUTSELECT
clk => register8:u1.Clk


|datapath|instruction_fetch:u1|programCounter:u1|register8:u1
D[0] => Q.DATAA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q.DATAA
D[1] => Q[1]~reg0.DATAIN
D[2] => Q.DATAA
D[2] => Q[2]~reg0.DATAIN
D[3] => Q.DATAA
D[3] => Q[3]~reg0.DATAIN
D[4] => Q.DATAA
D[4] => Q[4]~reg0.DATAIN
D[5] => Q.DATAA
D[5] => Q[5]~reg0.DATAIN
D[6] => Q.DATAA
D[6] => Q[6]~reg0.DATAIN
D[7] => Q.DATAA
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Ld => Q.OUTPUTSELECT
Clr => Q[0]~reg0.ALOAD
Clr => Q[1]~reg0.ALOAD
Clr => Q[2]~reg0.ALOAD
Clr => Q[3]~reg0.ALOAD
Clr => Q[4]~reg0.ALOAD
Clr => Q[5]~reg0.ALOAD
Clr => Q[6]~reg0.ALOAD
Clr => Q[7]~reg0.ALOAD
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK


|datapath|instruction_fetch:u1|inst_mem:u2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component
wren_a => altsyncram_79s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_79s3:auto_generated.data_a[0]
data_a[1] => altsyncram_79s3:auto_generated.data_a[1]
data_a[2] => altsyncram_79s3:auto_generated.data_a[2]
data_a[3] => altsyncram_79s3:auto_generated.data_a[3]
data_a[4] => altsyncram_79s3:auto_generated.data_a[4]
data_a[5] => altsyncram_79s3:auto_generated.data_a[5]
data_a[6] => altsyncram_79s3:auto_generated.data_a[6]
data_a[7] => altsyncram_79s3:auto_generated.data_a[7]
data_a[8] => altsyncram_79s3:auto_generated.data_a[8]
data_a[9] => altsyncram_79s3:auto_generated.data_a[9]
data_a[10] => altsyncram_79s3:auto_generated.data_a[10]
data_a[11] => altsyncram_79s3:auto_generated.data_a[11]
data_a[12] => altsyncram_79s3:auto_generated.data_a[12]
data_a[13] => altsyncram_79s3:auto_generated.data_a[13]
data_a[14] => altsyncram_79s3:auto_generated.data_a[14]
data_a[15] => altsyncram_79s3:auto_generated.data_a[15]
data_a[16] => altsyncram_79s3:auto_generated.data_a[16]
data_a[17] => altsyncram_79s3:auto_generated.data_a[17]
data_a[18] => altsyncram_79s3:auto_generated.data_a[18]
data_a[19] => altsyncram_79s3:auto_generated.data_a[19]
data_a[20] => altsyncram_79s3:auto_generated.data_a[20]
data_a[21] => altsyncram_79s3:auto_generated.data_a[21]
data_a[22] => altsyncram_79s3:auto_generated.data_a[22]
data_a[23] => altsyncram_79s3:auto_generated.data_a[23]
data_a[24] => altsyncram_79s3:auto_generated.data_a[24]
data_a[25] => altsyncram_79s3:auto_generated.data_a[25]
data_a[26] => altsyncram_79s3:auto_generated.data_a[26]
data_a[27] => altsyncram_79s3:auto_generated.data_a[27]
data_a[28] => altsyncram_79s3:auto_generated.data_a[28]
data_a[29] => altsyncram_79s3:auto_generated.data_a[29]
data_a[30] => altsyncram_79s3:auto_generated.data_a[30]
data_a[31] => altsyncram_79s3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_79s3:auto_generated.address_a[0]
address_a[1] => altsyncram_79s3:auto_generated.address_a[1]
address_a[2] => altsyncram_79s3:auto_generated.address_a[2]
address_a[3] => altsyncram_79s3:auto_generated.address_a[3]
address_a[4] => altsyncram_79s3:auto_generated.address_a[4]
address_a[5] => altsyncram_79s3:auto_generated.address_a[5]
address_a[6] => altsyncram_79s3:auto_generated.address_a[6]
address_a[7] => altsyncram_79s3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_79s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_79s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_79s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_79s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_79s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_79s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_79s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_79s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_79s3:auto_generated.q_a[7]
q_a[8] <= altsyncram_79s3:auto_generated.q_a[8]
q_a[9] <= altsyncram_79s3:auto_generated.q_a[9]
q_a[10] <= altsyncram_79s3:auto_generated.q_a[10]
q_a[11] <= altsyncram_79s3:auto_generated.q_a[11]
q_a[12] <= altsyncram_79s3:auto_generated.q_a[12]
q_a[13] <= altsyncram_79s3:auto_generated.q_a[13]
q_a[14] <= altsyncram_79s3:auto_generated.q_a[14]
q_a[15] <= altsyncram_79s3:auto_generated.q_a[15]
q_a[16] <= altsyncram_79s3:auto_generated.q_a[16]
q_a[17] <= altsyncram_79s3:auto_generated.q_a[17]
q_a[18] <= altsyncram_79s3:auto_generated.q_a[18]
q_a[19] <= altsyncram_79s3:auto_generated.q_a[19]
q_a[20] <= altsyncram_79s3:auto_generated.q_a[20]
q_a[21] <= altsyncram_79s3:auto_generated.q_a[21]
q_a[22] <= altsyncram_79s3:auto_generated.q_a[22]
q_a[23] <= altsyncram_79s3:auto_generated.q_a[23]
q_a[24] <= altsyncram_79s3:auto_generated.q_a[24]
q_a[25] <= altsyncram_79s3:auto_generated.q_a[25]
q_a[26] <= altsyncram_79s3:auto_generated.q_a[26]
q_a[27] <= altsyncram_79s3:auto_generated.q_a[27]
q_a[28] <= altsyncram_79s3:auto_generated.q_a[28]
q_a[29] <= altsyncram_79s3:auto_generated.q_a[29]
q_a[30] <= altsyncram_79s3:auto_generated.q_a[30]
q_a[31] <= altsyncram_79s3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|datapath|risc_v_decoder:u2
instruction[0] => immediate[0].DATAB
instruction[0] => opcode[0]$latch.DATAIN
instruction[0] => Equal0.IN6
instruction[0] => Equal1.IN6
instruction[0] => Equal2.IN6
instruction[0] => Equal3.IN6
instruction[0] => Equal4.IN6
instruction[1] => immediate[1].DATAB
instruction[1] => opcode[1]$latch.DATAIN
instruction[1] => Equal0.IN5
instruction[1] => Equal1.IN5
instruction[1] => Equal2.IN5
instruction[1] => Equal3.IN5
instruction[1] => Equal4.IN5
instruction[2] => immediate[2].DATAB
instruction[2] => opcode[2]$latch.DATAIN
instruction[2] => Equal0.IN2
instruction[2] => Equal1.IN4
instruction[2] => Equal2.IN3
instruction[2] => Equal3.IN3
instruction[2] => Equal4.IN2
instruction[3] => immediate[3].DATAB
instruction[3] => opcode[3]$latch.DATAIN
instruction[3] => Equal0.IN1
instruction[3] => Equal1.IN3
instruction[3] => Equal2.IN2
instruction[3] => Equal3.IN2
instruction[3] => Equal4.IN1
instruction[4] => immediate[4].DATAB
instruction[4] => opcode[4]$latch.DATAIN
instruction[4] => Equal0.IN4
instruction[4] => Equal1.IN2
instruction[4] => Equal2.IN4
instruction[4] => Equal3.IN1
instruction[4] => Equal4.IN0
instruction[5] => immediate[5].DATAB
instruction[5] => opcode[5]$latch.DATAIN
instruction[5] => Equal0.IN3
instruction[5] => Equal1.IN1
instruction[5] => Equal2.IN1
instruction[5] => Equal3.IN4
instruction[5] => Equal4.IN4
instruction[6] => immediate[6].DATAB
instruction[6] => opcode[6]$latch.DATAIN
instruction[6] => Equal0.IN0
instruction[6] => Equal1.IN0
instruction[6] => Equal2.IN0
instruction[6] => Equal3.IN0
instruction[6] => Equal4.IN3
instruction[7] => rd[0].DATAB
instruction[7] => rd[0].DATAB
instruction[7] => rd[0].DATAB
instruction[7] => immediate[0].DATAB
instruction[7] => immediate[7].DATAB
instruction[7] => immediate[11].DATAA
instruction[8] => rd[1].DATAB
instruction[8] => rd[1].DATAB
instruction[8] => rd[1].DATAB
instruction[8] => immediate[8].DATAB
instruction[8] => immediate[1].DATAA
instruction[9] => rd[2].DATAB
instruction[9] => rd[2].DATAB
instruction[9] => rd[2].DATAB
instruction[9] => immediate[9].DATAB
instruction[9] => immediate[2].DATAA
instruction[10] => rd[3].DATAB
instruction[10] => rd[3].DATAB
instruction[10] => rd[3].DATAB
instruction[10] => immediate[10].DATAB
instruction[10] => immediate[3].DATAA
instruction[11] => rd[4].DATAB
instruction[11] => rd[4].DATAB
instruction[11] => rd[4].DATAB
instruction[11] => immediate[11].DATAB
instruction[11] => immediate[4].DATAA
instruction[12] => immediate[12].DATAB
instruction[12] => funct3[0]$latch.DATAIN
instruction[13] => immediate[13].DATAB
instruction[13] => funct3[1]$latch.DATAIN
instruction[14] => immediate[14].DATAB
instruction[14] => funct3[2]$latch.DATAIN
instruction[15] => immediate[15].DATAB
instruction[15] => rs1[0]$latch.DATAIN
instruction[16] => immediate[16].DATAB
instruction[16] => rs1[1]$latch.DATAIN
instruction[17] => immediate[17].DATAB
instruction[17] => rs1[2]$latch.DATAIN
instruction[18] => immediate[18].DATAB
instruction[18] => rs1[3]$latch.DATAIN
instruction[19] => immediate[19].DATAB
instruction[19] => rs1[4]$latch.DATAIN
instruction[20] => rs2[0].DATAB
instruction[20] => immediate[0].DATAB
instruction[20] => immediate[0].DATAB
instruction[20] => immediate[20].DATAB
instruction[20] => rs2[0].DATAA
instruction[21] => rs2[1].DATAB
instruction[21] => immediate[1].DATAB
instruction[21] => immediate[1].DATAB
instruction[21] => immediate[21].DATAB
instruction[21] => rs2[1].DATAA
instruction[22] => rs2[2].DATAB
instruction[22] => immediate[2].DATAB
instruction[22] => immediate[2].DATAB
instruction[22] => immediate[22].DATAB
instruction[22] => rs2[2].DATAA
instruction[23] => rs2[3].DATAB
instruction[23] => immediate[3].DATAB
instruction[23] => immediate[3].DATAB
instruction[23] => immediate[23].DATAB
instruction[23] => rs2[3].DATAA
instruction[24] => rs2[4].DATAB
instruction[24] => immediate[4].DATAB
instruction[24] => immediate[4].DATAB
instruction[24] => immediate[24].DATAB
instruction[24] => rs2[4].DATAA
instruction[25] => funct7[0].DATAB
instruction[25] => funct7[0].DATAB
instruction[25] => immediate[25].DATAB
instruction[25] => immediate[5].DATAA
instruction[26] => funct7[1].DATAB
instruction[26] => funct7[1].DATAB
instruction[26] => immediate[26].DATAB
instruction[26] => immediate[6].DATAA
instruction[27] => funct7[2].DATAB
instruction[27] => funct7[2].DATAB
instruction[27] => immediate[27].DATAB
instruction[27] => immediate[7].DATAA
instruction[28] => funct7[3].DATAB
instruction[28] => funct7[3].DATAB
instruction[28] => immediate[28].DATAB
instruction[28] => immediate[8].DATAA
instruction[29] => funct7[4].DATAB
instruction[29] => funct7[4].DATAB
instruction[29] => immediate[29].DATAB
instruction[29] => immediate[9].DATAA
instruction[30] => funct7[5].DATAB
instruction[30] => funct7[5].DATAB
instruction[30] => immediate[30].DATAB
instruction[30] => immediate[10].DATAA
instruction[31] => funct7[6].DATAB
instruction[31] => funct7[6].DATAB
instruction[31] => immediate[11].DATAB
instruction[31] => immediate[11].DATAB
instruction[31] => immediate[11].DATAB
instruction[31] => immediate[12].DATAA
instruction[31] => immediate[13].DATAA
instruction[31] => immediate[14].DATAA
instruction[31] => immediate[15].DATAA
instruction[31] => immediate[16].DATAA
instruction[31] => immediate[17].DATAA
instruction[31] => immediate[18].DATAA
instruction[31] => immediate[19].DATAA
instruction[31] => immediate[20].DATAA
instruction[31] => immediate[21].DATAA
instruction[31] => immediate[22].DATAA
instruction[31] => immediate[23].DATAA
instruction[31] => immediate[24].DATAA
instruction[31] => immediate[25].DATAA
instruction[31] => immediate[26].DATAA
instruction[31] => immediate[27].DATAA
instruction[31] => immediate[28].DATAA
instruction[31] => immediate[29].DATAA
instruction[31] => immediate[30].DATAA
instruction[31] => immediate[31]$latch.DATAIN
rs1[0] <= rs1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= rs1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= rs1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= rs1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= rs1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= rs2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= rs2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= rs2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= rs2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= rs2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= immediate[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= immediate[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= immediate[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= immediate[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= immediate[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= immediate[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= immediate[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= immediate[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= immediate[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= immediate[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= immediate[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= immediate[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= immediate[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= immediate[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= immediate[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= immediate[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= immediate[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= immediate[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= immediate[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= immediate[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= immediate[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= immediate[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= opcode[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[0] <= funct7[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[1] <= funct7[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[2] <= funct7[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[3] <= funct7[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[4] <= funct7[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[5] <= funct7[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct7[6] <= funct7[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct3[0] <= funct3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct3[1] <= funct3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
funct3[2] <= funct3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
clr => opcode[1]$latch.ACLR
clr => opcode[0]$latch.ACLR
clr => opcode[2]$latch.ACLR
clr => opcode[3]$latch.ACLR
clr => opcode[4]$latch.ACLR
clr => opcode[5]$latch.ACLR
clr => opcode[6]$latch.ACLR
clr => rd[0]$latch.ACLR
clr => rd[1]$latch.ACLR
clr => rd[2]$latch.ACLR
clr => rd[3]$latch.ACLR
clr => rd[4]$latch.ACLR
clr => funct3[0]$latch.ACLR
clr => funct3[1]$latch.ACLR
clr => funct3[2]$latch.ACLR
clr => rs1[0]$latch.ACLR
clr => rs1[1]$latch.ACLR
clr => rs1[2]$latch.ACLR
clr => rs1[3]$latch.ACLR
clr => rs1[4]$latch.ACLR
clr => rs2[0]$latch.ACLR
clr => rs2[1]$latch.ACLR
clr => rs2[2]$latch.ACLR
clr => rs2[3]$latch.ACLR
clr => rs2[4]$latch.ACLR
clr => funct7[0]$latch.ACLR
clr => funct7[1]$latch.ACLR
clr => funct7[2]$latch.ACLR
clr => funct7[3]$latch.ACLR
clr => funct7[4]$latch.ACLR
clr => funct7[5]$latch.ACLR
clr => funct7[6]$latch.ACLR
clr => immediate[0]$latch.ACLR
clr => immediate[1]$latch.ACLR
clr => immediate[2]$latch.ACLR
clr => immediate[3]$latch.ACLR
clr => immediate[4]$latch.ACLR
clr => immediate[5]$latch.ACLR
clr => immediate[6]$latch.ACLR
clr => immediate[7]$latch.ACLR
clr => immediate[8]$latch.ACLR
clr => immediate[9]$latch.ACLR
clr => immediate[10]$latch.ACLR
clr => immediate[11]$latch.ACLR
clr => immediate[12]$latch.ACLR
clr => immediate[13]$latch.ACLR
clr => immediate[14]$latch.ACLR
clr => immediate[15]$latch.ACLR
clr => immediate[16]$latch.ACLR
clr => immediate[17]$latch.ACLR
clr => immediate[18]$latch.ACLR
clr => immediate[19]$latch.ACLR
clr => immediate[20]$latch.ACLR
clr => immediate[21]$latch.ACLR
clr => immediate[22]$latch.ACLR
clr => immediate[23]$latch.ACLR
clr => immediate[24]$latch.ACLR
clr => immediate[25]$latch.ACLR
clr => immediate[26]$latch.ACLR
clr => immediate[27]$latch.ACLR
clr => immediate[28]$latch.ACLR
clr => immediate[29]$latch.ACLR
clr => immediate[30]$latch.ACLR
clr => immediate[31]$latch.ACLR


|datapath|register_file:u3
data1[0] <= data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[8] <= data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[9] <= data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[10] <= data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[11] <= data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[12] <= data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[13] <= data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[14] <= data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[15] <= data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[16] <= data1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[17] <= data1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[18] <= data1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[19] <= data1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[20] <= data1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[21] <= data1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[22] <= data1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[23] <= data1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[24] <= data1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[25] <= data1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[26] <= data1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[27] <= data1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[28] <= data1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[29] <= data1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[30] <= data1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[31] <= data1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[32] <= data1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[33] <= data1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[34] <= data1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[35] <= data1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[36] <= data1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[37] <= data1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[38] <= data1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[39] <= data1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[40] <= data1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[41] <= data1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[42] <= data1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[43] <= data1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[44] <= data1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[45] <= data1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[46] <= data1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[47] <= data1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[48] <= data1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[49] <= data1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[50] <= data1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[51] <= data1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[52] <= data1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[53] <= data1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[54] <= data1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[55] <= data1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[56] <= data1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[57] <= data1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[58] <= data1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[59] <= data1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[60] <= data1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[61] <= data1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[62] <= data1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[63] <= data1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[4] <= data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[5] <= data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[6] <= data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[7] <= data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[8] <= data2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[9] <= data2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[10] <= data2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[11] <= data2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[12] <= data2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[13] <= data2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[14] <= data2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[15] <= data2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[16] <= data2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[17] <= data2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[18] <= data2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[19] <= data2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[20] <= data2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[21] <= data2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[22] <= data2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[23] <= data2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[24] <= data2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[25] <= data2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[26] <= data2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[27] <= data2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[28] <= data2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[29] <= data2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[30] <= data2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[31] <= data2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[32] <= data2[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[33] <= data2[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[34] <= data2[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[35] <= data2[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[36] <= data2[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[37] <= data2[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[38] <= data2[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[39] <= data2[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[40] <= data2[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[41] <= data2[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[42] <= data2[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[43] <= data2[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[44] <= data2[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[45] <= data2[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[46] <= data2[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[47] <= data2[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[48] <= data2[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[49] <= data2[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[50] <= data2[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[51] <= data2[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[52] <= data2[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[53] <= data2[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[54] <= data2[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[55] <= data2[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[56] <= data2[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[57] <= data2[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[58] <= data2[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[59] <= data2[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[60] <= data2[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[61] <= data2[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[62] <= data2[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[63] <= data2[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] => registers~68.DATAIN
writedata[0] => registers.DATAIN
writedata[1] => registers~67.DATAIN
writedata[1] => registers.DATAIN1
writedata[2] => registers~66.DATAIN
writedata[2] => registers.DATAIN2
writedata[3] => registers~65.DATAIN
writedata[3] => registers.DATAIN3
writedata[4] => registers~64.DATAIN
writedata[4] => registers.DATAIN4
writedata[5] => registers~63.DATAIN
writedata[5] => registers.DATAIN5
writedata[6] => registers~62.DATAIN
writedata[6] => registers.DATAIN6
writedata[7] => registers~61.DATAIN
writedata[7] => registers.DATAIN7
writedata[8] => registers~60.DATAIN
writedata[8] => registers.DATAIN8
writedata[9] => registers~59.DATAIN
writedata[9] => registers.DATAIN9
writedata[10] => registers~58.DATAIN
writedata[10] => registers.DATAIN10
writedata[11] => registers~57.DATAIN
writedata[11] => registers.DATAIN11
writedata[12] => registers~56.DATAIN
writedata[12] => registers.DATAIN12
writedata[13] => registers~55.DATAIN
writedata[13] => registers.DATAIN13
writedata[14] => registers~54.DATAIN
writedata[14] => registers.DATAIN14
writedata[15] => registers~53.DATAIN
writedata[15] => registers.DATAIN15
writedata[16] => registers~52.DATAIN
writedata[16] => registers.DATAIN16
writedata[17] => registers~51.DATAIN
writedata[17] => registers.DATAIN17
writedata[18] => registers~50.DATAIN
writedata[18] => registers.DATAIN18
writedata[19] => registers~49.DATAIN
writedata[19] => registers.DATAIN19
writedata[20] => registers~48.DATAIN
writedata[20] => registers.DATAIN20
writedata[21] => registers~47.DATAIN
writedata[21] => registers.DATAIN21
writedata[22] => registers~46.DATAIN
writedata[22] => registers.DATAIN22
writedata[23] => registers~45.DATAIN
writedata[23] => registers.DATAIN23
writedata[24] => registers~44.DATAIN
writedata[24] => registers.DATAIN24
writedata[25] => registers~43.DATAIN
writedata[25] => registers.DATAIN25
writedata[26] => registers~42.DATAIN
writedata[26] => registers.DATAIN26
writedata[27] => registers~41.DATAIN
writedata[27] => registers.DATAIN27
writedata[28] => registers~40.DATAIN
writedata[28] => registers.DATAIN28
writedata[29] => registers~39.DATAIN
writedata[29] => registers.DATAIN29
writedata[30] => registers~38.DATAIN
writedata[30] => registers.DATAIN30
writedata[31] => registers~37.DATAIN
writedata[31] => registers.DATAIN31
writedata[32] => registers~36.DATAIN
writedata[32] => registers.DATAIN32
writedata[33] => registers~35.DATAIN
writedata[33] => registers.DATAIN33
writedata[34] => registers~34.DATAIN
writedata[34] => registers.DATAIN34
writedata[35] => registers~33.DATAIN
writedata[35] => registers.DATAIN35
writedata[36] => registers~32.DATAIN
writedata[36] => registers.DATAIN36
writedata[37] => registers~31.DATAIN
writedata[37] => registers.DATAIN37
writedata[38] => registers~30.DATAIN
writedata[38] => registers.DATAIN38
writedata[39] => registers~29.DATAIN
writedata[39] => registers.DATAIN39
writedata[40] => registers~28.DATAIN
writedata[40] => registers.DATAIN40
writedata[41] => registers~27.DATAIN
writedata[41] => registers.DATAIN41
writedata[42] => registers~26.DATAIN
writedata[42] => registers.DATAIN42
writedata[43] => registers~25.DATAIN
writedata[43] => registers.DATAIN43
writedata[44] => registers~24.DATAIN
writedata[44] => registers.DATAIN44
writedata[45] => registers~23.DATAIN
writedata[45] => registers.DATAIN45
writedata[46] => registers~22.DATAIN
writedata[46] => registers.DATAIN46
writedata[47] => registers~21.DATAIN
writedata[47] => registers.DATAIN47
writedata[48] => registers~20.DATAIN
writedata[48] => registers.DATAIN48
writedata[49] => registers~19.DATAIN
writedata[49] => registers.DATAIN49
writedata[50] => registers~18.DATAIN
writedata[50] => registers.DATAIN50
writedata[51] => registers~17.DATAIN
writedata[51] => registers.DATAIN51
writedata[52] => registers~16.DATAIN
writedata[52] => registers.DATAIN52
writedata[53] => registers~15.DATAIN
writedata[53] => registers.DATAIN53
writedata[54] => registers~14.DATAIN
writedata[54] => registers.DATAIN54
writedata[55] => registers~13.DATAIN
writedata[55] => registers.DATAIN55
writedata[56] => registers~12.DATAIN
writedata[56] => registers.DATAIN56
writedata[57] => registers~11.DATAIN
writedata[57] => registers.DATAIN57
writedata[58] => registers~10.DATAIN
writedata[58] => registers.DATAIN58
writedata[59] => registers~9.DATAIN
writedata[59] => registers.DATAIN59
writedata[60] => registers~8.DATAIN
writedata[60] => registers.DATAIN60
writedata[61] => registers~7.DATAIN
writedata[61] => registers.DATAIN61
writedata[62] => registers~6.DATAIN
writedata[62] => registers.DATAIN62
writedata[63] => registers~5.DATAIN
writedata[63] => registers.DATAIN63
regwrite => registers~69.DATAIN
regwrite => registers.WE
clk => registers~69.CLK
clk => registers~0.CLK
clk => registers~1.CLK
clk => registers~2.CLK
clk => registers~3.CLK
clk => registers~4.CLK
clk => registers~5.CLK
clk => registers~6.CLK
clk => registers~7.CLK
clk => registers~8.CLK
clk => registers~9.CLK
clk => registers~10.CLK
clk => registers~11.CLK
clk => registers~12.CLK
clk => registers~13.CLK
clk => registers~14.CLK
clk => registers~15.CLK
clk => registers~16.CLK
clk => registers~17.CLK
clk => registers~18.CLK
clk => registers~19.CLK
clk => registers~20.CLK
clk => registers~21.CLK
clk => registers~22.CLK
clk => registers~23.CLK
clk => registers~24.CLK
clk => registers~25.CLK
clk => registers~26.CLK
clk => registers~27.CLK
clk => registers~28.CLK
clk => registers~29.CLK
clk => registers~30.CLK
clk => registers~31.CLK
clk => registers~32.CLK
clk => registers~33.CLK
clk => registers~34.CLK
clk => registers~35.CLK
clk => registers~36.CLK
clk => registers~37.CLK
clk => registers~38.CLK
clk => registers~39.CLK
clk => registers~40.CLK
clk => registers~41.CLK
clk => registers~42.CLK
clk => registers~43.CLK
clk => registers~44.CLK
clk => registers~45.CLK
clk => registers~46.CLK
clk => registers~47.CLK
clk => registers~48.CLK
clk => registers~49.CLK
clk => registers~50.CLK
clk => registers~51.CLK
clk => registers~52.CLK
clk => registers~53.CLK
clk => registers~54.CLK
clk => registers~55.CLK
clk => registers~56.CLK
clk => registers~57.CLK
clk => registers~58.CLK
clk => registers~59.CLK
clk => registers~60.CLK
clk => registers~61.CLK
clk => registers~62.CLK
clk => registers~63.CLK
clk => registers~64.CLK
clk => registers~65.CLK
clk => registers~66.CLK
clk => registers~67.CLK
clk => registers~68.CLK
clk => data2[0]~reg0.CLK
clk => data2[1]~reg0.CLK
clk => data2[2]~reg0.CLK
clk => data2[3]~reg0.CLK
clk => data2[4]~reg0.CLK
clk => data2[5]~reg0.CLK
clk => data2[6]~reg0.CLK
clk => data2[7]~reg0.CLK
clk => data2[8]~reg0.CLK
clk => data2[9]~reg0.CLK
clk => data2[10]~reg0.CLK
clk => data2[11]~reg0.CLK
clk => data2[12]~reg0.CLK
clk => data2[13]~reg0.CLK
clk => data2[14]~reg0.CLK
clk => data2[15]~reg0.CLK
clk => data2[16]~reg0.CLK
clk => data2[17]~reg0.CLK
clk => data2[18]~reg0.CLK
clk => data2[19]~reg0.CLK
clk => data2[20]~reg0.CLK
clk => data2[21]~reg0.CLK
clk => data2[22]~reg0.CLK
clk => data2[23]~reg0.CLK
clk => data2[24]~reg0.CLK
clk => data2[25]~reg0.CLK
clk => data2[26]~reg0.CLK
clk => data2[27]~reg0.CLK
clk => data2[28]~reg0.CLK
clk => data2[29]~reg0.CLK
clk => data2[30]~reg0.CLK
clk => data2[31]~reg0.CLK
clk => data2[32]~reg0.CLK
clk => data2[33]~reg0.CLK
clk => data2[34]~reg0.CLK
clk => data2[35]~reg0.CLK
clk => data2[36]~reg0.CLK
clk => data2[37]~reg0.CLK
clk => data2[38]~reg0.CLK
clk => data2[39]~reg0.CLK
clk => data2[40]~reg0.CLK
clk => data2[41]~reg0.CLK
clk => data2[42]~reg0.CLK
clk => data2[43]~reg0.CLK
clk => data2[44]~reg0.CLK
clk => data2[45]~reg0.CLK
clk => data2[46]~reg0.CLK
clk => data2[47]~reg0.CLK
clk => data2[48]~reg0.CLK
clk => data2[49]~reg0.CLK
clk => data2[50]~reg0.CLK
clk => data2[51]~reg0.CLK
clk => data2[52]~reg0.CLK
clk => data2[53]~reg0.CLK
clk => data2[54]~reg0.CLK
clk => data2[55]~reg0.CLK
clk => data2[56]~reg0.CLK
clk => data2[57]~reg0.CLK
clk => data2[58]~reg0.CLK
clk => data2[59]~reg0.CLK
clk => data2[60]~reg0.CLK
clk => data2[61]~reg0.CLK
clk => data2[62]~reg0.CLK
clk => data2[63]~reg0.CLK
clk => data1[0]~reg0.CLK
clk => data1[1]~reg0.CLK
clk => data1[2]~reg0.CLK
clk => data1[3]~reg0.CLK
clk => data1[4]~reg0.CLK
clk => data1[5]~reg0.CLK
clk => data1[6]~reg0.CLK
clk => data1[7]~reg0.CLK
clk => data1[8]~reg0.CLK
clk => data1[9]~reg0.CLK
clk => data1[10]~reg0.CLK
clk => data1[11]~reg0.CLK
clk => data1[12]~reg0.CLK
clk => data1[13]~reg0.CLK
clk => data1[14]~reg0.CLK
clk => data1[15]~reg0.CLK
clk => data1[16]~reg0.CLK
clk => data1[17]~reg0.CLK
clk => data1[18]~reg0.CLK
clk => data1[19]~reg0.CLK
clk => data1[20]~reg0.CLK
clk => data1[21]~reg0.CLK
clk => data1[22]~reg0.CLK
clk => data1[23]~reg0.CLK
clk => data1[24]~reg0.CLK
clk => data1[25]~reg0.CLK
clk => data1[26]~reg0.CLK
clk => data1[27]~reg0.CLK
clk => data1[28]~reg0.CLK
clk => data1[29]~reg0.CLK
clk => data1[30]~reg0.CLK
clk => data1[31]~reg0.CLK
clk => data1[32]~reg0.CLK
clk => data1[33]~reg0.CLK
clk => data1[34]~reg0.CLK
clk => data1[35]~reg0.CLK
clk => data1[36]~reg0.CLK
clk => data1[37]~reg0.CLK
clk => data1[38]~reg0.CLK
clk => data1[39]~reg0.CLK
clk => data1[40]~reg0.CLK
clk => data1[41]~reg0.CLK
clk => data1[42]~reg0.CLK
clk => data1[43]~reg0.CLK
clk => data1[44]~reg0.CLK
clk => data1[45]~reg0.CLK
clk => data1[46]~reg0.CLK
clk => data1[47]~reg0.CLK
clk => data1[48]~reg0.CLK
clk => data1[49]~reg0.CLK
clk => data1[50]~reg0.CLK
clk => data1[51]~reg0.CLK
clk => data1[52]~reg0.CLK
clk => data1[53]~reg0.CLK
clk => data1[54]~reg0.CLK
clk => data1[55]~reg0.CLK
clk => data1[56]~reg0.CLK
clk => data1[57]~reg0.CLK
clk => data1[58]~reg0.CLK
clk => data1[59]~reg0.CLK
clk => data1[60]~reg0.CLK
clk => data1[61]~reg0.CLK
clk => data1[62]~reg0.CLK
clk => data1[63]~reg0.CLK
clk => registers.CLK0
clr => data2[0]~reg0.ACLR
clr => data2[1]~reg0.ACLR
clr => data2[2]~reg0.ACLR
clr => data2[3]~reg0.ACLR
clr => data2[4]~reg0.ACLR
clr => data2[5]~reg0.ACLR
clr => data2[6]~reg0.ACLR
clr => data2[7]~reg0.ACLR
clr => data2[8]~reg0.ACLR
clr => data2[9]~reg0.ACLR
clr => data2[10]~reg0.ACLR
clr => data2[11]~reg0.ACLR
clr => data2[12]~reg0.ACLR
clr => data2[13]~reg0.ACLR
clr => data2[14]~reg0.ACLR
clr => data2[15]~reg0.ACLR
clr => data2[16]~reg0.ACLR
clr => data2[17]~reg0.ACLR
clr => data2[18]~reg0.ACLR
clr => data2[19]~reg0.ACLR
clr => data2[20]~reg0.ACLR
clr => data2[21]~reg0.ACLR
clr => data2[22]~reg0.ACLR
clr => data2[23]~reg0.ACLR
clr => data2[24]~reg0.ACLR
clr => data2[25]~reg0.ACLR
clr => data2[26]~reg0.ACLR
clr => data2[27]~reg0.ACLR
clr => data2[28]~reg0.ACLR
clr => data2[29]~reg0.ACLR
clr => data2[30]~reg0.ACLR
clr => data2[31]~reg0.ACLR
clr => data2[32]~reg0.ACLR
clr => data2[33]~reg0.ACLR
clr => data2[34]~reg0.ACLR
clr => data2[35]~reg0.ACLR
clr => data2[36]~reg0.ACLR
clr => data2[37]~reg0.ACLR
clr => data2[38]~reg0.ACLR
clr => data2[39]~reg0.ACLR
clr => data2[40]~reg0.ACLR
clr => data2[41]~reg0.ACLR
clr => data2[42]~reg0.ACLR
clr => data2[43]~reg0.ACLR
clr => data2[44]~reg0.ACLR
clr => data2[45]~reg0.ACLR
clr => data2[46]~reg0.ACLR
clr => data2[47]~reg0.ACLR
clr => data2[48]~reg0.ACLR
clr => data2[49]~reg0.ACLR
clr => data2[50]~reg0.ACLR
clr => data2[51]~reg0.ACLR
clr => data2[52]~reg0.ACLR
clr => data2[53]~reg0.ACLR
clr => data2[54]~reg0.ACLR
clr => data2[55]~reg0.ACLR
clr => data2[56]~reg0.ACLR
clr => data2[57]~reg0.ACLR
clr => data2[58]~reg0.ACLR
clr => data2[59]~reg0.ACLR
clr => data2[60]~reg0.ACLR
clr => data2[61]~reg0.ACLR
clr => data2[62]~reg0.ACLR
clr => data2[63]~reg0.ACLR
clr => data1[0]~reg0.ACLR
clr => data1[1]~reg0.ACLR
clr => data1[2]~reg0.ACLR
clr => data1[3]~reg0.ACLR
clr => data1[4]~reg0.ACLR
clr => data1[5]~reg0.ACLR
clr => data1[6]~reg0.ACLR
clr => data1[7]~reg0.ACLR
clr => data1[8]~reg0.ACLR
clr => data1[9]~reg0.ACLR
clr => data1[10]~reg0.ACLR
clr => data1[11]~reg0.ACLR
clr => data1[12]~reg0.ACLR
clr => data1[13]~reg0.ACLR
clr => data1[14]~reg0.ACLR
clr => data1[15]~reg0.ACLR
clr => data1[16]~reg0.ACLR
clr => data1[17]~reg0.ACLR
clr => data1[18]~reg0.ACLR
clr => data1[19]~reg0.ACLR
clr => data1[20]~reg0.ACLR
clr => data1[21]~reg0.ACLR
clr => data1[22]~reg0.ACLR
clr => data1[23]~reg0.ACLR
clr => data1[24]~reg0.ACLR
clr => data1[25]~reg0.ACLR
clr => data1[26]~reg0.ACLR
clr => data1[27]~reg0.ACLR
clr => data1[28]~reg0.ACLR
clr => data1[29]~reg0.ACLR
clr => data1[30]~reg0.ACLR
clr => data1[31]~reg0.ACLR
clr => data1[32]~reg0.ACLR
clr => data1[33]~reg0.ACLR
clr => data1[34]~reg0.ACLR
clr => data1[35]~reg0.ACLR
clr => data1[36]~reg0.ACLR
clr => data1[37]~reg0.ACLR
clr => data1[38]~reg0.ACLR
clr => data1[39]~reg0.ACLR
clr => data1[40]~reg0.ACLR
clr => data1[41]~reg0.ACLR
clr => data1[42]~reg0.ACLR
clr => data1[43]~reg0.ACLR
clr => data1[44]~reg0.ACLR
clr => data1[45]~reg0.ACLR
clr => data1[46]~reg0.ACLR
clr => data1[47]~reg0.ACLR
clr => data1[48]~reg0.ACLR
clr => data1[49]~reg0.ACLR
clr => data1[50]~reg0.ACLR
clr => data1[51]~reg0.ACLR
clr => data1[52]~reg0.ACLR
clr => data1[53]~reg0.ACLR
clr => data1[54]~reg0.ACLR
clr => data1[55]~reg0.ACLR
clr => data1[56]~reg0.ACLR
clr => data1[57]~reg0.ACLR
clr => data1[58]~reg0.ACLR
clr => data1[59]~reg0.ACLR
clr => data1[60]~reg0.ACLR
clr => data1[61]~reg0.ACLR
clr => data1[62]~reg0.ACLR
clr => data1[63]~reg0.ACLR
readreg1[0] => registers.RADDR
readreg1[1] => registers.RADDR1
readreg1[2] => registers.RADDR2
readreg1[3] => registers.RADDR3
readreg1[4] => registers.RADDR4
readreg2[0] => registers.PORTBRADDR
readreg2[1] => registers.PORTBRADDR1
readreg2[2] => registers.PORTBRADDR2
readreg2[3] => registers.PORTBRADDR3
readreg2[4] => registers.PORTBRADDR4
writereg[0] => registers~4.DATAIN
writereg[0] => registers.WADDR
writereg[1] => registers~3.DATAIN
writereg[1] => registers.WADDR1
writereg[2] => registers~2.DATAIN
writereg[2] => registers.WADDR2
writereg[3] => registers~1.DATAIN
writereg[3] => registers.WADDR3
writereg[4] => registers~0.DATAIN
writereg[4] => registers.WADDR4


|datapath|imm_gen:u4
immediate32[0] => immediate64.DATAA
immediate32[1] => immediate64.DATAA
immediate32[2] => immediate64.DATAA
immediate32[3] => immediate64.DATAA
immediate32[4] => immediate64.DATAA
immediate32[5] => immediate64.DATAA
immediate32[6] => immediate64.DATAA
immediate32[7] => immediate64.DATAA
immediate32[8] => immediate64.DATAA
immediate32[9] => immediate64.DATAA
immediate32[10] => immediate64.DATAA
immediate32[11] => immediate64.DATAA
immediate32[12] => immediate64.DATAA
immediate32[13] => immediate64.DATAA
immediate32[14] => immediate64.DATAA
immediate32[15] => immediate64.DATAA
immediate32[16] => immediate64.DATAA
immediate32[17] => immediate64.DATAA
immediate32[18] => immediate64.DATAA
immediate32[19] => immediate64.DATAA
immediate32[20] => immediate64.DATAA
immediate32[21] => immediate64.DATAA
immediate32[22] => immediate64.DATAA
immediate32[23] => immediate64.DATAA
immediate32[24] => immediate64.DATAA
immediate32[25] => immediate64.DATAA
immediate32[26] => immediate64.DATAA
immediate32[27] => immediate64.DATAA
immediate32[28] => immediate64.DATAA
immediate32[29] => immediate64.DATAA
immediate32[30] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate32[31] => immediate64.DATAA
immediate64[0] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[1] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[2] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[3] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[4] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[5] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[6] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[7] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[8] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[9] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[10] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[11] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[12] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[13] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[14] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[15] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[16] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[17] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[18] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[19] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[20] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[21] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[22] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[23] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[24] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[25] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[26] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[27] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[28] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[29] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[30] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[31] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[32] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[33] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[34] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[35] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[36] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[37] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[38] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[39] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[40] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[41] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[42] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[43] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[44] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[45] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[46] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[47] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[48] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[49] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[50] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[51] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[52] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[53] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[54] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[55] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[56] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[57] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[58] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[59] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[60] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[61] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[62] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
immediate64[63] <= immediate64.DB_MAX_OUTPUT_PORT_TYPE
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT
clr => immediate64.OUTPUTSELECT


|datapath|ALU_64:u5
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN2
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN2
opcode[0] => Equal7.IN3
opcode[0] => Equal8.IN1
opcode[0] => Equal9.IN3
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN3
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN1
opcode[1] => Equal7.IN1
opcode[1] => Equal8.IN3
opcode[1] => Equal9.IN2
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN1
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN3
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN2
opcode[2] => Equal9.IN1
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
opcode[3] => Equal7.IN0
opcode[3] => Equal8.IN0
opcode[3] => Equal9.IN0
inputA[0] => r.IN0
inputA[0] => r.IN0
inputA[0] => r.IN0
inputA[0] => addsub:U1.A[0]
inputA[0] => addsub:U2.A[0]
inputA[0] => logicShift:U3.A[0]
inputA[0] => logicShift:U4.A[0]
inputA[0] => logicShift:U5.A[0]
inputA[0] => Equal4.IN63
inputA[1] => r.IN0
inputA[1] => r.IN0
inputA[1] => r.IN0
inputA[1] => addsub:U1.A[1]
inputA[1] => addsub:U2.A[1]
inputA[1] => logicShift:U3.A[1]
inputA[1] => logicShift:U4.A[1]
inputA[1] => logicShift:U5.A[1]
inputA[1] => Equal4.IN62
inputA[2] => r.IN0
inputA[2] => r.IN0
inputA[2] => r.IN0
inputA[2] => addsub:U1.A[2]
inputA[2] => addsub:U2.A[2]
inputA[2] => logicShift:U3.A[2]
inputA[2] => logicShift:U4.A[2]
inputA[2] => logicShift:U5.A[2]
inputA[2] => Equal4.IN61
inputA[3] => r.IN0
inputA[3] => r.IN0
inputA[3] => r.IN0
inputA[3] => addsub:U1.A[3]
inputA[3] => addsub:U2.A[3]
inputA[3] => logicShift:U3.A[3]
inputA[3] => logicShift:U4.A[3]
inputA[3] => logicShift:U5.A[3]
inputA[3] => Equal4.IN60
inputA[4] => r.IN0
inputA[4] => r.IN0
inputA[4] => r.IN0
inputA[4] => addsub:U1.A[4]
inputA[4] => addsub:U2.A[4]
inputA[4] => logicShift:U3.A[4]
inputA[4] => logicShift:U4.A[4]
inputA[4] => logicShift:U5.A[4]
inputA[4] => Equal4.IN59
inputA[5] => r.IN0
inputA[5] => r.IN0
inputA[5] => r.IN0
inputA[5] => addsub:U1.A[5]
inputA[5] => addsub:U2.A[5]
inputA[5] => logicShift:U3.A[5]
inputA[5] => logicShift:U4.A[5]
inputA[5] => logicShift:U5.A[5]
inputA[5] => Equal4.IN58
inputA[6] => r.IN0
inputA[6] => r.IN0
inputA[6] => r.IN0
inputA[6] => addsub:U1.A[6]
inputA[6] => addsub:U2.A[6]
inputA[6] => logicShift:U3.A[6]
inputA[6] => logicShift:U4.A[6]
inputA[6] => logicShift:U5.A[6]
inputA[6] => Equal4.IN57
inputA[7] => r.IN0
inputA[7] => r.IN0
inputA[7] => r.IN0
inputA[7] => addsub:U1.A[7]
inputA[7] => addsub:U2.A[7]
inputA[7] => logicShift:U3.A[7]
inputA[7] => logicShift:U4.A[7]
inputA[7] => logicShift:U5.A[7]
inputA[7] => Equal4.IN56
inputA[8] => r.IN0
inputA[8] => r.IN0
inputA[8] => r.IN0
inputA[8] => addsub:U1.A[8]
inputA[8] => addsub:U2.A[8]
inputA[8] => logicShift:U3.A[8]
inputA[8] => logicShift:U4.A[8]
inputA[8] => logicShift:U5.A[8]
inputA[8] => Equal4.IN55
inputA[9] => r.IN0
inputA[9] => r.IN0
inputA[9] => r.IN0
inputA[9] => addsub:U1.A[9]
inputA[9] => addsub:U2.A[9]
inputA[9] => logicShift:U3.A[9]
inputA[9] => logicShift:U4.A[9]
inputA[9] => logicShift:U5.A[9]
inputA[9] => Equal4.IN54
inputA[10] => r.IN0
inputA[10] => r.IN0
inputA[10] => r.IN0
inputA[10] => addsub:U1.A[10]
inputA[10] => addsub:U2.A[10]
inputA[10] => logicShift:U3.A[10]
inputA[10] => logicShift:U4.A[10]
inputA[10] => logicShift:U5.A[10]
inputA[10] => Equal4.IN53
inputA[11] => r.IN0
inputA[11] => r.IN0
inputA[11] => r.IN0
inputA[11] => addsub:U1.A[11]
inputA[11] => addsub:U2.A[11]
inputA[11] => logicShift:U3.A[11]
inputA[11] => logicShift:U4.A[11]
inputA[11] => logicShift:U5.A[11]
inputA[11] => Equal4.IN52
inputA[12] => r.IN0
inputA[12] => r.IN0
inputA[12] => r.IN0
inputA[12] => addsub:U1.A[12]
inputA[12] => addsub:U2.A[12]
inputA[12] => logicShift:U3.A[12]
inputA[12] => logicShift:U4.A[12]
inputA[12] => logicShift:U5.A[12]
inputA[12] => Equal4.IN51
inputA[13] => r.IN0
inputA[13] => r.IN0
inputA[13] => r.IN0
inputA[13] => addsub:U1.A[13]
inputA[13] => addsub:U2.A[13]
inputA[13] => logicShift:U3.A[13]
inputA[13] => logicShift:U4.A[13]
inputA[13] => logicShift:U5.A[13]
inputA[13] => Equal4.IN50
inputA[14] => r.IN0
inputA[14] => r.IN0
inputA[14] => r.IN0
inputA[14] => addsub:U1.A[14]
inputA[14] => addsub:U2.A[14]
inputA[14] => logicShift:U3.A[14]
inputA[14] => logicShift:U4.A[14]
inputA[14] => logicShift:U5.A[14]
inputA[14] => Equal4.IN49
inputA[15] => r.IN0
inputA[15] => r.IN0
inputA[15] => r.IN0
inputA[15] => addsub:U1.A[15]
inputA[15] => addsub:U2.A[15]
inputA[15] => logicShift:U3.A[15]
inputA[15] => logicShift:U4.A[15]
inputA[15] => logicShift:U5.A[15]
inputA[15] => Equal4.IN48
inputA[16] => r.IN0
inputA[16] => r.IN0
inputA[16] => r.IN0
inputA[16] => addsub:U1.A[16]
inputA[16] => addsub:U2.A[16]
inputA[16] => logicShift:U3.A[16]
inputA[16] => logicShift:U4.A[16]
inputA[16] => logicShift:U5.A[16]
inputA[16] => Equal4.IN47
inputA[17] => r.IN0
inputA[17] => r.IN0
inputA[17] => r.IN0
inputA[17] => addsub:U1.A[17]
inputA[17] => addsub:U2.A[17]
inputA[17] => logicShift:U3.A[17]
inputA[17] => logicShift:U4.A[17]
inputA[17] => logicShift:U5.A[17]
inputA[17] => Equal4.IN46
inputA[18] => r.IN0
inputA[18] => r.IN0
inputA[18] => r.IN0
inputA[18] => addsub:U1.A[18]
inputA[18] => addsub:U2.A[18]
inputA[18] => logicShift:U3.A[18]
inputA[18] => logicShift:U4.A[18]
inputA[18] => logicShift:U5.A[18]
inputA[18] => Equal4.IN45
inputA[19] => r.IN0
inputA[19] => r.IN0
inputA[19] => r.IN0
inputA[19] => addsub:U1.A[19]
inputA[19] => addsub:U2.A[19]
inputA[19] => logicShift:U3.A[19]
inputA[19] => logicShift:U4.A[19]
inputA[19] => logicShift:U5.A[19]
inputA[19] => Equal4.IN44
inputA[20] => r.IN0
inputA[20] => r.IN0
inputA[20] => r.IN0
inputA[20] => addsub:U1.A[20]
inputA[20] => addsub:U2.A[20]
inputA[20] => logicShift:U3.A[20]
inputA[20] => logicShift:U4.A[20]
inputA[20] => logicShift:U5.A[20]
inputA[20] => Equal4.IN43
inputA[21] => r.IN0
inputA[21] => r.IN0
inputA[21] => r.IN0
inputA[21] => addsub:U1.A[21]
inputA[21] => addsub:U2.A[21]
inputA[21] => logicShift:U3.A[21]
inputA[21] => logicShift:U4.A[21]
inputA[21] => logicShift:U5.A[21]
inputA[21] => Equal4.IN42
inputA[22] => r.IN0
inputA[22] => r.IN0
inputA[22] => r.IN0
inputA[22] => addsub:U1.A[22]
inputA[22] => addsub:U2.A[22]
inputA[22] => logicShift:U3.A[22]
inputA[22] => logicShift:U4.A[22]
inputA[22] => logicShift:U5.A[22]
inputA[22] => Equal4.IN41
inputA[23] => r.IN0
inputA[23] => r.IN0
inputA[23] => r.IN0
inputA[23] => addsub:U1.A[23]
inputA[23] => addsub:U2.A[23]
inputA[23] => logicShift:U3.A[23]
inputA[23] => logicShift:U4.A[23]
inputA[23] => logicShift:U5.A[23]
inputA[23] => Equal4.IN40
inputA[24] => r.IN0
inputA[24] => r.IN0
inputA[24] => r.IN0
inputA[24] => addsub:U1.A[24]
inputA[24] => addsub:U2.A[24]
inputA[24] => logicShift:U3.A[24]
inputA[24] => logicShift:U4.A[24]
inputA[24] => logicShift:U5.A[24]
inputA[24] => Equal4.IN39
inputA[25] => r.IN0
inputA[25] => r.IN0
inputA[25] => r.IN0
inputA[25] => addsub:U1.A[25]
inputA[25] => addsub:U2.A[25]
inputA[25] => logicShift:U3.A[25]
inputA[25] => logicShift:U4.A[25]
inputA[25] => logicShift:U5.A[25]
inputA[25] => Equal4.IN38
inputA[26] => r.IN0
inputA[26] => r.IN0
inputA[26] => r.IN0
inputA[26] => addsub:U1.A[26]
inputA[26] => addsub:U2.A[26]
inputA[26] => logicShift:U3.A[26]
inputA[26] => logicShift:U4.A[26]
inputA[26] => logicShift:U5.A[26]
inputA[26] => Equal4.IN37
inputA[27] => r.IN0
inputA[27] => r.IN0
inputA[27] => r.IN0
inputA[27] => addsub:U1.A[27]
inputA[27] => addsub:U2.A[27]
inputA[27] => logicShift:U3.A[27]
inputA[27] => logicShift:U4.A[27]
inputA[27] => logicShift:U5.A[27]
inputA[27] => Equal4.IN36
inputA[28] => r.IN0
inputA[28] => r.IN0
inputA[28] => r.IN0
inputA[28] => addsub:U1.A[28]
inputA[28] => addsub:U2.A[28]
inputA[28] => logicShift:U3.A[28]
inputA[28] => logicShift:U4.A[28]
inputA[28] => logicShift:U5.A[28]
inputA[28] => Equal4.IN35
inputA[29] => r.IN0
inputA[29] => r.IN0
inputA[29] => r.IN0
inputA[29] => addsub:U1.A[29]
inputA[29] => addsub:U2.A[29]
inputA[29] => logicShift:U3.A[29]
inputA[29] => logicShift:U4.A[29]
inputA[29] => logicShift:U5.A[29]
inputA[29] => Equal4.IN34
inputA[30] => r.IN0
inputA[30] => r.IN0
inputA[30] => r.IN0
inputA[30] => addsub:U1.A[30]
inputA[30] => addsub:U2.A[30]
inputA[30] => logicShift:U3.A[30]
inputA[30] => logicShift:U4.A[30]
inputA[30] => logicShift:U5.A[30]
inputA[30] => Equal4.IN33
inputA[31] => r.IN0
inputA[31] => r.IN0
inputA[31] => r.IN0
inputA[31] => addsub:U1.A[31]
inputA[31] => addsub:U2.A[31]
inputA[31] => logicShift:U3.A[31]
inputA[31] => logicShift:U4.A[31]
inputA[31] => logicShift:U5.A[31]
inputA[31] => Equal4.IN32
inputA[32] => r.IN0
inputA[32] => r.IN0
inputA[32] => r.IN0
inputA[32] => addsub:U1.A[32]
inputA[32] => addsub:U2.A[32]
inputA[32] => logicShift:U3.A[32]
inputA[32] => logicShift:U4.A[32]
inputA[32] => logicShift:U5.A[32]
inputA[32] => Equal4.IN31
inputA[33] => r.IN0
inputA[33] => r.IN0
inputA[33] => r.IN0
inputA[33] => addsub:U1.A[33]
inputA[33] => addsub:U2.A[33]
inputA[33] => logicShift:U3.A[33]
inputA[33] => logicShift:U4.A[33]
inputA[33] => logicShift:U5.A[33]
inputA[33] => Equal4.IN30
inputA[34] => r.IN0
inputA[34] => r.IN0
inputA[34] => r.IN0
inputA[34] => addsub:U1.A[34]
inputA[34] => addsub:U2.A[34]
inputA[34] => logicShift:U3.A[34]
inputA[34] => logicShift:U4.A[34]
inputA[34] => logicShift:U5.A[34]
inputA[34] => Equal4.IN29
inputA[35] => r.IN0
inputA[35] => r.IN0
inputA[35] => r.IN0
inputA[35] => addsub:U1.A[35]
inputA[35] => addsub:U2.A[35]
inputA[35] => logicShift:U3.A[35]
inputA[35] => logicShift:U4.A[35]
inputA[35] => logicShift:U5.A[35]
inputA[35] => Equal4.IN28
inputA[36] => r.IN0
inputA[36] => r.IN0
inputA[36] => r.IN0
inputA[36] => addsub:U1.A[36]
inputA[36] => addsub:U2.A[36]
inputA[36] => logicShift:U3.A[36]
inputA[36] => logicShift:U4.A[36]
inputA[36] => logicShift:U5.A[36]
inputA[36] => Equal4.IN27
inputA[37] => r.IN0
inputA[37] => r.IN0
inputA[37] => r.IN0
inputA[37] => addsub:U1.A[37]
inputA[37] => addsub:U2.A[37]
inputA[37] => logicShift:U3.A[37]
inputA[37] => logicShift:U4.A[37]
inputA[37] => logicShift:U5.A[37]
inputA[37] => Equal4.IN26
inputA[38] => r.IN0
inputA[38] => r.IN0
inputA[38] => r.IN0
inputA[38] => addsub:U1.A[38]
inputA[38] => addsub:U2.A[38]
inputA[38] => logicShift:U3.A[38]
inputA[38] => logicShift:U4.A[38]
inputA[38] => logicShift:U5.A[38]
inputA[38] => Equal4.IN25
inputA[39] => r.IN0
inputA[39] => r.IN0
inputA[39] => r.IN0
inputA[39] => addsub:U1.A[39]
inputA[39] => addsub:U2.A[39]
inputA[39] => logicShift:U3.A[39]
inputA[39] => logicShift:U4.A[39]
inputA[39] => logicShift:U5.A[39]
inputA[39] => Equal4.IN24
inputA[40] => r.IN0
inputA[40] => r.IN0
inputA[40] => r.IN0
inputA[40] => addsub:U1.A[40]
inputA[40] => addsub:U2.A[40]
inputA[40] => logicShift:U3.A[40]
inputA[40] => logicShift:U4.A[40]
inputA[40] => logicShift:U5.A[40]
inputA[40] => Equal4.IN23
inputA[41] => r.IN0
inputA[41] => r.IN0
inputA[41] => r.IN0
inputA[41] => addsub:U1.A[41]
inputA[41] => addsub:U2.A[41]
inputA[41] => logicShift:U3.A[41]
inputA[41] => logicShift:U4.A[41]
inputA[41] => logicShift:U5.A[41]
inputA[41] => Equal4.IN22
inputA[42] => r.IN0
inputA[42] => r.IN0
inputA[42] => r.IN0
inputA[42] => addsub:U1.A[42]
inputA[42] => addsub:U2.A[42]
inputA[42] => logicShift:U3.A[42]
inputA[42] => logicShift:U4.A[42]
inputA[42] => logicShift:U5.A[42]
inputA[42] => Equal4.IN21
inputA[43] => r.IN0
inputA[43] => r.IN0
inputA[43] => r.IN0
inputA[43] => addsub:U1.A[43]
inputA[43] => addsub:U2.A[43]
inputA[43] => logicShift:U3.A[43]
inputA[43] => logicShift:U4.A[43]
inputA[43] => logicShift:U5.A[43]
inputA[43] => Equal4.IN20
inputA[44] => r.IN0
inputA[44] => r.IN0
inputA[44] => r.IN0
inputA[44] => addsub:U1.A[44]
inputA[44] => addsub:U2.A[44]
inputA[44] => logicShift:U3.A[44]
inputA[44] => logicShift:U4.A[44]
inputA[44] => logicShift:U5.A[44]
inputA[44] => Equal4.IN19
inputA[45] => r.IN0
inputA[45] => r.IN0
inputA[45] => r.IN0
inputA[45] => addsub:U1.A[45]
inputA[45] => addsub:U2.A[45]
inputA[45] => logicShift:U3.A[45]
inputA[45] => logicShift:U4.A[45]
inputA[45] => logicShift:U5.A[45]
inputA[45] => Equal4.IN18
inputA[46] => r.IN0
inputA[46] => r.IN0
inputA[46] => r.IN0
inputA[46] => addsub:U1.A[46]
inputA[46] => addsub:U2.A[46]
inputA[46] => logicShift:U3.A[46]
inputA[46] => logicShift:U4.A[46]
inputA[46] => logicShift:U5.A[46]
inputA[46] => Equal4.IN17
inputA[47] => r.IN0
inputA[47] => r.IN0
inputA[47] => r.IN0
inputA[47] => addsub:U1.A[47]
inputA[47] => addsub:U2.A[47]
inputA[47] => logicShift:U3.A[47]
inputA[47] => logicShift:U4.A[47]
inputA[47] => logicShift:U5.A[47]
inputA[47] => Equal4.IN16
inputA[48] => r.IN0
inputA[48] => r.IN0
inputA[48] => r.IN0
inputA[48] => addsub:U1.A[48]
inputA[48] => addsub:U2.A[48]
inputA[48] => logicShift:U3.A[48]
inputA[48] => logicShift:U4.A[48]
inputA[48] => logicShift:U5.A[48]
inputA[48] => Equal4.IN15
inputA[49] => r.IN0
inputA[49] => r.IN0
inputA[49] => r.IN0
inputA[49] => addsub:U1.A[49]
inputA[49] => addsub:U2.A[49]
inputA[49] => logicShift:U3.A[49]
inputA[49] => logicShift:U4.A[49]
inputA[49] => logicShift:U5.A[49]
inputA[49] => Equal4.IN14
inputA[50] => r.IN0
inputA[50] => r.IN0
inputA[50] => r.IN0
inputA[50] => addsub:U1.A[50]
inputA[50] => addsub:U2.A[50]
inputA[50] => logicShift:U3.A[50]
inputA[50] => logicShift:U4.A[50]
inputA[50] => logicShift:U5.A[50]
inputA[50] => Equal4.IN13
inputA[51] => r.IN0
inputA[51] => r.IN0
inputA[51] => r.IN0
inputA[51] => addsub:U1.A[51]
inputA[51] => addsub:U2.A[51]
inputA[51] => logicShift:U3.A[51]
inputA[51] => logicShift:U4.A[51]
inputA[51] => logicShift:U5.A[51]
inputA[51] => Equal4.IN12
inputA[52] => r.IN0
inputA[52] => r.IN0
inputA[52] => r.IN0
inputA[52] => addsub:U1.A[52]
inputA[52] => addsub:U2.A[52]
inputA[52] => logicShift:U3.A[52]
inputA[52] => logicShift:U4.A[52]
inputA[52] => logicShift:U5.A[52]
inputA[52] => Equal4.IN11
inputA[53] => r.IN0
inputA[53] => r.IN0
inputA[53] => r.IN0
inputA[53] => addsub:U1.A[53]
inputA[53] => addsub:U2.A[53]
inputA[53] => logicShift:U3.A[53]
inputA[53] => logicShift:U4.A[53]
inputA[53] => logicShift:U5.A[53]
inputA[53] => Equal4.IN10
inputA[54] => r.IN0
inputA[54] => r.IN0
inputA[54] => r.IN0
inputA[54] => addsub:U1.A[54]
inputA[54] => addsub:U2.A[54]
inputA[54] => logicShift:U3.A[54]
inputA[54] => logicShift:U4.A[54]
inputA[54] => logicShift:U5.A[54]
inputA[54] => Equal4.IN9
inputA[55] => r.IN0
inputA[55] => r.IN0
inputA[55] => r.IN0
inputA[55] => addsub:U1.A[55]
inputA[55] => addsub:U2.A[55]
inputA[55] => logicShift:U3.A[55]
inputA[55] => logicShift:U4.A[55]
inputA[55] => logicShift:U5.A[55]
inputA[55] => Equal4.IN8
inputA[56] => r.IN0
inputA[56] => r.IN0
inputA[56] => r.IN0
inputA[56] => addsub:U1.A[56]
inputA[56] => addsub:U2.A[56]
inputA[56] => logicShift:U3.A[56]
inputA[56] => logicShift:U4.A[56]
inputA[56] => logicShift:U5.A[56]
inputA[56] => Equal4.IN7
inputA[57] => r.IN0
inputA[57] => r.IN0
inputA[57] => r.IN0
inputA[57] => addsub:U1.A[57]
inputA[57] => addsub:U2.A[57]
inputA[57] => logicShift:U3.A[57]
inputA[57] => logicShift:U4.A[57]
inputA[57] => logicShift:U5.A[57]
inputA[57] => Equal4.IN6
inputA[58] => r.IN0
inputA[58] => r.IN0
inputA[58] => r.IN0
inputA[58] => addsub:U1.A[58]
inputA[58] => addsub:U2.A[58]
inputA[58] => logicShift:U3.A[58]
inputA[58] => logicShift:U4.A[58]
inputA[58] => logicShift:U5.A[58]
inputA[58] => Equal4.IN5
inputA[59] => r.IN0
inputA[59] => r.IN0
inputA[59] => r.IN0
inputA[59] => addsub:U1.A[59]
inputA[59] => addsub:U2.A[59]
inputA[59] => logicShift:U3.A[59]
inputA[59] => logicShift:U4.A[59]
inputA[59] => logicShift:U5.A[59]
inputA[59] => Equal4.IN4
inputA[60] => r.IN0
inputA[60] => r.IN0
inputA[60] => r.IN0
inputA[60] => addsub:U1.A[60]
inputA[60] => addsub:U2.A[60]
inputA[60] => logicShift:U3.A[60]
inputA[60] => logicShift:U4.A[60]
inputA[60] => logicShift:U5.A[60]
inputA[60] => Equal4.IN3
inputA[61] => r.IN0
inputA[61] => r.IN0
inputA[61] => r.IN0
inputA[61] => addsub:U1.A[61]
inputA[61] => addsub:U2.A[61]
inputA[61] => logicShift:U3.A[61]
inputA[61] => logicShift:U4.A[61]
inputA[61] => logicShift:U5.A[61]
inputA[61] => Equal4.IN2
inputA[62] => r.IN0
inputA[62] => r.IN0
inputA[62] => r.IN0
inputA[62] => addsub:U1.A[62]
inputA[62] => addsub:U2.A[62]
inputA[62] => logicShift:U3.A[62]
inputA[62] => logicShift:U4.A[62]
inputA[62] => logicShift:U5.A[62]
inputA[62] => Equal4.IN1
inputA[63] => r.IN0
inputA[63] => r.IN0
inputA[63] => r.IN0
inputA[63] => addsub:U1.A[63]
inputA[63] => addsub:U2.A[63]
inputA[63] => logicShift:U3.A[63]
inputA[63] => logicShift:U4.A[63]
inputA[63] => logicShift:U5.A[63]
inputA[63] => Equal4.IN0
inputA[63] => process_0.IN1
inputB[0] => r.IN1
inputB[0] => r.IN1
inputB[0] => r.IN1
inputB[0] => addsub:U1.B[0]
inputB[0] => addsub:U2.B[0]
inputB[0] => logicShift:U3.B[0]
inputB[0] => logicShift:U4.B[0]
inputB[0] => logicShift:U5.B[0]
inputB[0] => Equal3.IN63
inputB[1] => r.IN1
inputB[1] => r.IN1
inputB[1] => r.IN1
inputB[1] => addsub:U1.B[1]
inputB[1] => addsub:U2.B[1]
inputB[1] => logicShift:U3.B[1]
inputB[1] => logicShift:U4.B[1]
inputB[1] => logicShift:U5.B[1]
inputB[1] => Equal3.IN62
inputB[2] => r.IN1
inputB[2] => r.IN1
inputB[2] => r.IN1
inputB[2] => addsub:U1.B[2]
inputB[2] => addsub:U2.B[2]
inputB[2] => logicShift:U3.B[2]
inputB[2] => logicShift:U4.B[2]
inputB[2] => logicShift:U5.B[2]
inputB[2] => Equal3.IN61
inputB[3] => r.IN1
inputB[3] => r.IN1
inputB[3] => r.IN1
inputB[3] => addsub:U1.B[3]
inputB[3] => addsub:U2.B[3]
inputB[3] => logicShift:U3.B[3]
inputB[3] => logicShift:U4.B[3]
inputB[3] => logicShift:U5.B[3]
inputB[3] => Equal3.IN60
inputB[4] => r.IN1
inputB[4] => r.IN1
inputB[4] => r.IN1
inputB[4] => addsub:U1.B[4]
inputB[4] => addsub:U2.B[4]
inputB[4] => logicShift:U3.B[4]
inputB[4] => logicShift:U4.B[4]
inputB[4] => logicShift:U5.B[4]
inputB[4] => Equal3.IN59
inputB[5] => r.IN1
inputB[5] => r.IN1
inputB[5] => r.IN1
inputB[5] => addsub:U1.B[5]
inputB[5] => addsub:U2.B[5]
inputB[5] => logicShift:U3.B[5]
inputB[5] => logicShift:U4.B[5]
inputB[5] => logicShift:U5.B[5]
inputB[5] => Equal3.IN58
inputB[6] => r.IN1
inputB[6] => r.IN1
inputB[6] => r.IN1
inputB[6] => addsub:U1.B[6]
inputB[6] => addsub:U2.B[6]
inputB[6] => logicShift:U3.B[6]
inputB[6] => logicShift:U4.B[6]
inputB[6] => logicShift:U5.B[6]
inputB[6] => Equal3.IN57
inputB[7] => r.IN1
inputB[7] => r.IN1
inputB[7] => r.IN1
inputB[7] => addsub:U1.B[7]
inputB[7] => addsub:U2.B[7]
inputB[7] => logicShift:U3.B[7]
inputB[7] => logicShift:U4.B[7]
inputB[7] => logicShift:U5.B[7]
inputB[7] => Equal3.IN56
inputB[8] => r.IN1
inputB[8] => r.IN1
inputB[8] => r.IN1
inputB[8] => addsub:U1.B[8]
inputB[8] => addsub:U2.B[8]
inputB[8] => logicShift:U3.B[8]
inputB[8] => logicShift:U4.B[8]
inputB[8] => logicShift:U5.B[8]
inputB[8] => Equal3.IN55
inputB[9] => r.IN1
inputB[9] => r.IN1
inputB[9] => r.IN1
inputB[9] => addsub:U1.B[9]
inputB[9] => addsub:U2.B[9]
inputB[9] => logicShift:U3.B[9]
inputB[9] => logicShift:U4.B[9]
inputB[9] => logicShift:U5.B[9]
inputB[9] => Equal3.IN54
inputB[10] => r.IN1
inputB[10] => r.IN1
inputB[10] => r.IN1
inputB[10] => addsub:U1.B[10]
inputB[10] => addsub:U2.B[10]
inputB[10] => logicShift:U3.B[10]
inputB[10] => logicShift:U4.B[10]
inputB[10] => logicShift:U5.B[10]
inputB[10] => Equal3.IN53
inputB[11] => r.IN1
inputB[11] => r.IN1
inputB[11] => r.IN1
inputB[11] => addsub:U1.B[11]
inputB[11] => addsub:U2.B[11]
inputB[11] => logicShift:U3.B[11]
inputB[11] => logicShift:U4.B[11]
inputB[11] => logicShift:U5.B[11]
inputB[11] => Equal3.IN52
inputB[12] => r.IN1
inputB[12] => r.IN1
inputB[12] => r.IN1
inputB[12] => addsub:U1.B[12]
inputB[12] => addsub:U2.B[12]
inputB[12] => logicShift:U3.B[12]
inputB[12] => logicShift:U4.B[12]
inputB[12] => logicShift:U5.B[12]
inputB[12] => Equal3.IN51
inputB[13] => r.IN1
inputB[13] => r.IN1
inputB[13] => r.IN1
inputB[13] => addsub:U1.B[13]
inputB[13] => addsub:U2.B[13]
inputB[13] => logicShift:U3.B[13]
inputB[13] => logicShift:U4.B[13]
inputB[13] => logicShift:U5.B[13]
inputB[13] => Equal3.IN50
inputB[14] => r.IN1
inputB[14] => r.IN1
inputB[14] => r.IN1
inputB[14] => addsub:U1.B[14]
inputB[14] => addsub:U2.B[14]
inputB[14] => logicShift:U3.B[14]
inputB[14] => logicShift:U4.B[14]
inputB[14] => logicShift:U5.B[14]
inputB[14] => Equal3.IN49
inputB[15] => r.IN1
inputB[15] => r.IN1
inputB[15] => r.IN1
inputB[15] => addsub:U1.B[15]
inputB[15] => addsub:U2.B[15]
inputB[15] => logicShift:U3.B[15]
inputB[15] => logicShift:U4.B[15]
inputB[15] => logicShift:U5.B[15]
inputB[15] => Equal3.IN48
inputB[16] => r.IN1
inputB[16] => r.IN1
inputB[16] => r.IN1
inputB[16] => addsub:U1.B[16]
inputB[16] => addsub:U2.B[16]
inputB[16] => logicShift:U3.B[16]
inputB[16] => logicShift:U4.B[16]
inputB[16] => logicShift:U5.B[16]
inputB[16] => Equal3.IN47
inputB[17] => r.IN1
inputB[17] => r.IN1
inputB[17] => r.IN1
inputB[17] => addsub:U1.B[17]
inputB[17] => addsub:U2.B[17]
inputB[17] => logicShift:U3.B[17]
inputB[17] => logicShift:U4.B[17]
inputB[17] => logicShift:U5.B[17]
inputB[17] => Equal3.IN46
inputB[18] => r.IN1
inputB[18] => r.IN1
inputB[18] => r.IN1
inputB[18] => addsub:U1.B[18]
inputB[18] => addsub:U2.B[18]
inputB[18] => logicShift:U3.B[18]
inputB[18] => logicShift:U4.B[18]
inputB[18] => logicShift:U5.B[18]
inputB[18] => Equal3.IN45
inputB[19] => r.IN1
inputB[19] => r.IN1
inputB[19] => r.IN1
inputB[19] => addsub:U1.B[19]
inputB[19] => addsub:U2.B[19]
inputB[19] => logicShift:U3.B[19]
inputB[19] => logicShift:U4.B[19]
inputB[19] => logicShift:U5.B[19]
inputB[19] => Equal3.IN44
inputB[20] => r.IN1
inputB[20] => r.IN1
inputB[20] => r.IN1
inputB[20] => addsub:U1.B[20]
inputB[20] => addsub:U2.B[20]
inputB[20] => logicShift:U3.B[20]
inputB[20] => logicShift:U4.B[20]
inputB[20] => logicShift:U5.B[20]
inputB[20] => Equal3.IN43
inputB[21] => r.IN1
inputB[21] => r.IN1
inputB[21] => r.IN1
inputB[21] => addsub:U1.B[21]
inputB[21] => addsub:U2.B[21]
inputB[21] => logicShift:U3.B[21]
inputB[21] => logicShift:U4.B[21]
inputB[21] => logicShift:U5.B[21]
inputB[21] => Equal3.IN42
inputB[22] => r.IN1
inputB[22] => r.IN1
inputB[22] => r.IN1
inputB[22] => addsub:U1.B[22]
inputB[22] => addsub:U2.B[22]
inputB[22] => logicShift:U3.B[22]
inputB[22] => logicShift:U4.B[22]
inputB[22] => logicShift:U5.B[22]
inputB[22] => Equal3.IN41
inputB[23] => r.IN1
inputB[23] => r.IN1
inputB[23] => r.IN1
inputB[23] => addsub:U1.B[23]
inputB[23] => addsub:U2.B[23]
inputB[23] => logicShift:U3.B[23]
inputB[23] => logicShift:U4.B[23]
inputB[23] => logicShift:U5.B[23]
inputB[23] => Equal3.IN40
inputB[24] => r.IN1
inputB[24] => r.IN1
inputB[24] => r.IN1
inputB[24] => addsub:U1.B[24]
inputB[24] => addsub:U2.B[24]
inputB[24] => logicShift:U3.B[24]
inputB[24] => logicShift:U4.B[24]
inputB[24] => logicShift:U5.B[24]
inputB[24] => Equal3.IN39
inputB[25] => r.IN1
inputB[25] => r.IN1
inputB[25] => r.IN1
inputB[25] => addsub:U1.B[25]
inputB[25] => addsub:U2.B[25]
inputB[25] => logicShift:U3.B[25]
inputB[25] => logicShift:U4.B[25]
inputB[25] => logicShift:U5.B[25]
inputB[25] => Equal3.IN38
inputB[26] => r.IN1
inputB[26] => r.IN1
inputB[26] => r.IN1
inputB[26] => addsub:U1.B[26]
inputB[26] => addsub:U2.B[26]
inputB[26] => logicShift:U3.B[26]
inputB[26] => logicShift:U4.B[26]
inputB[26] => logicShift:U5.B[26]
inputB[26] => Equal3.IN37
inputB[27] => r.IN1
inputB[27] => r.IN1
inputB[27] => r.IN1
inputB[27] => addsub:U1.B[27]
inputB[27] => addsub:U2.B[27]
inputB[27] => logicShift:U3.B[27]
inputB[27] => logicShift:U4.B[27]
inputB[27] => logicShift:U5.B[27]
inputB[27] => Equal3.IN36
inputB[28] => r.IN1
inputB[28] => r.IN1
inputB[28] => r.IN1
inputB[28] => addsub:U1.B[28]
inputB[28] => addsub:U2.B[28]
inputB[28] => logicShift:U3.B[28]
inputB[28] => logicShift:U4.B[28]
inputB[28] => logicShift:U5.B[28]
inputB[28] => Equal3.IN35
inputB[29] => r.IN1
inputB[29] => r.IN1
inputB[29] => r.IN1
inputB[29] => addsub:U1.B[29]
inputB[29] => addsub:U2.B[29]
inputB[29] => logicShift:U3.B[29]
inputB[29] => logicShift:U4.B[29]
inputB[29] => logicShift:U5.B[29]
inputB[29] => Equal3.IN34
inputB[30] => r.IN1
inputB[30] => r.IN1
inputB[30] => r.IN1
inputB[30] => addsub:U1.B[30]
inputB[30] => addsub:U2.B[30]
inputB[30] => logicShift:U3.B[30]
inputB[30] => logicShift:U4.B[30]
inputB[30] => logicShift:U5.B[30]
inputB[30] => Equal3.IN33
inputB[31] => r.IN1
inputB[31] => r.IN1
inputB[31] => r.IN1
inputB[31] => addsub:U1.B[31]
inputB[31] => addsub:U2.B[31]
inputB[31] => logicShift:U3.B[31]
inputB[31] => logicShift:U4.B[31]
inputB[31] => logicShift:U5.B[31]
inputB[31] => Equal3.IN32
inputB[32] => r.IN1
inputB[32] => r.IN1
inputB[32] => r.IN1
inputB[32] => addsub:U1.B[32]
inputB[32] => addsub:U2.B[32]
inputB[32] => logicShift:U3.B[32]
inputB[32] => logicShift:U4.B[32]
inputB[32] => logicShift:U5.B[32]
inputB[32] => Equal3.IN31
inputB[33] => r.IN1
inputB[33] => r.IN1
inputB[33] => r.IN1
inputB[33] => addsub:U1.B[33]
inputB[33] => addsub:U2.B[33]
inputB[33] => logicShift:U3.B[33]
inputB[33] => logicShift:U4.B[33]
inputB[33] => logicShift:U5.B[33]
inputB[33] => Equal3.IN30
inputB[34] => r.IN1
inputB[34] => r.IN1
inputB[34] => r.IN1
inputB[34] => addsub:U1.B[34]
inputB[34] => addsub:U2.B[34]
inputB[34] => logicShift:U3.B[34]
inputB[34] => logicShift:U4.B[34]
inputB[34] => logicShift:U5.B[34]
inputB[34] => Equal3.IN29
inputB[35] => r.IN1
inputB[35] => r.IN1
inputB[35] => r.IN1
inputB[35] => addsub:U1.B[35]
inputB[35] => addsub:U2.B[35]
inputB[35] => logicShift:U3.B[35]
inputB[35] => logicShift:U4.B[35]
inputB[35] => logicShift:U5.B[35]
inputB[35] => Equal3.IN28
inputB[36] => r.IN1
inputB[36] => r.IN1
inputB[36] => r.IN1
inputB[36] => addsub:U1.B[36]
inputB[36] => addsub:U2.B[36]
inputB[36] => logicShift:U3.B[36]
inputB[36] => logicShift:U4.B[36]
inputB[36] => logicShift:U5.B[36]
inputB[36] => Equal3.IN27
inputB[37] => r.IN1
inputB[37] => r.IN1
inputB[37] => r.IN1
inputB[37] => addsub:U1.B[37]
inputB[37] => addsub:U2.B[37]
inputB[37] => logicShift:U3.B[37]
inputB[37] => logicShift:U4.B[37]
inputB[37] => logicShift:U5.B[37]
inputB[37] => Equal3.IN26
inputB[38] => r.IN1
inputB[38] => r.IN1
inputB[38] => r.IN1
inputB[38] => addsub:U1.B[38]
inputB[38] => addsub:U2.B[38]
inputB[38] => logicShift:U3.B[38]
inputB[38] => logicShift:U4.B[38]
inputB[38] => logicShift:U5.B[38]
inputB[38] => Equal3.IN25
inputB[39] => r.IN1
inputB[39] => r.IN1
inputB[39] => r.IN1
inputB[39] => addsub:U1.B[39]
inputB[39] => addsub:U2.B[39]
inputB[39] => logicShift:U3.B[39]
inputB[39] => logicShift:U4.B[39]
inputB[39] => logicShift:U5.B[39]
inputB[39] => Equal3.IN24
inputB[40] => r.IN1
inputB[40] => r.IN1
inputB[40] => r.IN1
inputB[40] => addsub:U1.B[40]
inputB[40] => addsub:U2.B[40]
inputB[40] => logicShift:U3.B[40]
inputB[40] => logicShift:U4.B[40]
inputB[40] => logicShift:U5.B[40]
inputB[40] => Equal3.IN23
inputB[41] => r.IN1
inputB[41] => r.IN1
inputB[41] => r.IN1
inputB[41] => addsub:U1.B[41]
inputB[41] => addsub:U2.B[41]
inputB[41] => logicShift:U3.B[41]
inputB[41] => logicShift:U4.B[41]
inputB[41] => logicShift:U5.B[41]
inputB[41] => Equal3.IN22
inputB[42] => r.IN1
inputB[42] => r.IN1
inputB[42] => r.IN1
inputB[42] => addsub:U1.B[42]
inputB[42] => addsub:U2.B[42]
inputB[42] => logicShift:U3.B[42]
inputB[42] => logicShift:U4.B[42]
inputB[42] => logicShift:U5.B[42]
inputB[42] => Equal3.IN21
inputB[43] => r.IN1
inputB[43] => r.IN1
inputB[43] => r.IN1
inputB[43] => addsub:U1.B[43]
inputB[43] => addsub:U2.B[43]
inputB[43] => logicShift:U3.B[43]
inputB[43] => logicShift:U4.B[43]
inputB[43] => logicShift:U5.B[43]
inputB[43] => Equal3.IN20
inputB[44] => r.IN1
inputB[44] => r.IN1
inputB[44] => r.IN1
inputB[44] => addsub:U1.B[44]
inputB[44] => addsub:U2.B[44]
inputB[44] => logicShift:U3.B[44]
inputB[44] => logicShift:U4.B[44]
inputB[44] => logicShift:U5.B[44]
inputB[44] => Equal3.IN19
inputB[45] => r.IN1
inputB[45] => r.IN1
inputB[45] => r.IN1
inputB[45] => addsub:U1.B[45]
inputB[45] => addsub:U2.B[45]
inputB[45] => logicShift:U3.B[45]
inputB[45] => logicShift:U4.B[45]
inputB[45] => logicShift:U5.B[45]
inputB[45] => Equal3.IN18
inputB[46] => r.IN1
inputB[46] => r.IN1
inputB[46] => r.IN1
inputB[46] => addsub:U1.B[46]
inputB[46] => addsub:U2.B[46]
inputB[46] => logicShift:U3.B[46]
inputB[46] => logicShift:U4.B[46]
inputB[46] => logicShift:U5.B[46]
inputB[46] => Equal3.IN17
inputB[47] => r.IN1
inputB[47] => r.IN1
inputB[47] => r.IN1
inputB[47] => addsub:U1.B[47]
inputB[47] => addsub:U2.B[47]
inputB[47] => logicShift:U3.B[47]
inputB[47] => logicShift:U4.B[47]
inputB[47] => logicShift:U5.B[47]
inputB[47] => Equal3.IN16
inputB[48] => r.IN1
inputB[48] => r.IN1
inputB[48] => r.IN1
inputB[48] => addsub:U1.B[48]
inputB[48] => addsub:U2.B[48]
inputB[48] => logicShift:U3.B[48]
inputB[48] => logicShift:U4.B[48]
inputB[48] => logicShift:U5.B[48]
inputB[48] => Equal3.IN15
inputB[49] => r.IN1
inputB[49] => r.IN1
inputB[49] => r.IN1
inputB[49] => addsub:U1.B[49]
inputB[49] => addsub:U2.B[49]
inputB[49] => logicShift:U3.B[49]
inputB[49] => logicShift:U4.B[49]
inputB[49] => logicShift:U5.B[49]
inputB[49] => Equal3.IN14
inputB[50] => r.IN1
inputB[50] => r.IN1
inputB[50] => r.IN1
inputB[50] => addsub:U1.B[50]
inputB[50] => addsub:U2.B[50]
inputB[50] => logicShift:U3.B[50]
inputB[50] => logicShift:U4.B[50]
inputB[50] => logicShift:U5.B[50]
inputB[50] => Equal3.IN13
inputB[51] => r.IN1
inputB[51] => r.IN1
inputB[51] => r.IN1
inputB[51] => addsub:U1.B[51]
inputB[51] => addsub:U2.B[51]
inputB[51] => logicShift:U3.B[51]
inputB[51] => logicShift:U4.B[51]
inputB[51] => logicShift:U5.B[51]
inputB[51] => Equal3.IN12
inputB[52] => r.IN1
inputB[52] => r.IN1
inputB[52] => r.IN1
inputB[52] => addsub:U1.B[52]
inputB[52] => addsub:U2.B[52]
inputB[52] => logicShift:U3.B[52]
inputB[52] => logicShift:U4.B[52]
inputB[52] => logicShift:U5.B[52]
inputB[52] => Equal3.IN11
inputB[53] => r.IN1
inputB[53] => r.IN1
inputB[53] => r.IN1
inputB[53] => addsub:U1.B[53]
inputB[53] => addsub:U2.B[53]
inputB[53] => logicShift:U3.B[53]
inputB[53] => logicShift:U4.B[53]
inputB[53] => logicShift:U5.B[53]
inputB[53] => Equal3.IN10
inputB[54] => r.IN1
inputB[54] => r.IN1
inputB[54] => r.IN1
inputB[54] => addsub:U1.B[54]
inputB[54] => addsub:U2.B[54]
inputB[54] => logicShift:U3.B[54]
inputB[54] => logicShift:U4.B[54]
inputB[54] => logicShift:U5.B[54]
inputB[54] => Equal3.IN9
inputB[55] => r.IN1
inputB[55] => r.IN1
inputB[55] => r.IN1
inputB[55] => addsub:U1.B[55]
inputB[55] => addsub:U2.B[55]
inputB[55] => logicShift:U3.B[55]
inputB[55] => logicShift:U4.B[55]
inputB[55] => logicShift:U5.B[55]
inputB[55] => Equal3.IN8
inputB[56] => r.IN1
inputB[56] => r.IN1
inputB[56] => r.IN1
inputB[56] => addsub:U1.B[56]
inputB[56] => addsub:U2.B[56]
inputB[56] => logicShift:U3.B[56]
inputB[56] => logicShift:U4.B[56]
inputB[56] => logicShift:U5.B[56]
inputB[56] => Equal3.IN7
inputB[57] => r.IN1
inputB[57] => r.IN1
inputB[57] => r.IN1
inputB[57] => addsub:U1.B[57]
inputB[57] => addsub:U2.B[57]
inputB[57] => logicShift:U3.B[57]
inputB[57] => logicShift:U4.B[57]
inputB[57] => logicShift:U5.B[57]
inputB[57] => Equal3.IN6
inputB[58] => r.IN1
inputB[58] => r.IN1
inputB[58] => r.IN1
inputB[58] => addsub:U1.B[58]
inputB[58] => addsub:U2.B[58]
inputB[58] => logicShift:U3.B[58]
inputB[58] => logicShift:U4.B[58]
inputB[58] => logicShift:U5.B[58]
inputB[58] => Equal3.IN5
inputB[59] => r.IN1
inputB[59] => r.IN1
inputB[59] => r.IN1
inputB[59] => addsub:U1.B[59]
inputB[59] => addsub:U2.B[59]
inputB[59] => logicShift:U3.B[59]
inputB[59] => logicShift:U4.B[59]
inputB[59] => logicShift:U5.B[59]
inputB[59] => Equal3.IN4
inputB[60] => r.IN1
inputB[60] => r.IN1
inputB[60] => r.IN1
inputB[60] => addsub:U1.B[60]
inputB[60] => addsub:U2.B[60]
inputB[60] => logicShift:U3.B[60]
inputB[60] => logicShift:U4.B[60]
inputB[60] => logicShift:U5.B[60]
inputB[60] => Equal3.IN3
inputB[61] => r.IN1
inputB[61] => r.IN1
inputB[61] => r.IN1
inputB[61] => addsub:U1.B[61]
inputB[61] => addsub:U2.B[61]
inputB[61] => logicShift:U3.B[61]
inputB[61] => logicShift:U4.B[61]
inputB[61] => logicShift:U5.B[61]
inputB[61] => Equal3.IN2
inputB[62] => r.IN1
inputB[62] => r.IN1
inputB[62] => r.IN1
inputB[62] => addsub:U1.B[62]
inputB[62] => addsub:U2.B[62]
inputB[62] => logicShift:U3.B[62]
inputB[62] => logicShift:U4.B[62]
inputB[62] => logicShift:U5.B[62]
inputB[62] => Equal3.IN1
inputB[63] => r.IN1
inputB[63] => r.IN1
inputB[63] => r.IN1
inputB[63] => addsub:U1.B[63]
inputB[63] => addsub:U2.B[63]
inputB[63] => logicShift:U3.B[63]
inputB[63] => logicShift:U4.B[63]
inputB[63] => logicShift:U5.B[63]
inputB[63] => Equal3.IN0
result[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= r[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= r[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= r[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= r[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= r[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= r[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= r[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= r[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= r[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= r[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= r[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= r[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= r[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= r[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= r[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= r[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= r[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= r[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= r[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= r[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= r[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= r[53].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= r[54].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= r[55].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= r[56].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= r[57].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= r[58].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= r[59].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= r[60].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= r[61].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= r[62].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= r[63].DB_MAX_OUTPUT_PORT_TYPE
z <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
c <= c$latch.DB_MAX_OUTPUT_PORT_TYPE
clr => addsub:U1.CLR
clr => addsub:U2.CLR
clr => logicShift:U3.CLR
clr => logicShift:U4.CLR
clr => logicShift:U5.CLR


|datapath|ALU_64:u5|addsub:U1
OP => bsig[63].OUTPUTSELECT
OP => bsig[62].OUTPUTSELECT
OP => bsig[61].OUTPUTSELECT
OP => bsig[60].OUTPUTSELECT
OP => bsig[59].OUTPUTSELECT
OP => bsig[58].OUTPUTSELECT
OP => bsig[57].OUTPUTSELECT
OP => bsig[56].OUTPUTSELECT
OP => bsig[55].OUTPUTSELECT
OP => bsig[54].OUTPUTSELECT
OP => bsig[53].OUTPUTSELECT
OP => bsig[52].OUTPUTSELECT
OP => bsig[51].OUTPUTSELECT
OP => bsig[50].OUTPUTSELECT
OP => bsig[49].OUTPUTSELECT
OP => bsig[48].OUTPUTSELECT
OP => bsig[47].OUTPUTSELECT
OP => bsig[46].OUTPUTSELECT
OP => bsig[45].OUTPUTSELECT
OP => bsig[44].OUTPUTSELECT
OP => bsig[43].OUTPUTSELECT
OP => bsig[42].OUTPUTSELECT
OP => bsig[41].OUTPUTSELECT
OP => bsig[40].OUTPUTSELECT
OP => bsig[39].OUTPUTSELECT
OP => bsig[38].OUTPUTSELECT
OP => bsig[37].OUTPUTSELECT
OP => bsig[36].OUTPUTSELECT
OP => bsig[35].OUTPUTSELECT
OP => bsig[34].OUTPUTSELECT
OP => bsig[33].OUTPUTSELECT
OP => bsig[32].OUTPUTSELECT
OP => bsig[31].OUTPUTSELECT
OP => bsig[30].OUTPUTSELECT
OP => bsig[29].OUTPUTSELECT
OP => bsig[28].OUTPUTSELECT
OP => bsig[27].OUTPUTSELECT
OP => bsig[26].OUTPUTSELECT
OP => bsig[25].OUTPUTSELECT
OP => bsig[24].OUTPUTSELECT
OP => bsig[23].OUTPUTSELECT
OP => bsig[22].OUTPUTSELECT
OP => bsig[21].OUTPUTSELECT
OP => bsig[20].OUTPUTSELECT
OP => bsig[19].OUTPUTSELECT
OP => bsig[18].OUTPUTSELECT
OP => bsig[17].OUTPUTSELECT
OP => bsig[16].OUTPUTSELECT
OP => bsig[15].OUTPUTSELECT
OP => bsig[14].OUTPUTSELECT
OP => bsig[13].OUTPUTSELECT
OP => bsig[12].OUTPUTSELECT
OP => bsig[11].OUTPUTSELECT
OP => bsig[10].OUTPUTSELECT
OP => bsig[9].OUTPUTSELECT
OP => bsig[8].OUTPUTSELECT
OP => bsig[7].OUTPUTSELECT
OP => bsig[6].OUTPUTSELECT
OP => bsig[5].OUTPUTSELECT
OP => bsig[4].OUTPUTSELECT
OP => bsig[3].OUTPUTSELECT
OP => bsig[2].OUTPUTSELECT
OP => bsig[1].OUTPUTSELECT
OP => bsig[0].OUTPUTSELECT
CLR => fulladder:FA:0:U1.CLR
CLR => fulladder:FA:1:U1.CLR
CLR => fulladder:FA:2:U1.CLR
CLR => fulladder:FA:3:U1.CLR
CLR => fulladder:FA:4:U1.CLR
CLR => fulladder:FA:5:U1.CLR
CLR => fulladder:FA:6:U1.CLR
CLR => fulladder:FA:7:U1.CLR
CLR => fulladder:FA:8:U1.CLR
CLR => fulladder:FA:9:U1.CLR
CLR => fulladder:FA:10:U1.CLR
CLR => fulladder:FA:11:U1.CLR
CLR => fulladder:FA:12:U1.CLR
CLR => fulladder:FA:13:U1.CLR
CLR => fulladder:FA:14:U1.CLR
CLR => fulladder:FA:15:U1.CLR
CLR => fulladder:FA:16:U1.CLR
CLR => fulladder:FA:17:U1.CLR
CLR => fulladder:FA:18:U1.CLR
CLR => fulladder:FA:19:U1.CLR
CLR => fulladder:FA:20:U1.CLR
CLR => fulladder:FA:21:U1.CLR
CLR => fulladder:FA:22:U1.CLR
CLR => fulladder:FA:23:U1.CLR
CLR => fulladder:FA:24:U1.CLR
CLR => fulladder:FA:25:U1.CLR
CLR => fulladder:FA:26:U1.CLR
CLR => fulladder:FA:27:U1.CLR
CLR => fulladder:FA:28:U1.CLR
CLR => fulladder:FA:29:U1.CLR
CLR => fulladder:FA:30:U1.CLR
CLR => fulladder:FA:31:U1.CLR
CLR => fulladder:FA:32:U1.CLR
CLR => fulladder:FA:33:U1.CLR
CLR => fulladder:FA:34:U1.CLR
CLR => fulladder:FA:35:U1.CLR
CLR => fulladder:FA:36:U1.CLR
CLR => fulladder:FA:37:U1.CLR
CLR => fulladder:FA:38:U1.CLR
CLR => fulladder:FA:39:U1.CLR
CLR => fulladder:FA:40:U1.CLR
CLR => fulladder:FA:41:U1.CLR
CLR => fulladder:FA:42:U1.CLR
CLR => fulladder:FA:43:U1.CLR
CLR => fulladder:FA:44:U1.CLR
CLR => fulladder:FA:45:U1.CLR
CLR => fulladder:FA:46:U1.CLR
CLR => fulladder:FA:47:U1.CLR
CLR => fulladder:FA:48:U1.CLR
CLR => fulladder:FA:49:U1.CLR
CLR => fulladder:FA:50:U1.CLR
CLR => fulladder:FA:51:U1.CLR
CLR => fulladder:FA:52:U1.CLR
CLR => fulladder:FA:53:U1.CLR
CLR => fulladder:FA:54:U1.CLR
CLR => fulladder:FA:55:U1.CLR
CLR => fulladder:FA:56:U1.CLR
CLR => fulladder:FA:57:U1.CLR
CLR => fulladder:FA:58:U1.CLR
CLR => fulladder:FA:59:U1.CLR
CLR => fulladder:FA:60:U1.CLR
CLR => fulladder:FA:61:U1.CLR
CLR => fulladder:FA:62:U1.CLR
CLR => fulladder:FA:63:U1.CLR
A[0] => fulladder:FA:0:U1.A
A[1] => fulladder:FA:1:U1.A
A[2] => fulladder:FA:2:U1.A
A[3] => fulladder:FA:3:U1.A
A[4] => fulladder:FA:4:U1.A
A[5] => fulladder:FA:5:U1.A
A[6] => fulladder:FA:6:U1.A
A[7] => fulladder:FA:7:U1.A
A[8] => fulladder:FA:8:U1.A
A[9] => fulladder:FA:9:U1.A
A[10] => fulladder:FA:10:U1.A
A[11] => fulladder:FA:11:U1.A
A[12] => fulladder:FA:12:U1.A
A[13] => fulladder:FA:13:U1.A
A[14] => fulladder:FA:14:U1.A
A[15] => fulladder:FA:15:U1.A
A[16] => fulladder:FA:16:U1.A
A[17] => fulladder:FA:17:U1.A
A[18] => fulladder:FA:18:U1.A
A[19] => fulladder:FA:19:U1.A
A[20] => fulladder:FA:20:U1.A
A[21] => fulladder:FA:21:U1.A
A[22] => fulladder:FA:22:U1.A
A[23] => fulladder:FA:23:U1.A
A[24] => fulladder:FA:24:U1.A
A[25] => fulladder:FA:25:U1.A
A[26] => fulladder:FA:26:U1.A
A[27] => fulladder:FA:27:U1.A
A[28] => fulladder:FA:28:U1.A
A[29] => fulladder:FA:29:U1.A
A[30] => fulladder:FA:30:U1.A
A[31] => fulladder:FA:31:U1.A
A[32] => fulladder:FA:32:U1.A
A[33] => fulladder:FA:33:U1.A
A[34] => fulladder:FA:34:U1.A
A[35] => fulladder:FA:35:U1.A
A[36] => fulladder:FA:36:U1.A
A[37] => fulladder:FA:37:U1.A
A[38] => fulladder:FA:38:U1.A
A[39] => fulladder:FA:39:U1.A
A[40] => fulladder:FA:40:U1.A
A[41] => fulladder:FA:41:U1.A
A[42] => fulladder:FA:42:U1.A
A[43] => fulladder:FA:43:U1.A
A[44] => fulladder:FA:44:U1.A
A[45] => fulladder:FA:45:U1.A
A[46] => fulladder:FA:46:U1.A
A[47] => fulladder:FA:47:U1.A
A[48] => fulladder:FA:48:U1.A
A[49] => fulladder:FA:49:U1.A
A[50] => fulladder:FA:50:U1.A
A[51] => fulladder:FA:51:U1.A
A[52] => fulladder:FA:52:U1.A
A[53] => fulladder:FA:53:U1.A
A[54] => fulladder:FA:54:U1.A
A[55] => fulladder:FA:55:U1.A
A[56] => fulladder:FA:56:U1.A
A[57] => fulladder:FA:57:U1.A
A[58] => fulladder:FA:58:U1.A
A[59] => fulladder:FA:59:U1.A
A[60] => fulladder:FA:60:U1.A
A[61] => fulladder:FA:61:U1.A
A[62] => fulladder:FA:62:U1.A
A[63] => R.IN1
A[63] => R.IN1
A[63] => R.DATAB
A[63] => fulladder:FA:63:U1.A
B[0] => bsig[0].DATAA
B[0] => Add0.IN128
B[1] => bsig[1].DATAA
B[1] => Add0.IN127
B[2] => bsig[2].DATAA
B[2] => Add0.IN126
B[3] => bsig[3].DATAA
B[3] => Add0.IN125
B[4] => bsig[4].DATAA
B[4] => Add0.IN124
B[5] => bsig[5].DATAA
B[5] => Add0.IN123
B[6] => bsig[6].DATAA
B[6] => Add0.IN122
B[7] => bsig[7].DATAA
B[7] => Add0.IN121
B[8] => bsig[8].DATAA
B[8] => Add0.IN120
B[9] => bsig[9].DATAA
B[9] => Add0.IN119
B[10] => bsig[10].DATAA
B[10] => Add0.IN118
B[11] => bsig[11].DATAA
B[11] => Add0.IN117
B[12] => bsig[12].DATAA
B[12] => Add0.IN116
B[13] => bsig[13].DATAA
B[13] => Add0.IN115
B[14] => bsig[14].DATAA
B[14] => Add0.IN114
B[15] => bsig[15].DATAA
B[15] => Add0.IN113
B[16] => bsig[16].DATAA
B[16] => Add0.IN112
B[17] => bsig[17].DATAA
B[17] => Add0.IN111
B[18] => bsig[18].DATAA
B[18] => Add0.IN110
B[19] => bsig[19].DATAA
B[19] => Add0.IN109
B[20] => bsig[20].DATAA
B[20] => Add0.IN108
B[21] => bsig[21].DATAA
B[21] => Add0.IN107
B[22] => bsig[22].DATAA
B[22] => Add0.IN106
B[23] => bsig[23].DATAA
B[23] => Add0.IN105
B[24] => bsig[24].DATAA
B[24] => Add0.IN104
B[25] => bsig[25].DATAA
B[25] => Add0.IN103
B[26] => bsig[26].DATAA
B[26] => Add0.IN102
B[27] => bsig[27].DATAA
B[27] => Add0.IN101
B[28] => bsig[28].DATAA
B[28] => Add0.IN100
B[29] => bsig[29].DATAA
B[29] => Add0.IN99
B[30] => bsig[30].DATAA
B[30] => Add0.IN98
B[31] => bsig[31].DATAA
B[31] => Add0.IN97
B[32] => bsig[32].DATAA
B[32] => Add0.IN96
B[33] => bsig[33].DATAA
B[33] => Add0.IN95
B[34] => bsig[34].DATAA
B[34] => Add0.IN94
B[35] => bsig[35].DATAA
B[35] => Add0.IN93
B[36] => bsig[36].DATAA
B[36] => Add0.IN92
B[37] => bsig[37].DATAA
B[37] => Add0.IN91
B[38] => bsig[38].DATAA
B[38] => Add0.IN90
B[39] => bsig[39].DATAA
B[39] => Add0.IN89
B[40] => bsig[40].DATAA
B[40] => Add0.IN88
B[41] => bsig[41].DATAA
B[41] => Add0.IN87
B[42] => bsig[42].DATAA
B[42] => Add0.IN86
B[43] => bsig[43].DATAA
B[43] => Add0.IN85
B[44] => bsig[44].DATAA
B[44] => Add0.IN84
B[45] => bsig[45].DATAA
B[45] => Add0.IN83
B[46] => bsig[46].DATAA
B[46] => Add0.IN82
B[47] => bsig[47].DATAA
B[47] => Add0.IN81
B[48] => bsig[48].DATAA
B[48] => Add0.IN80
B[49] => bsig[49].DATAA
B[49] => Add0.IN79
B[50] => bsig[50].DATAA
B[50] => Add0.IN78
B[51] => bsig[51].DATAA
B[51] => Add0.IN77
B[52] => bsig[52].DATAA
B[52] => Add0.IN76
B[53] => bsig[53].DATAA
B[53] => Add0.IN75
B[54] => bsig[54].DATAA
B[54] => Add0.IN74
B[55] => bsig[55].DATAA
B[55] => Add0.IN73
B[56] => bsig[56].DATAA
B[56] => Add0.IN72
B[57] => bsig[57].DATAA
B[57] => Add0.IN71
B[58] => bsig[58].DATAA
B[58] => Add0.IN70
B[59] => bsig[59].DATAA
B[59] => Add0.IN69
B[60] => bsig[60].DATAA
B[60] => Add0.IN68
B[61] => bsig[61].DATAA
B[61] => Add0.IN67
B[62] => bsig[62].DATAA
B[62] => Add0.IN66
B[63] => bsig[63].DATAA
B[63] => Add0.IN65
R[0] <= fulladder:FA:0:U1.SUM
R[1] <= fulladder:FA:1:U1.SUM
R[2] <= fulladder:FA:2:U1.SUM
R[3] <= fulladder:FA:3:U1.SUM
R[4] <= fulladder:FA:4:U1.SUM
R[5] <= fulladder:FA:5:U1.SUM
R[6] <= fulladder:FA:6:U1.SUM
R[7] <= fulladder:FA:7:U1.SUM
R[8] <= fulladder:FA:8:U1.SUM
R[9] <= fulladder:FA:9:U1.SUM
R[10] <= fulladder:FA:10:U1.SUM
R[11] <= fulladder:FA:11:U1.SUM
R[12] <= fulladder:FA:12:U1.SUM
R[13] <= fulladder:FA:13:U1.SUM
R[14] <= fulladder:FA:14:U1.SUM
R[15] <= fulladder:FA:15:U1.SUM
R[16] <= fulladder:FA:16:U1.SUM
R[17] <= fulladder:FA:17:U1.SUM
R[18] <= fulladder:FA:18:U1.SUM
R[19] <= fulladder:FA:19:U1.SUM
R[20] <= fulladder:FA:20:U1.SUM
R[21] <= fulladder:FA:21:U1.SUM
R[22] <= fulladder:FA:22:U1.SUM
R[23] <= fulladder:FA:23:U1.SUM
R[24] <= fulladder:FA:24:U1.SUM
R[25] <= fulladder:FA:25:U1.SUM
R[26] <= fulladder:FA:26:U1.SUM
R[27] <= fulladder:FA:27:U1.SUM
R[28] <= fulladder:FA:28:U1.SUM
R[29] <= fulladder:FA:29:U1.SUM
R[30] <= fulladder:FA:30:U1.SUM
R[31] <= fulladder:FA:31:U1.SUM
R[32] <= fulladder:FA:32:U1.SUM
R[33] <= fulladder:FA:33:U1.SUM
R[34] <= fulladder:FA:34:U1.SUM
R[35] <= fulladder:FA:35:U1.SUM
R[36] <= fulladder:FA:36:U1.SUM
R[37] <= fulladder:FA:37:U1.SUM
R[38] <= fulladder:FA:38:U1.SUM
R[39] <= fulladder:FA:39:U1.SUM
R[40] <= fulladder:FA:40:U1.SUM
R[41] <= fulladder:FA:41:U1.SUM
R[42] <= fulladder:FA:42:U1.SUM
R[43] <= fulladder:FA:43:U1.SUM
R[44] <= fulladder:FA:44:U1.SUM
R[45] <= fulladder:FA:45:U1.SUM
R[46] <= fulladder:FA:46:U1.SUM
R[47] <= fulladder:FA:47:U1.SUM
R[48] <= fulladder:FA:48:U1.SUM
R[49] <= fulladder:FA:49:U1.SUM
R[50] <= fulladder:FA:50:U1.SUM
R[51] <= fulladder:FA:51:U1.SUM
R[52] <= fulladder:FA:52:U1.SUM
R[53] <= fulladder:FA:53:U1.SUM
R[54] <= fulladder:FA:54:U1.SUM
R[55] <= fulladder:FA:55:U1.SUM
R[56] <= fulladder:FA:56:U1.SUM
R[57] <= fulladder:FA:57:U1.SUM
R[58] <= fulladder:FA:58:U1.SUM
R[59] <= fulladder:FA:59:U1.SUM
R[60] <= fulladder:FA:60:U1.SUM
R[61] <= fulladder:FA:61:U1.SUM
R[62] <= fulladder:FA:62:U1.SUM
R[63] <= R.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:0:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:1:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:2:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:3:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:4:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:5:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:6:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:7:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:8:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:9:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:10:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:11:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:12:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:13:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:14:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:15:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:16:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:17:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:18:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:19:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:20:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:21:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:22:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:23:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:24:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:25:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:26:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:27:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:28:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:29:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:30:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:31:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:32:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:33:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:34:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:35:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:36:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:37:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:38:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:39:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:40:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:41:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:42:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:43:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:44:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:45:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:46:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:47:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:48:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:49:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:50:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:51:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:52:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:53:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:54:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:55:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:56:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:57:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:58:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:59:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:60:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:61:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:62:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U1|fulladder:\FA:63:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2
OP => bsig[63].OUTPUTSELECT
OP => bsig[62].OUTPUTSELECT
OP => bsig[61].OUTPUTSELECT
OP => bsig[60].OUTPUTSELECT
OP => bsig[59].OUTPUTSELECT
OP => bsig[58].OUTPUTSELECT
OP => bsig[57].OUTPUTSELECT
OP => bsig[56].OUTPUTSELECT
OP => bsig[55].OUTPUTSELECT
OP => bsig[54].OUTPUTSELECT
OP => bsig[53].OUTPUTSELECT
OP => bsig[52].OUTPUTSELECT
OP => bsig[51].OUTPUTSELECT
OP => bsig[50].OUTPUTSELECT
OP => bsig[49].OUTPUTSELECT
OP => bsig[48].OUTPUTSELECT
OP => bsig[47].OUTPUTSELECT
OP => bsig[46].OUTPUTSELECT
OP => bsig[45].OUTPUTSELECT
OP => bsig[44].OUTPUTSELECT
OP => bsig[43].OUTPUTSELECT
OP => bsig[42].OUTPUTSELECT
OP => bsig[41].OUTPUTSELECT
OP => bsig[40].OUTPUTSELECT
OP => bsig[39].OUTPUTSELECT
OP => bsig[38].OUTPUTSELECT
OP => bsig[37].OUTPUTSELECT
OP => bsig[36].OUTPUTSELECT
OP => bsig[35].OUTPUTSELECT
OP => bsig[34].OUTPUTSELECT
OP => bsig[33].OUTPUTSELECT
OP => bsig[32].OUTPUTSELECT
OP => bsig[31].OUTPUTSELECT
OP => bsig[30].OUTPUTSELECT
OP => bsig[29].OUTPUTSELECT
OP => bsig[28].OUTPUTSELECT
OP => bsig[27].OUTPUTSELECT
OP => bsig[26].OUTPUTSELECT
OP => bsig[25].OUTPUTSELECT
OP => bsig[24].OUTPUTSELECT
OP => bsig[23].OUTPUTSELECT
OP => bsig[22].OUTPUTSELECT
OP => bsig[21].OUTPUTSELECT
OP => bsig[20].OUTPUTSELECT
OP => bsig[19].OUTPUTSELECT
OP => bsig[18].OUTPUTSELECT
OP => bsig[17].OUTPUTSELECT
OP => bsig[16].OUTPUTSELECT
OP => bsig[15].OUTPUTSELECT
OP => bsig[14].OUTPUTSELECT
OP => bsig[13].OUTPUTSELECT
OP => bsig[12].OUTPUTSELECT
OP => bsig[11].OUTPUTSELECT
OP => bsig[10].OUTPUTSELECT
OP => bsig[9].OUTPUTSELECT
OP => bsig[8].OUTPUTSELECT
OP => bsig[7].OUTPUTSELECT
OP => bsig[6].OUTPUTSELECT
OP => bsig[5].OUTPUTSELECT
OP => bsig[4].OUTPUTSELECT
OP => bsig[3].OUTPUTSELECT
OP => bsig[2].OUTPUTSELECT
OP => bsig[1].OUTPUTSELECT
OP => bsig[0].OUTPUTSELECT
CLR => fulladder:FA:0:U1.CLR
CLR => fulladder:FA:1:U1.CLR
CLR => fulladder:FA:2:U1.CLR
CLR => fulladder:FA:3:U1.CLR
CLR => fulladder:FA:4:U1.CLR
CLR => fulladder:FA:5:U1.CLR
CLR => fulladder:FA:6:U1.CLR
CLR => fulladder:FA:7:U1.CLR
CLR => fulladder:FA:8:U1.CLR
CLR => fulladder:FA:9:U1.CLR
CLR => fulladder:FA:10:U1.CLR
CLR => fulladder:FA:11:U1.CLR
CLR => fulladder:FA:12:U1.CLR
CLR => fulladder:FA:13:U1.CLR
CLR => fulladder:FA:14:U1.CLR
CLR => fulladder:FA:15:U1.CLR
CLR => fulladder:FA:16:U1.CLR
CLR => fulladder:FA:17:U1.CLR
CLR => fulladder:FA:18:U1.CLR
CLR => fulladder:FA:19:U1.CLR
CLR => fulladder:FA:20:U1.CLR
CLR => fulladder:FA:21:U1.CLR
CLR => fulladder:FA:22:U1.CLR
CLR => fulladder:FA:23:U1.CLR
CLR => fulladder:FA:24:U1.CLR
CLR => fulladder:FA:25:U1.CLR
CLR => fulladder:FA:26:U1.CLR
CLR => fulladder:FA:27:U1.CLR
CLR => fulladder:FA:28:U1.CLR
CLR => fulladder:FA:29:U1.CLR
CLR => fulladder:FA:30:U1.CLR
CLR => fulladder:FA:31:U1.CLR
CLR => fulladder:FA:32:U1.CLR
CLR => fulladder:FA:33:U1.CLR
CLR => fulladder:FA:34:U1.CLR
CLR => fulladder:FA:35:U1.CLR
CLR => fulladder:FA:36:U1.CLR
CLR => fulladder:FA:37:U1.CLR
CLR => fulladder:FA:38:U1.CLR
CLR => fulladder:FA:39:U1.CLR
CLR => fulladder:FA:40:U1.CLR
CLR => fulladder:FA:41:U1.CLR
CLR => fulladder:FA:42:U1.CLR
CLR => fulladder:FA:43:U1.CLR
CLR => fulladder:FA:44:U1.CLR
CLR => fulladder:FA:45:U1.CLR
CLR => fulladder:FA:46:U1.CLR
CLR => fulladder:FA:47:U1.CLR
CLR => fulladder:FA:48:U1.CLR
CLR => fulladder:FA:49:U1.CLR
CLR => fulladder:FA:50:U1.CLR
CLR => fulladder:FA:51:U1.CLR
CLR => fulladder:FA:52:U1.CLR
CLR => fulladder:FA:53:U1.CLR
CLR => fulladder:FA:54:U1.CLR
CLR => fulladder:FA:55:U1.CLR
CLR => fulladder:FA:56:U1.CLR
CLR => fulladder:FA:57:U1.CLR
CLR => fulladder:FA:58:U1.CLR
CLR => fulladder:FA:59:U1.CLR
CLR => fulladder:FA:60:U1.CLR
CLR => fulladder:FA:61:U1.CLR
CLR => fulladder:FA:62:U1.CLR
CLR => fulladder:FA:63:U1.CLR
A[0] => fulladder:FA:0:U1.A
A[1] => fulladder:FA:1:U1.A
A[2] => fulladder:FA:2:U1.A
A[3] => fulladder:FA:3:U1.A
A[4] => fulladder:FA:4:U1.A
A[5] => fulladder:FA:5:U1.A
A[6] => fulladder:FA:6:U1.A
A[7] => fulladder:FA:7:U1.A
A[8] => fulladder:FA:8:U1.A
A[9] => fulladder:FA:9:U1.A
A[10] => fulladder:FA:10:U1.A
A[11] => fulladder:FA:11:U1.A
A[12] => fulladder:FA:12:U1.A
A[13] => fulladder:FA:13:U1.A
A[14] => fulladder:FA:14:U1.A
A[15] => fulladder:FA:15:U1.A
A[16] => fulladder:FA:16:U1.A
A[17] => fulladder:FA:17:U1.A
A[18] => fulladder:FA:18:U1.A
A[19] => fulladder:FA:19:U1.A
A[20] => fulladder:FA:20:U1.A
A[21] => fulladder:FA:21:U1.A
A[22] => fulladder:FA:22:U1.A
A[23] => fulladder:FA:23:U1.A
A[24] => fulladder:FA:24:U1.A
A[25] => fulladder:FA:25:U1.A
A[26] => fulladder:FA:26:U1.A
A[27] => fulladder:FA:27:U1.A
A[28] => fulladder:FA:28:U1.A
A[29] => fulladder:FA:29:U1.A
A[30] => fulladder:FA:30:U1.A
A[31] => fulladder:FA:31:U1.A
A[32] => fulladder:FA:32:U1.A
A[33] => fulladder:FA:33:U1.A
A[34] => fulladder:FA:34:U1.A
A[35] => fulladder:FA:35:U1.A
A[36] => fulladder:FA:36:U1.A
A[37] => fulladder:FA:37:U1.A
A[38] => fulladder:FA:38:U1.A
A[39] => fulladder:FA:39:U1.A
A[40] => fulladder:FA:40:U1.A
A[41] => fulladder:FA:41:U1.A
A[42] => fulladder:FA:42:U1.A
A[43] => fulladder:FA:43:U1.A
A[44] => fulladder:FA:44:U1.A
A[45] => fulladder:FA:45:U1.A
A[46] => fulladder:FA:46:U1.A
A[47] => fulladder:FA:47:U1.A
A[48] => fulladder:FA:48:U1.A
A[49] => fulladder:FA:49:U1.A
A[50] => fulladder:FA:50:U1.A
A[51] => fulladder:FA:51:U1.A
A[52] => fulladder:FA:52:U1.A
A[53] => fulladder:FA:53:U1.A
A[54] => fulladder:FA:54:U1.A
A[55] => fulladder:FA:55:U1.A
A[56] => fulladder:FA:56:U1.A
A[57] => fulladder:FA:57:U1.A
A[58] => fulladder:FA:58:U1.A
A[59] => fulladder:FA:59:U1.A
A[60] => fulladder:FA:60:U1.A
A[61] => fulladder:FA:61:U1.A
A[62] => fulladder:FA:62:U1.A
A[63] => R.IN1
A[63] => R.IN1
A[63] => R.DATAB
A[63] => fulladder:FA:63:U1.A
B[0] => bsig[0].DATAA
B[0] => Add0.IN128
B[1] => bsig[1].DATAA
B[1] => Add0.IN127
B[2] => bsig[2].DATAA
B[2] => Add0.IN126
B[3] => bsig[3].DATAA
B[3] => Add0.IN125
B[4] => bsig[4].DATAA
B[4] => Add0.IN124
B[5] => bsig[5].DATAA
B[5] => Add0.IN123
B[6] => bsig[6].DATAA
B[6] => Add0.IN122
B[7] => bsig[7].DATAA
B[7] => Add0.IN121
B[8] => bsig[8].DATAA
B[8] => Add0.IN120
B[9] => bsig[9].DATAA
B[9] => Add0.IN119
B[10] => bsig[10].DATAA
B[10] => Add0.IN118
B[11] => bsig[11].DATAA
B[11] => Add0.IN117
B[12] => bsig[12].DATAA
B[12] => Add0.IN116
B[13] => bsig[13].DATAA
B[13] => Add0.IN115
B[14] => bsig[14].DATAA
B[14] => Add0.IN114
B[15] => bsig[15].DATAA
B[15] => Add0.IN113
B[16] => bsig[16].DATAA
B[16] => Add0.IN112
B[17] => bsig[17].DATAA
B[17] => Add0.IN111
B[18] => bsig[18].DATAA
B[18] => Add0.IN110
B[19] => bsig[19].DATAA
B[19] => Add0.IN109
B[20] => bsig[20].DATAA
B[20] => Add0.IN108
B[21] => bsig[21].DATAA
B[21] => Add0.IN107
B[22] => bsig[22].DATAA
B[22] => Add0.IN106
B[23] => bsig[23].DATAA
B[23] => Add0.IN105
B[24] => bsig[24].DATAA
B[24] => Add0.IN104
B[25] => bsig[25].DATAA
B[25] => Add0.IN103
B[26] => bsig[26].DATAA
B[26] => Add0.IN102
B[27] => bsig[27].DATAA
B[27] => Add0.IN101
B[28] => bsig[28].DATAA
B[28] => Add0.IN100
B[29] => bsig[29].DATAA
B[29] => Add0.IN99
B[30] => bsig[30].DATAA
B[30] => Add0.IN98
B[31] => bsig[31].DATAA
B[31] => Add0.IN97
B[32] => bsig[32].DATAA
B[32] => Add0.IN96
B[33] => bsig[33].DATAA
B[33] => Add0.IN95
B[34] => bsig[34].DATAA
B[34] => Add0.IN94
B[35] => bsig[35].DATAA
B[35] => Add0.IN93
B[36] => bsig[36].DATAA
B[36] => Add0.IN92
B[37] => bsig[37].DATAA
B[37] => Add0.IN91
B[38] => bsig[38].DATAA
B[38] => Add0.IN90
B[39] => bsig[39].DATAA
B[39] => Add0.IN89
B[40] => bsig[40].DATAA
B[40] => Add0.IN88
B[41] => bsig[41].DATAA
B[41] => Add0.IN87
B[42] => bsig[42].DATAA
B[42] => Add0.IN86
B[43] => bsig[43].DATAA
B[43] => Add0.IN85
B[44] => bsig[44].DATAA
B[44] => Add0.IN84
B[45] => bsig[45].DATAA
B[45] => Add0.IN83
B[46] => bsig[46].DATAA
B[46] => Add0.IN82
B[47] => bsig[47].DATAA
B[47] => Add0.IN81
B[48] => bsig[48].DATAA
B[48] => Add0.IN80
B[49] => bsig[49].DATAA
B[49] => Add0.IN79
B[50] => bsig[50].DATAA
B[50] => Add0.IN78
B[51] => bsig[51].DATAA
B[51] => Add0.IN77
B[52] => bsig[52].DATAA
B[52] => Add0.IN76
B[53] => bsig[53].DATAA
B[53] => Add0.IN75
B[54] => bsig[54].DATAA
B[54] => Add0.IN74
B[55] => bsig[55].DATAA
B[55] => Add0.IN73
B[56] => bsig[56].DATAA
B[56] => Add0.IN72
B[57] => bsig[57].DATAA
B[57] => Add0.IN71
B[58] => bsig[58].DATAA
B[58] => Add0.IN70
B[59] => bsig[59].DATAA
B[59] => Add0.IN69
B[60] => bsig[60].DATAA
B[60] => Add0.IN68
B[61] => bsig[61].DATAA
B[61] => Add0.IN67
B[62] => bsig[62].DATAA
B[62] => Add0.IN66
B[63] => bsig[63].DATAA
B[63] => Add0.IN65
R[0] <= fulladder:FA:0:U1.SUM
R[1] <= fulladder:FA:1:U1.SUM
R[2] <= fulladder:FA:2:U1.SUM
R[3] <= fulladder:FA:3:U1.SUM
R[4] <= fulladder:FA:4:U1.SUM
R[5] <= fulladder:FA:5:U1.SUM
R[6] <= fulladder:FA:6:U1.SUM
R[7] <= fulladder:FA:7:U1.SUM
R[8] <= fulladder:FA:8:U1.SUM
R[9] <= fulladder:FA:9:U1.SUM
R[10] <= fulladder:FA:10:U1.SUM
R[11] <= fulladder:FA:11:U1.SUM
R[12] <= fulladder:FA:12:U1.SUM
R[13] <= fulladder:FA:13:U1.SUM
R[14] <= fulladder:FA:14:U1.SUM
R[15] <= fulladder:FA:15:U1.SUM
R[16] <= fulladder:FA:16:U1.SUM
R[17] <= fulladder:FA:17:U1.SUM
R[18] <= fulladder:FA:18:U1.SUM
R[19] <= fulladder:FA:19:U1.SUM
R[20] <= fulladder:FA:20:U1.SUM
R[21] <= fulladder:FA:21:U1.SUM
R[22] <= fulladder:FA:22:U1.SUM
R[23] <= fulladder:FA:23:U1.SUM
R[24] <= fulladder:FA:24:U1.SUM
R[25] <= fulladder:FA:25:U1.SUM
R[26] <= fulladder:FA:26:U1.SUM
R[27] <= fulladder:FA:27:U1.SUM
R[28] <= fulladder:FA:28:U1.SUM
R[29] <= fulladder:FA:29:U1.SUM
R[30] <= fulladder:FA:30:U1.SUM
R[31] <= fulladder:FA:31:U1.SUM
R[32] <= fulladder:FA:32:U1.SUM
R[33] <= fulladder:FA:33:U1.SUM
R[34] <= fulladder:FA:34:U1.SUM
R[35] <= fulladder:FA:35:U1.SUM
R[36] <= fulladder:FA:36:U1.SUM
R[37] <= fulladder:FA:37:U1.SUM
R[38] <= fulladder:FA:38:U1.SUM
R[39] <= fulladder:FA:39:U1.SUM
R[40] <= fulladder:FA:40:U1.SUM
R[41] <= fulladder:FA:41:U1.SUM
R[42] <= fulladder:FA:42:U1.SUM
R[43] <= fulladder:FA:43:U1.SUM
R[44] <= fulladder:FA:44:U1.SUM
R[45] <= fulladder:FA:45:U1.SUM
R[46] <= fulladder:FA:46:U1.SUM
R[47] <= fulladder:FA:47:U1.SUM
R[48] <= fulladder:FA:48:U1.SUM
R[49] <= fulladder:FA:49:U1.SUM
R[50] <= fulladder:FA:50:U1.SUM
R[51] <= fulladder:FA:51:U1.SUM
R[52] <= fulladder:FA:52:U1.SUM
R[53] <= fulladder:FA:53:U1.SUM
R[54] <= fulladder:FA:54:U1.SUM
R[55] <= fulladder:FA:55:U1.SUM
R[56] <= fulladder:FA:56:U1.SUM
R[57] <= fulladder:FA:57:U1.SUM
R[58] <= fulladder:FA:58:U1.SUM
R[59] <= fulladder:FA:59:U1.SUM
R[60] <= fulladder:FA:60:U1.SUM
R[61] <= fulladder:FA:61:U1.SUM
R[62] <= fulladder:FA:62:U1.SUM
R[63] <= R.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:0:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:1:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:2:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:3:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:4:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:5:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:6:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:7:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:8:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:9:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:10:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:11:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:12:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:13:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:14:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:15:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:16:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:17:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:18:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:19:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:20:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:21:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:22:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:23:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:24:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:25:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:26:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:27:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:28:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:29:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:30:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:31:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:32:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:33:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:34:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:35:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:36:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:37:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:38:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:39:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:40:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:41:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:42:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:43:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:44:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:45:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:46:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:47:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:48:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:49:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:50:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:51:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:52:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:53:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:54:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:55:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:56:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:57:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:58:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:59:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:60:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:61:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:62:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|addsub:U2|fulladder:\FA:63:U1
A => SUM.IN0
A => COUT.IN0
A => COUT.IN0
B => SUM.IN1
B => COUT.IN1
B => COUT.IN0
CIN => SUM.IN1
CIN => COUT.IN1
CIN => COUT.IN1
CLR => SUM.OUTPUTSELECT
CLR => COUT.OUTPUTSELECT
SUM <= SUM.DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|logicShift:U3
OP[0] => Equal0.IN1
OP[0] => Equal1.IN1
OP[0] => Equal2.IN0
OP[1] => Equal0.IN0
OP[1] => Equal1.IN0
OP[1] => Equal2.IN1
A[0] => ShiftLeft0.IN64
A[0] => ShiftRight0.IN64
A[0] => ShiftRight1.IN64
A[1] => ShiftLeft0.IN63
A[1] => ShiftRight0.IN63
A[1] => ShiftRight1.IN63
A[2] => ShiftLeft0.IN62
A[2] => ShiftRight0.IN62
A[2] => ShiftRight1.IN62
A[3] => ShiftLeft0.IN61
A[3] => ShiftRight0.IN61
A[3] => ShiftRight1.IN61
A[4] => ShiftLeft0.IN60
A[4] => ShiftRight0.IN60
A[4] => ShiftRight1.IN60
A[5] => ShiftLeft0.IN59
A[5] => ShiftRight0.IN59
A[5] => ShiftRight1.IN59
A[6] => ShiftLeft0.IN58
A[6] => ShiftRight0.IN58
A[6] => ShiftRight1.IN58
A[7] => ShiftLeft0.IN57
A[7] => ShiftRight0.IN57
A[7] => ShiftRight1.IN57
A[8] => ShiftLeft0.IN56
A[8] => ShiftRight0.IN56
A[8] => ShiftRight1.IN56
A[9] => ShiftLeft0.IN55
A[9] => ShiftRight0.IN55
A[9] => ShiftRight1.IN55
A[10] => ShiftLeft0.IN54
A[10] => ShiftRight0.IN54
A[10] => ShiftRight1.IN54
A[11] => ShiftLeft0.IN53
A[11] => ShiftRight0.IN53
A[11] => ShiftRight1.IN53
A[12] => ShiftLeft0.IN52
A[12] => ShiftRight0.IN52
A[12] => ShiftRight1.IN52
A[13] => ShiftLeft0.IN51
A[13] => ShiftRight0.IN51
A[13] => ShiftRight1.IN51
A[14] => ShiftLeft0.IN50
A[14] => ShiftRight0.IN50
A[14] => ShiftRight1.IN50
A[15] => ShiftLeft0.IN49
A[15] => ShiftRight0.IN49
A[15] => ShiftRight1.IN49
A[16] => ShiftLeft0.IN48
A[16] => ShiftRight0.IN48
A[16] => ShiftRight1.IN48
A[17] => ShiftLeft0.IN47
A[17] => ShiftRight0.IN47
A[17] => ShiftRight1.IN47
A[18] => ShiftLeft0.IN46
A[18] => ShiftRight0.IN46
A[18] => ShiftRight1.IN46
A[19] => ShiftLeft0.IN45
A[19] => ShiftRight0.IN45
A[19] => ShiftRight1.IN45
A[20] => ShiftLeft0.IN44
A[20] => ShiftRight0.IN44
A[20] => ShiftRight1.IN44
A[21] => ShiftLeft0.IN43
A[21] => ShiftRight0.IN43
A[21] => ShiftRight1.IN43
A[22] => ShiftLeft0.IN42
A[22] => ShiftRight0.IN42
A[22] => ShiftRight1.IN42
A[23] => ShiftLeft0.IN41
A[23] => ShiftRight0.IN41
A[23] => ShiftRight1.IN41
A[24] => ShiftLeft0.IN40
A[24] => ShiftRight0.IN40
A[24] => ShiftRight1.IN40
A[25] => ShiftLeft0.IN39
A[25] => ShiftRight0.IN39
A[25] => ShiftRight1.IN39
A[26] => ShiftLeft0.IN38
A[26] => ShiftRight0.IN38
A[26] => ShiftRight1.IN38
A[27] => ShiftLeft0.IN37
A[27] => ShiftRight0.IN37
A[27] => ShiftRight1.IN37
A[28] => ShiftLeft0.IN36
A[28] => ShiftRight0.IN36
A[28] => ShiftRight1.IN36
A[29] => ShiftLeft0.IN35
A[29] => ShiftRight0.IN35
A[29] => ShiftRight1.IN35
A[30] => ShiftLeft0.IN34
A[30] => ShiftRight0.IN34
A[30] => ShiftRight1.IN34
A[31] => ShiftLeft0.IN33
A[31] => ShiftRight0.IN33
A[31] => ShiftRight1.IN33
A[32] => ShiftLeft0.IN32
A[32] => ShiftRight0.IN32
A[32] => ShiftRight1.IN32
A[33] => ShiftLeft0.IN31
A[33] => ShiftRight0.IN31
A[33] => ShiftRight1.IN31
A[34] => ShiftLeft0.IN30
A[34] => ShiftRight0.IN30
A[34] => ShiftRight1.IN30
A[35] => ShiftLeft0.IN29
A[35] => ShiftRight0.IN29
A[35] => ShiftRight1.IN29
A[36] => ShiftLeft0.IN28
A[36] => ShiftRight0.IN28
A[36] => ShiftRight1.IN28
A[37] => ShiftLeft0.IN27
A[37] => ShiftRight0.IN27
A[37] => ShiftRight1.IN27
A[38] => ShiftLeft0.IN26
A[38] => ShiftRight0.IN26
A[38] => ShiftRight1.IN26
A[39] => ShiftLeft0.IN25
A[39] => ShiftRight0.IN25
A[39] => ShiftRight1.IN25
A[40] => ShiftLeft0.IN24
A[40] => ShiftRight0.IN24
A[40] => ShiftRight1.IN24
A[41] => ShiftLeft0.IN23
A[41] => ShiftRight0.IN23
A[41] => ShiftRight1.IN23
A[42] => ShiftLeft0.IN22
A[42] => ShiftRight0.IN22
A[42] => ShiftRight1.IN22
A[43] => ShiftLeft0.IN21
A[43] => ShiftRight0.IN21
A[43] => ShiftRight1.IN21
A[44] => ShiftLeft0.IN20
A[44] => ShiftRight0.IN20
A[44] => ShiftRight1.IN20
A[45] => ShiftLeft0.IN19
A[45] => ShiftRight0.IN19
A[45] => ShiftRight1.IN19
A[46] => ShiftLeft0.IN18
A[46] => ShiftRight0.IN18
A[46] => ShiftRight1.IN18
A[47] => ShiftLeft0.IN17
A[47] => ShiftRight0.IN17
A[47] => ShiftRight1.IN17
A[48] => ShiftLeft0.IN16
A[48] => ShiftRight0.IN16
A[48] => ShiftRight1.IN16
A[49] => ShiftLeft0.IN15
A[49] => ShiftRight0.IN15
A[49] => ShiftRight1.IN15
A[50] => ShiftLeft0.IN14
A[50] => ShiftRight0.IN14
A[50] => ShiftRight1.IN14
A[51] => ShiftLeft0.IN13
A[51] => ShiftRight0.IN13
A[51] => ShiftRight1.IN13
A[52] => ShiftLeft0.IN12
A[52] => ShiftRight0.IN12
A[52] => ShiftRight1.IN12
A[53] => ShiftLeft0.IN11
A[53] => ShiftRight0.IN11
A[53] => ShiftRight1.IN11
A[54] => ShiftLeft0.IN10
A[54] => ShiftRight0.IN10
A[54] => ShiftRight1.IN10
A[55] => ShiftLeft0.IN9
A[55] => ShiftRight0.IN9
A[55] => ShiftRight1.IN9
A[56] => ShiftLeft0.IN8
A[56] => ShiftRight0.IN8
A[56] => ShiftRight1.IN8
A[57] => ShiftLeft0.IN7
A[57] => ShiftRight0.IN7
A[57] => ShiftRight1.IN7
A[58] => ShiftLeft0.IN6
A[58] => ShiftRight0.IN6
A[58] => ShiftRight1.IN6
A[59] => ShiftLeft0.IN5
A[59] => ShiftRight0.IN5
A[59] => ShiftRight1.IN5
A[60] => ShiftLeft0.IN4
A[60] => ShiftRight0.IN4
A[60] => ShiftRight1.IN4
A[61] => ShiftLeft0.IN3
A[61] => ShiftRight0.IN3
A[61] => ShiftRight1.IN3
A[62] => ShiftLeft0.IN2
A[62] => ShiftRight0.IN2
A[62] => ShiftRight1.IN2
A[63] => ShiftLeft0.IN1
A[63] => ShiftRight0.IN1
A[63] => ShiftRight1.IN0
A[63] => ShiftRight1.IN1
B[0] => ShiftLeft0.IN95
B[0] => ShiftRight0.IN95
B[0] => ShiftRight1.IN95
B[1] => ShiftLeft0.IN94
B[1] => ShiftRight0.IN94
B[1] => ShiftRight1.IN94
B[2] => ShiftLeft0.IN93
B[2] => ShiftRight0.IN93
B[2] => ShiftRight1.IN93
B[3] => ShiftLeft0.IN92
B[3] => ShiftRight0.IN92
B[3] => ShiftRight1.IN92
B[4] => ShiftLeft0.IN91
B[4] => ShiftRight0.IN91
B[4] => ShiftRight1.IN91
B[5] => ShiftLeft0.IN90
B[5] => ShiftRight0.IN90
B[5] => ShiftRight1.IN90
B[6] => ShiftLeft0.IN89
B[6] => ShiftRight0.IN89
B[6] => ShiftRight1.IN89
B[7] => ShiftLeft0.IN88
B[7] => ShiftRight0.IN88
B[7] => ShiftRight1.IN88
B[8] => ShiftLeft0.IN87
B[8] => ShiftRight0.IN87
B[8] => ShiftRight1.IN87
B[9] => ShiftLeft0.IN86
B[9] => ShiftRight0.IN86
B[9] => ShiftRight1.IN86
B[10] => ShiftLeft0.IN85
B[10] => ShiftRight0.IN85
B[10] => ShiftRight1.IN85
B[11] => ShiftLeft0.IN84
B[11] => ShiftRight0.IN84
B[11] => ShiftRight1.IN84
B[12] => ShiftLeft0.IN83
B[12] => ShiftRight0.IN83
B[12] => ShiftRight1.IN83
B[13] => ShiftLeft0.IN82
B[13] => ShiftRight0.IN82
B[13] => ShiftRight1.IN82
B[14] => ShiftLeft0.IN81
B[14] => ShiftRight0.IN81
B[14] => ShiftRight1.IN81
B[15] => ShiftLeft0.IN80
B[15] => ShiftRight0.IN80
B[15] => ShiftRight1.IN80
B[16] => ShiftLeft0.IN79
B[16] => ShiftRight0.IN79
B[16] => ShiftRight1.IN79
B[17] => ShiftLeft0.IN78
B[17] => ShiftRight0.IN78
B[17] => ShiftRight1.IN78
B[18] => ShiftLeft0.IN77
B[18] => ShiftRight0.IN77
B[18] => ShiftRight1.IN77
B[19] => ShiftLeft0.IN76
B[19] => ShiftRight0.IN76
B[19] => ShiftRight1.IN76
B[20] => ShiftLeft0.IN75
B[20] => ShiftRight0.IN75
B[20] => ShiftRight1.IN75
B[21] => ShiftLeft0.IN74
B[21] => ShiftRight0.IN74
B[21] => ShiftRight1.IN74
B[22] => ShiftLeft0.IN73
B[22] => ShiftRight0.IN73
B[22] => ShiftRight1.IN73
B[23] => ShiftLeft0.IN72
B[23] => ShiftRight0.IN72
B[23] => ShiftRight1.IN72
B[24] => ShiftLeft0.IN71
B[24] => ShiftRight0.IN71
B[24] => ShiftRight1.IN71
B[25] => ShiftLeft0.IN70
B[25] => ShiftRight0.IN70
B[25] => ShiftRight1.IN70
B[26] => ShiftLeft0.IN69
B[26] => ShiftRight0.IN69
B[26] => ShiftRight1.IN69
B[27] => ShiftLeft0.IN68
B[27] => ShiftRight0.IN68
B[27] => ShiftRight1.IN68
B[28] => ShiftLeft0.IN67
B[28] => ShiftRight0.IN67
B[28] => ShiftRight1.IN67
B[29] => ShiftLeft0.IN66
B[29] => ShiftRight0.IN66
B[29] => ShiftRight1.IN66
B[30] => ShiftLeft0.IN65
B[30] => ShiftRight0.IN65
B[30] => ShiftRight1.IN65
B[31] => ~NO_FANOUT~
B[32] => ~NO_FANOUT~
B[33] => ~NO_FANOUT~
B[34] => ~NO_FANOUT~
B[35] => ~NO_FANOUT~
B[36] => ~NO_FANOUT~
B[37] => ~NO_FANOUT~
B[38] => ~NO_FANOUT~
B[39] => ~NO_FANOUT~
B[40] => ~NO_FANOUT~
B[41] => ~NO_FANOUT~
B[42] => ~NO_FANOUT~
B[43] => ~NO_FANOUT~
B[44] => ~NO_FANOUT~
B[45] => ~NO_FANOUT~
B[46] => ~NO_FANOUT~
B[47] => ~NO_FANOUT~
B[48] => ~NO_FANOUT~
B[49] => ~NO_FANOUT~
B[50] => ~NO_FANOUT~
B[51] => ~NO_FANOUT~
B[52] => ~NO_FANOUT~
B[53] => ~NO_FANOUT~
B[54] => ~NO_FANOUT~
B[55] => ~NO_FANOUT~
B[56] => ~NO_FANOUT~
B[57] => ~NO_FANOUT~
B[58] => ~NO_FANOUT~
B[59] => ~NO_FANOUT~
B[60] => ~NO_FANOUT~
B[61] => ~NO_FANOUT~
B[62] => ~NO_FANOUT~
B[63] => ~NO_FANOUT~
CLR => R[10]$latch.ACLR
CLR => R[9]$latch.ACLR
CLR => R[8]$latch.ACLR
CLR => R[7]$latch.ACLR
CLR => R[6]$latch.ACLR
CLR => R[5]$latch.ACLR
CLR => R[4]$latch.ACLR
CLR => R[3]$latch.ACLR
CLR => R[2]$latch.ACLR
CLR => R[1]$latch.ACLR
CLR => R[0]$latch.ACLR
CLR => R[11]$latch.ACLR
CLR => R[12]$latch.ACLR
CLR => R[13]$latch.ACLR
CLR => R[14]$latch.ACLR
CLR => R[15]$latch.ACLR
CLR => R[16]$latch.ACLR
CLR => R[17]$latch.ACLR
CLR => R[18]$latch.ACLR
CLR => R[19]$latch.ACLR
CLR => R[20]$latch.ACLR
CLR => R[21]$latch.ACLR
CLR => R[22]$latch.ACLR
CLR => R[23]$latch.ACLR
CLR => R[24]$latch.ACLR
CLR => R[25]$latch.ACLR
CLR => R[26]$latch.ACLR
CLR => R[27]$latch.ACLR
CLR => R[28]$latch.ACLR
CLR => R[29]$latch.ACLR
CLR => R[30]$latch.ACLR
CLR => R[31]$latch.ACLR
CLR => R[32]$latch.ACLR
CLR => R[33]$latch.ACLR
CLR => R[34]$latch.ACLR
CLR => R[35]$latch.ACLR
CLR => R[36]$latch.ACLR
CLR => R[37]$latch.ACLR
CLR => R[38]$latch.ACLR
CLR => R[39]$latch.ACLR
CLR => R[40]$latch.ACLR
CLR => R[41]$latch.ACLR
CLR => R[42]$latch.ACLR
CLR => R[43]$latch.ACLR
CLR => R[44]$latch.ACLR
CLR => R[45]$latch.ACLR
CLR => R[46]$latch.ACLR
CLR => R[47]$latch.ACLR
CLR => R[48]$latch.ACLR
CLR => R[49]$latch.ACLR
CLR => R[50]$latch.ACLR
CLR => R[51]$latch.ACLR
CLR => R[52]$latch.ACLR
CLR => R[53]$latch.ACLR
CLR => R[54]$latch.ACLR
CLR => R[55]$latch.ACLR
CLR => R[56]$latch.ACLR
CLR => R[57]$latch.ACLR
CLR => R[58]$latch.ACLR
CLR => R[59]$latch.ACLR
CLR => R[60]$latch.ACLR
CLR => R[61]$latch.ACLR
CLR => R[62]$latch.ACLR
CLR => R[63]$latch.ACLR
R[0] <= R[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= R[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= R[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= R[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= R[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= R[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= R[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= R[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= R[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= R[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= R[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= R[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= R[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= R[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= R[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= R[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= R[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[32] <= R[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[33] <= R[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[34] <= R[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[35] <= R[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[36] <= R[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[37] <= R[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[38] <= R[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[39] <= R[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[40] <= R[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[41] <= R[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[42] <= R[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[43] <= R[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[44] <= R[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[45] <= R[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[46] <= R[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[47] <= R[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[48] <= R[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[49] <= R[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[50] <= R[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[51] <= R[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[52] <= R[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[53] <= R[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[54] <= R[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[55] <= R[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[56] <= R[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[57] <= R[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[58] <= R[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[59] <= R[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[60] <= R[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[61] <= R[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[62] <= R[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[63] <= R[63]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|logicShift:U4
OP[0] => Equal0.IN1
OP[0] => Equal1.IN1
OP[0] => Equal2.IN0
OP[1] => Equal0.IN0
OP[1] => Equal1.IN0
OP[1] => Equal2.IN1
A[0] => ShiftLeft0.IN64
A[0] => ShiftRight0.IN64
A[0] => ShiftRight1.IN64
A[1] => ShiftLeft0.IN63
A[1] => ShiftRight0.IN63
A[1] => ShiftRight1.IN63
A[2] => ShiftLeft0.IN62
A[2] => ShiftRight0.IN62
A[2] => ShiftRight1.IN62
A[3] => ShiftLeft0.IN61
A[3] => ShiftRight0.IN61
A[3] => ShiftRight1.IN61
A[4] => ShiftLeft0.IN60
A[4] => ShiftRight0.IN60
A[4] => ShiftRight1.IN60
A[5] => ShiftLeft0.IN59
A[5] => ShiftRight0.IN59
A[5] => ShiftRight1.IN59
A[6] => ShiftLeft0.IN58
A[6] => ShiftRight0.IN58
A[6] => ShiftRight1.IN58
A[7] => ShiftLeft0.IN57
A[7] => ShiftRight0.IN57
A[7] => ShiftRight1.IN57
A[8] => ShiftLeft0.IN56
A[8] => ShiftRight0.IN56
A[8] => ShiftRight1.IN56
A[9] => ShiftLeft0.IN55
A[9] => ShiftRight0.IN55
A[9] => ShiftRight1.IN55
A[10] => ShiftLeft0.IN54
A[10] => ShiftRight0.IN54
A[10] => ShiftRight1.IN54
A[11] => ShiftLeft0.IN53
A[11] => ShiftRight0.IN53
A[11] => ShiftRight1.IN53
A[12] => ShiftLeft0.IN52
A[12] => ShiftRight0.IN52
A[12] => ShiftRight1.IN52
A[13] => ShiftLeft0.IN51
A[13] => ShiftRight0.IN51
A[13] => ShiftRight1.IN51
A[14] => ShiftLeft0.IN50
A[14] => ShiftRight0.IN50
A[14] => ShiftRight1.IN50
A[15] => ShiftLeft0.IN49
A[15] => ShiftRight0.IN49
A[15] => ShiftRight1.IN49
A[16] => ShiftLeft0.IN48
A[16] => ShiftRight0.IN48
A[16] => ShiftRight1.IN48
A[17] => ShiftLeft0.IN47
A[17] => ShiftRight0.IN47
A[17] => ShiftRight1.IN47
A[18] => ShiftLeft0.IN46
A[18] => ShiftRight0.IN46
A[18] => ShiftRight1.IN46
A[19] => ShiftLeft0.IN45
A[19] => ShiftRight0.IN45
A[19] => ShiftRight1.IN45
A[20] => ShiftLeft0.IN44
A[20] => ShiftRight0.IN44
A[20] => ShiftRight1.IN44
A[21] => ShiftLeft0.IN43
A[21] => ShiftRight0.IN43
A[21] => ShiftRight1.IN43
A[22] => ShiftLeft0.IN42
A[22] => ShiftRight0.IN42
A[22] => ShiftRight1.IN42
A[23] => ShiftLeft0.IN41
A[23] => ShiftRight0.IN41
A[23] => ShiftRight1.IN41
A[24] => ShiftLeft0.IN40
A[24] => ShiftRight0.IN40
A[24] => ShiftRight1.IN40
A[25] => ShiftLeft0.IN39
A[25] => ShiftRight0.IN39
A[25] => ShiftRight1.IN39
A[26] => ShiftLeft0.IN38
A[26] => ShiftRight0.IN38
A[26] => ShiftRight1.IN38
A[27] => ShiftLeft0.IN37
A[27] => ShiftRight0.IN37
A[27] => ShiftRight1.IN37
A[28] => ShiftLeft0.IN36
A[28] => ShiftRight0.IN36
A[28] => ShiftRight1.IN36
A[29] => ShiftLeft0.IN35
A[29] => ShiftRight0.IN35
A[29] => ShiftRight1.IN35
A[30] => ShiftLeft0.IN34
A[30] => ShiftRight0.IN34
A[30] => ShiftRight1.IN34
A[31] => ShiftLeft0.IN33
A[31] => ShiftRight0.IN33
A[31] => ShiftRight1.IN33
A[32] => ShiftLeft0.IN32
A[32] => ShiftRight0.IN32
A[32] => ShiftRight1.IN32
A[33] => ShiftLeft0.IN31
A[33] => ShiftRight0.IN31
A[33] => ShiftRight1.IN31
A[34] => ShiftLeft0.IN30
A[34] => ShiftRight0.IN30
A[34] => ShiftRight1.IN30
A[35] => ShiftLeft0.IN29
A[35] => ShiftRight0.IN29
A[35] => ShiftRight1.IN29
A[36] => ShiftLeft0.IN28
A[36] => ShiftRight0.IN28
A[36] => ShiftRight1.IN28
A[37] => ShiftLeft0.IN27
A[37] => ShiftRight0.IN27
A[37] => ShiftRight1.IN27
A[38] => ShiftLeft0.IN26
A[38] => ShiftRight0.IN26
A[38] => ShiftRight1.IN26
A[39] => ShiftLeft0.IN25
A[39] => ShiftRight0.IN25
A[39] => ShiftRight1.IN25
A[40] => ShiftLeft0.IN24
A[40] => ShiftRight0.IN24
A[40] => ShiftRight1.IN24
A[41] => ShiftLeft0.IN23
A[41] => ShiftRight0.IN23
A[41] => ShiftRight1.IN23
A[42] => ShiftLeft0.IN22
A[42] => ShiftRight0.IN22
A[42] => ShiftRight1.IN22
A[43] => ShiftLeft0.IN21
A[43] => ShiftRight0.IN21
A[43] => ShiftRight1.IN21
A[44] => ShiftLeft0.IN20
A[44] => ShiftRight0.IN20
A[44] => ShiftRight1.IN20
A[45] => ShiftLeft0.IN19
A[45] => ShiftRight0.IN19
A[45] => ShiftRight1.IN19
A[46] => ShiftLeft0.IN18
A[46] => ShiftRight0.IN18
A[46] => ShiftRight1.IN18
A[47] => ShiftLeft0.IN17
A[47] => ShiftRight0.IN17
A[47] => ShiftRight1.IN17
A[48] => ShiftLeft0.IN16
A[48] => ShiftRight0.IN16
A[48] => ShiftRight1.IN16
A[49] => ShiftLeft0.IN15
A[49] => ShiftRight0.IN15
A[49] => ShiftRight1.IN15
A[50] => ShiftLeft0.IN14
A[50] => ShiftRight0.IN14
A[50] => ShiftRight1.IN14
A[51] => ShiftLeft0.IN13
A[51] => ShiftRight0.IN13
A[51] => ShiftRight1.IN13
A[52] => ShiftLeft0.IN12
A[52] => ShiftRight0.IN12
A[52] => ShiftRight1.IN12
A[53] => ShiftLeft0.IN11
A[53] => ShiftRight0.IN11
A[53] => ShiftRight1.IN11
A[54] => ShiftLeft0.IN10
A[54] => ShiftRight0.IN10
A[54] => ShiftRight1.IN10
A[55] => ShiftLeft0.IN9
A[55] => ShiftRight0.IN9
A[55] => ShiftRight1.IN9
A[56] => ShiftLeft0.IN8
A[56] => ShiftRight0.IN8
A[56] => ShiftRight1.IN8
A[57] => ShiftLeft0.IN7
A[57] => ShiftRight0.IN7
A[57] => ShiftRight1.IN7
A[58] => ShiftLeft0.IN6
A[58] => ShiftRight0.IN6
A[58] => ShiftRight1.IN6
A[59] => ShiftLeft0.IN5
A[59] => ShiftRight0.IN5
A[59] => ShiftRight1.IN5
A[60] => ShiftLeft0.IN4
A[60] => ShiftRight0.IN4
A[60] => ShiftRight1.IN4
A[61] => ShiftLeft0.IN3
A[61] => ShiftRight0.IN3
A[61] => ShiftRight1.IN3
A[62] => ShiftLeft0.IN2
A[62] => ShiftRight0.IN2
A[62] => ShiftRight1.IN2
A[63] => ShiftLeft0.IN1
A[63] => ShiftRight0.IN1
A[63] => ShiftRight1.IN0
A[63] => ShiftRight1.IN1
B[0] => ShiftLeft0.IN95
B[0] => ShiftRight0.IN95
B[0] => ShiftRight1.IN95
B[1] => ShiftLeft0.IN94
B[1] => ShiftRight0.IN94
B[1] => ShiftRight1.IN94
B[2] => ShiftLeft0.IN93
B[2] => ShiftRight0.IN93
B[2] => ShiftRight1.IN93
B[3] => ShiftLeft0.IN92
B[3] => ShiftRight0.IN92
B[3] => ShiftRight1.IN92
B[4] => ShiftLeft0.IN91
B[4] => ShiftRight0.IN91
B[4] => ShiftRight1.IN91
B[5] => ShiftLeft0.IN90
B[5] => ShiftRight0.IN90
B[5] => ShiftRight1.IN90
B[6] => ShiftLeft0.IN89
B[6] => ShiftRight0.IN89
B[6] => ShiftRight1.IN89
B[7] => ShiftLeft0.IN88
B[7] => ShiftRight0.IN88
B[7] => ShiftRight1.IN88
B[8] => ShiftLeft0.IN87
B[8] => ShiftRight0.IN87
B[8] => ShiftRight1.IN87
B[9] => ShiftLeft0.IN86
B[9] => ShiftRight0.IN86
B[9] => ShiftRight1.IN86
B[10] => ShiftLeft0.IN85
B[10] => ShiftRight0.IN85
B[10] => ShiftRight1.IN85
B[11] => ShiftLeft0.IN84
B[11] => ShiftRight0.IN84
B[11] => ShiftRight1.IN84
B[12] => ShiftLeft0.IN83
B[12] => ShiftRight0.IN83
B[12] => ShiftRight1.IN83
B[13] => ShiftLeft0.IN82
B[13] => ShiftRight0.IN82
B[13] => ShiftRight1.IN82
B[14] => ShiftLeft0.IN81
B[14] => ShiftRight0.IN81
B[14] => ShiftRight1.IN81
B[15] => ShiftLeft0.IN80
B[15] => ShiftRight0.IN80
B[15] => ShiftRight1.IN80
B[16] => ShiftLeft0.IN79
B[16] => ShiftRight0.IN79
B[16] => ShiftRight1.IN79
B[17] => ShiftLeft0.IN78
B[17] => ShiftRight0.IN78
B[17] => ShiftRight1.IN78
B[18] => ShiftLeft0.IN77
B[18] => ShiftRight0.IN77
B[18] => ShiftRight1.IN77
B[19] => ShiftLeft0.IN76
B[19] => ShiftRight0.IN76
B[19] => ShiftRight1.IN76
B[20] => ShiftLeft0.IN75
B[20] => ShiftRight0.IN75
B[20] => ShiftRight1.IN75
B[21] => ShiftLeft0.IN74
B[21] => ShiftRight0.IN74
B[21] => ShiftRight1.IN74
B[22] => ShiftLeft0.IN73
B[22] => ShiftRight0.IN73
B[22] => ShiftRight1.IN73
B[23] => ShiftLeft0.IN72
B[23] => ShiftRight0.IN72
B[23] => ShiftRight1.IN72
B[24] => ShiftLeft0.IN71
B[24] => ShiftRight0.IN71
B[24] => ShiftRight1.IN71
B[25] => ShiftLeft0.IN70
B[25] => ShiftRight0.IN70
B[25] => ShiftRight1.IN70
B[26] => ShiftLeft0.IN69
B[26] => ShiftRight0.IN69
B[26] => ShiftRight1.IN69
B[27] => ShiftLeft0.IN68
B[27] => ShiftRight0.IN68
B[27] => ShiftRight1.IN68
B[28] => ShiftLeft0.IN67
B[28] => ShiftRight0.IN67
B[28] => ShiftRight1.IN67
B[29] => ShiftLeft0.IN66
B[29] => ShiftRight0.IN66
B[29] => ShiftRight1.IN66
B[30] => ShiftLeft0.IN65
B[30] => ShiftRight0.IN65
B[30] => ShiftRight1.IN65
B[31] => ~NO_FANOUT~
B[32] => ~NO_FANOUT~
B[33] => ~NO_FANOUT~
B[34] => ~NO_FANOUT~
B[35] => ~NO_FANOUT~
B[36] => ~NO_FANOUT~
B[37] => ~NO_FANOUT~
B[38] => ~NO_FANOUT~
B[39] => ~NO_FANOUT~
B[40] => ~NO_FANOUT~
B[41] => ~NO_FANOUT~
B[42] => ~NO_FANOUT~
B[43] => ~NO_FANOUT~
B[44] => ~NO_FANOUT~
B[45] => ~NO_FANOUT~
B[46] => ~NO_FANOUT~
B[47] => ~NO_FANOUT~
B[48] => ~NO_FANOUT~
B[49] => ~NO_FANOUT~
B[50] => ~NO_FANOUT~
B[51] => ~NO_FANOUT~
B[52] => ~NO_FANOUT~
B[53] => ~NO_FANOUT~
B[54] => ~NO_FANOUT~
B[55] => ~NO_FANOUT~
B[56] => ~NO_FANOUT~
B[57] => ~NO_FANOUT~
B[58] => ~NO_FANOUT~
B[59] => ~NO_FANOUT~
B[60] => ~NO_FANOUT~
B[61] => ~NO_FANOUT~
B[62] => ~NO_FANOUT~
B[63] => ~NO_FANOUT~
CLR => R[10]$latch.ACLR
CLR => R[9]$latch.ACLR
CLR => R[8]$latch.ACLR
CLR => R[7]$latch.ACLR
CLR => R[6]$latch.ACLR
CLR => R[5]$latch.ACLR
CLR => R[4]$latch.ACLR
CLR => R[3]$latch.ACLR
CLR => R[2]$latch.ACLR
CLR => R[1]$latch.ACLR
CLR => R[0]$latch.ACLR
CLR => R[11]$latch.ACLR
CLR => R[12]$latch.ACLR
CLR => R[13]$latch.ACLR
CLR => R[14]$latch.ACLR
CLR => R[15]$latch.ACLR
CLR => R[16]$latch.ACLR
CLR => R[17]$latch.ACLR
CLR => R[18]$latch.ACLR
CLR => R[19]$latch.ACLR
CLR => R[20]$latch.ACLR
CLR => R[21]$latch.ACLR
CLR => R[22]$latch.ACLR
CLR => R[23]$latch.ACLR
CLR => R[24]$latch.ACLR
CLR => R[25]$latch.ACLR
CLR => R[26]$latch.ACLR
CLR => R[27]$latch.ACLR
CLR => R[28]$latch.ACLR
CLR => R[29]$latch.ACLR
CLR => R[30]$latch.ACLR
CLR => R[31]$latch.ACLR
CLR => R[32]$latch.ACLR
CLR => R[33]$latch.ACLR
CLR => R[34]$latch.ACLR
CLR => R[35]$latch.ACLR
CLR => R[36]$latch.ACLR
CLR => R[37]$latch.ACLR
CLR => R[38]$latch.ACLR
CLR => R[39]$latch.ACLR
CLR => R[40]$latch.ACLR
CLR => R[41]$latch.ACLR
CLR => R[42]$latch.ACLR
CLR => R[43]$latch.ACLR
CLR => R[44]$latch.ACLR
CLR => R[45]$latch.ACLR
CLR => R[46]$latch.ACLR
CLR => R[47]$latch.ACLR
CLR => R[48]$latch.ACLR
CLR => R[49]$latch.ACLR
CLR => R[50]$latch.ACLR
CLR => R[51]$latch.ACLR
CLR => R[52]$latch.ACLR
CLR => R[53]$latch.ACLR
CLR => R[54]$latch.ACLR
CLR => R[55]$latch.ACLR
CLR => R[56]$latch.ACLR
CLR => R[57]$latch.ACLR
CLR => R[58]$latch.ACLR
CLR => R[59]$latch.ACLR
CLR => R[60]$latch.ACLR
CLR => R[61]$latch.ACLR
CLR => R[62]$latch.ACLR
CLR => R[63]$latch.ACLR
R[0] <= R[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= R[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= R[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= R[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= R[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= R[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= R[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= R[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= R[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= R[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= R[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= R[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= R[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= R[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= R[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= R[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= R[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[32] <= R[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[33] <= R[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[34] <= R[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[35] <= R[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[36] <= R[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[37] <= R[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[38] <= R[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[39] <= R[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[40] <= R[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[41] <= R[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[42] <= R[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[43] <= R[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[44] <= R[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[45] <= R[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[46] <= R[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[47] <= R[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[48] <= R[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[49] <= R[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[50] <= R[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[51] <= R[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[52] <= R[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[53] <= R[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[54] <= R[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[55] <= R[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[56] <= R[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[57] <= R[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[58] <= R[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[59] <= R[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[60] <= R[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[61] <= R[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[62] <= R[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[63] <= R[63]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU_64:u5|logicShift:U5
OP[0] => Equal0.IN1
OP[0] => Equal1.IN1
OP[0] => Equal2.IN0
OP[1] => Equal0.IN0
OP[1] => Equal1.IN0
OP[1] => Equal2.IN1
A[0] => ShiftLeft0.IN64
A[0] => ShiftRight0.IN64
A[0] => ShiftRight1.IN64
A[1] => ShiftLeft0.IN63
A[1] => ShiftRight0.IN63
A[1] => ShiftRight1.IN63
A[2] => ShiftLeft0.IN62
A[2] => ShiftRight0.IN62
A[2] => ShiftRight1.IN62
A[3] => ShiftLeft0.IN61
A[3] => ShiftRight0.IN61
A[3] => ShiftRight1.IN61
A[4] => ShiftLeft0.IN60
A[4] => ShiftRight0.IN60
A[4] => ShiftRight1.IN60
A[5] => ShiftLeft0.IN59
A[5] => ShiftRight0.IN59
A[5] => ShiftRight1.IN59
A[6] => ShiftLeft0.IN58
A[6] => ShiftRight0.IN58
A[6] => ShiftRight1.IN58
A[7] => ShiftLeft0.IN57
A[7] => ShiftRight0.IN57
A[7] => ShiftRight1.IN57
A[8] => ShiftLeft0.IN56
A[8] => ShiftRight0.IN56
A[8] => ShiftRight1.IN56
A[9] => ShiftLeft0.IN55
A[9] => ShiftRight0.IN55
A[9] => ShiftRight1.IN55
A[10] => ShiftLeft0.IN54
A[10] => ShiftRight0.IN54
A[10] => ShiftRight1.IN54
A[11] => ShiftLeft0.IN53
A[11] => ShiftRight0.IN53
A[11] => ShiftRight1.IN53
A[12] => ShiftLeft0.IN52
A[12] => ShiftRight0.IN52
A[12] => ShiftRight1.IN52
A[13] => ShiftLeft0.IN51
A[13] => ShiftRight0.IN51
A[13] => ShiftRight1.IN51
A[14] => ShiftLeft0.IN50
A[14] => ShiftRight0.IN50
A[14] => ShiftRight1.IN50
A[15] => ShiftLeft0.IN49
A[15] => ShiftRight0.IN49
A[15] => ShiftRight1.IN49
A[16] => ShiftLeft0.IN48
A[16] => ShiftRight0.IN48
A[16] => ShiftRight1.IN48
A[17] => ShiftLeft0.IN47
A[17] => ShiftRight0.IN47
A[17] => ShiftRight1.IN47
A[18] => ShiftLeft0.IN46
A[18] => ShiftRight0.IN46
A[18] => ShiftRight1.IN46
A[19] => ShiftLeft0.IN45
A[19] => ShiftRight0.IN45
A[19] => ShiftRight1.IN45
A[20] => ShiftLeft0.IN44
A[20] => ShiftRight0.IN44
A[20] => ShiftRight1.IN44
A[21] => ShiftLeft0.IN43
A[21] => ShiftRight0.IN43
A[21] => ShiftRight1.IN43
A[22] => ShiftLeft0.IN42
A[22] => ShiftRight0.IN42
A[22] => ShiftRight1.IN42
A[23] => ShiftLeft0.IN41
A[23] => ShiftRight0.IN41
A[23] => ShiftRight1.IN41
A[24] => ShiftLeft0.IN40
A[24] => ShiftRight0.IN40
A[24] => ShiftRight1.IN40
A[25] => ShiftLeft0.IN39
A[25] => ShiftRight0.IN39
A[25] => ShiftRight1.IN39
A[26] => ShiftLeft0.IN38
A[26] => ShiftRight0.IN38
A[26] => ShiftRight1.IN38
A[27] => ShiftLeft0.IN37
A[27] => ShiftRight0.IN37
A[27] => ShiftRight1.IN37
A[28] => ShiftLeft0.IN36
A[28] => ShiftRight0.IN36
A[28] => ShiftRight1.IN36
A[29] => ShiftLeft0.IN35
A[29] => ShiftRight0.IN35
A[29] => ShiftRight1.IN35
A[30] => ShiftLeft0.IN34
A[30] => ShiftRight0.IN34
A[30] => ShiftRight1.IN34
A[31] => ShiftLeft0.IN33
A[31] => ShiftRight0.IN33
A[31] => ShiftRight1.IN33
A[32] => ShiftLeft0.IN32
A[32] => ShiftRight0.IN32
A[32] => ShiftRight1.IN32
A[33] => ShiftLeft0.IN31
A[33] => ShiftRight0.IN31
A[33] => ShiftRight1.IN31
A[34] => ShiftLeft0.IN30
A[34] => ShiftRight0.IN30
A[34] => ShiftRight1.IN30
A[35] => ShiftLeft0.IN29
A[35] => ShiftRight0.IN29
A[35] => ShiftRight1.IN29
A[36] => ShiftLeft0.IN28
A[36] => ShiftRight0.IN28
A[36] => ShiftRight1.IN28
A[37] => ShiftLeft0.IN27
A[37] => ShiftRight0.IN27
A[37] => ShiftRight1.IN27
A[38] => ShiftLeft0.IN26
A[38] => ShiftRight0.IN26
A[38] => ShiftRight1.IN26
A[39] => ShiftLeft0.IN25
A[39] => ShiftRight0.IN25
A[39] => ShiftRight1.IN25
A[40] => ShiftLeft0.IN24
A[40] => ShiftRight0.IN24
A[40] => ShiftRight1.IN24
A[41] => ShiftLeft0.IN23
A[41] => ShiftRight0.IN23
A[41] => ShiftRight1.IN23
A[42] => ShiftLeft0.IN22
A[42] => ShiftRight0.IN22
A[42] => ShiftRight1.IN22
A[43] => ShiftLeft0.IN21
A[43] => ShiftRight0.IN21
A[43] => ShiftRight1.IN21
A[44] => ShiftLeft0.IN20
A[44] => ShiftRight0.IN20
A[44] => ShiftRight1.IN20
A[45] => ShiftLeft0.IN19
A[45] => ShiftRight0.IN19
A[45] => ShiftRight1.IN19
A[46] => ShiftLeft0.IN18
A[46] => ShiftRight0.IN18
A[46] => ShiftRight1.IN18
A[47] => ShiftLeft0.IN17
A[47] => ShiftRight0.IN17
A[47] => ShiftRight1.IN17
A[48] => ShiftLeft0.IN16
A[48] => ShiftRight0.IN16
A[48] => ShiftRight1.IN16
A[49] => ShiftLeft0.IN15
A[49] => ShiftRight0.IN15
A[49] => ShiftRight1.IN15
A[50] => ShiftLeft0.IN14
A[50] => ShiftRight0.IN14
A[50] => ShiftRight1.IN14
A[51] => ShiftLeft0.IN13
A[51] => ShiftRight0.IN13
A[51] => ShiftRight1.IN13
A[52] => ShiftLeft0.IN12
A[52] => ShiftRight0.IN12
A[52] => ShiftRight1.IN12
A[53] => ShiftLeft0.IN11
A[53] => ShiftRight0.IN11
A[53] => ShiftRight1.IN11
A[54] => ShiftLeft0.IN10
A[54] => ShiftRight0.IN10
A[54] => ShiftRight1.IN10
A[55] => ShiftLeft0.IN9
A[55] => ShiftRight0.IN9
A[55] => ShiftRight1.IN9
A[56] => ShiftLeft0.IN8
A[56] => ShiftRight0.IN8
A[56] => ShiftRight1.IN8
A[57] => ShiftLeft0.IN7
A[57] => ShiftRight0.IN7
A[57] => ShiftRight1.IN7
A[58] => ShiftLeft0.IN6
A[58] => ShiftRight0.IN6
A[58] => ShiftRight1.IN6
A[59] => ShiftLeft0.IN5
A[59] => ShiftRight0.IN5
A[59] => ShiftRight1.IN5
A[60] => ShiftLeft0.IN4
A[60] => ShiftRight0.IN4
A[60] => ShiftRight1.IN4
A[61] => ShiftLeft0.IN3
A[61] => ShiftRight0.IN3
A[61] => ShiftRight1.IN3
A[62] => ShiftLeft0.IN2
A[62] => ShiftRight0.IN2
A[62] => ShiftRight1.IN2
A[63] => ShiftLeft0.IN1
A[63] => ShiftRight0.IN1
A[63] => ShiftRight1.IN0
A[63] => ShiftRight1.IN1
B[0] => ShiftLeft0.IN95
B[0] => ShiftRight0.IN95
B[0] => ShiftRight1.IN95
B[1] => ShiftLeft0.IN94
B[1] => ShiftRight0.IN94
B[1] => ShiftRight1.IN94
B[2] => ShiftLeft0.IN93
B[2] => ShiftRight0.IN93
B[2] => ShiftRight1.IN93
B[3] => ShiftLeft0.IN92
B[3] => ShiftRight0.IN92
B[3] => ShiftRight1.IN92
B[4] => ShiftLeft0.IN91
B[4] => ShiftRight0.IN91
B[4] => ShiftRight1.IN91
B[5] => ShiftLeft0.IN90
B[5] => ShiftRight0.IN90
B[5] => ShiftRight1.IN90
B[6] => ShiftLeft0.IN89
B[6] => ShiftRight0.IN89
B[6] => ShiftRight1.IN89
B[7] => ShiftLeft0.IN88
B[7] => ShiftRight0.IN88
B[7] => ShiftRight1.IN88
B[8] => ShiftLeft0.IN87
B[8] => ShiftRight0.IN87
B[8] => ShiftRight1.IN87
B[9] => ShiftLeft0.IN86
B[9] => ShiftRight0.IN86
B[9] => ShiftRight1.IN86
B[10] => ShiftLeft0.IN85
B[10] => ShiftRight0.IN85
B[10] => ShiftRight1.IN85
B[11] => ShiftLeft0.IN84
B[11] => ShiftRight0.IN84
B[11] => ShiftRight1.IN84
B[12] => ShiftLeft0.IN83
B[12] => ShiftRight0.IN83
B[12] => ShiftRight1.IN83
B[13] => ShiftLeft0.IN82
B[13] => ShiftRight0.IN82
B[13] => ShiftRight1.IN82
B[14] => ShiftLeft0.IN81
B[14] => ShiftRight0.IN81
B[14] => ShiftRight1.IN81
B[15] => ShiftLeft0.IN80
B[15] => ShiftRight0.IN80
B[15] => ShiftRight1.IN80
B[16] => ShiftLeft0.IN79
B[16] => ShiftRight0.IN79
B[16] => ShiftRight1.IN79
B[17] => ShiftLeft0.IN78
B[17] => ShiftRight0.IN78
B[17] => ShiftRight1.IN78
B[18] => ShiftLeft0.IN77
B[18] => ShiftRight0.IN77
B[18] => ShiftRight1.IN77
B[19] => ShiftLeft0.IN76
B[19] => ShiftRight0.IN76
B[19] => ShiftRight1.IN76
B[20] => ShiftLeft0.IN75
B[20] => ShiftRight0.IN75
B[20] => ShiftRight1.IN75
B[21] => ShiftLeft0.IN74
B[21] => ShiftRight0.IN74
B[21] => ShiftRight1.IN74
B[22] => ShiftLeft0.IN73
B[22] => ShiftRight0.IN73
B[22] => ShiftRight1.IN73
B[23] => ShiftLeft0.IN72
B[23] => ShiftRight0.IN72
B[23] => ShiftRight1.IN72
B[24] => ShiftLeft0.IN71
B[24] => ShiftRight0.IN71
B[24] => ShiftRight1.IN71
B[25] => ShiftLeft0.IN70
B[25] => ShiftRight0.IN70
B[25] => ShiftRight1.IN70
B[26] => ShiftLeft0.IN69
B[26] => ShiftRight0.IN69
B[26] => ShiftRight1.IN69
B[27] => ShiftLeft0.IN68
B[27] => ShiftRight0.IN68
B[27] => ShiftRight1.IN68
B[28] => ShiftLeft0.IN67
B[28] => ShiftRight0.IN67
B[28] => ShiftRight1.IN67
B[29] => ShiftLeft0.IN66
B[29] => ShiftRight0.IN66
B[29] => ShiftRight1.IN66
B[30] => ShiftLeft0.IN65
B[30] => ShiftRight0.IN65
B[30] => ShiftRight1.IN65
B[31] => ~NO_FANOUT~
B[32] => ~NO_FANOUT~
B[33] => ~NO_FANOUT~
B[34] => ~NO_FANOUT~
B[35] => ~NO_FANOUT~
B[36] => ~NO_FANOUT~
B[37] => ~NO_FANOUT~
B[38] => ~NO_FANOUT~
B[39] => ~NO_FANOUT~
B[40] => ~NO_FANOUT~
B[41] => ~NO_FANOUT~
B[42] => ~NO_FANOUT~
B[43] => ~NO_FANOUT~
B[44] => ~NO_FANOUT~
B[45] => ~NO_FANOUT~
B[46] => ~NO_FANOUT~
B[47] => ~NO_FANOUT~
B[48] => ~NO_FANOUT~
B[49] => ~NO_FANOUT~
B[50] => ~NO_FANOUT~
B[51] => ~NO_FANOUT~
B[52] => ~NO_FANOUT~
B[53] => ~NO_FANOUT~
B[54] => ~NO_FANOUT~
B[55] => ~NO_FANOUT~
B[56] => ~NO_FANOUT~
B[57] => ~NO_FANOUT~
B[58] => ~NO_FANOUT~
B[59] => ~NO_FANOUT~
B[60] => ~NO_FANOUT~
B[61] => ~NO_FANOUT~
B[62] => ~NO_FANOUT~
B[63] => ~NO_FANOUT~
CLR => R[10]$latch.ACLR
CLR => R[9]$latch.ACLR
CLR => R[8]$latch.ACLR
CLR => R[7]$latch.ACLR
CLR => R[6]$latch.ACLR
CLR => R[5]$latch.ACLR
CLR => R[4]$latch.ACLR
CLR => R[3]$latch.ACLR
CLR => R[2]$latch.ACLR
CLR => R[1]$latch.ACLR
CLR => R[0]$latch.ACLR
CLR => R[11]$latch.ACLR
CLR => R[12]$latch.ACLR
CLR => R[13]$latch.ACLR
CLR => R[14]$latch.ACLR
CLR => R[15]$latch.ACLR
CLR => R[16]$latch.ACLR
CLR => R[17]$latch.ACLR
CLR => R[18]$latch.ACLR
CLR => R[19]$latch.ACLR
CLR => R[20]$latch.ACLR
CLR => R[21]$latch.ACLR
CLR => R[22]$latch.ACLR
CLR => R[23]$latch.ACLR
CLR => R[24]$latch.ACLR
CLR => R[25]$latch.ACLR
CLR => R[26]$latch.ACLR
CLR => R[27]$latch.ACLR
CLR => R[28]$latch.ACLR
CLR => R[29]$latch.ACLR
CLR => R[30]$latch.ACLR
CLR => R[31]$latch.ACLR
CLR => R[32]$latch.ACLR
CLR => R[33]$latch.ACLR
CLR => R[34]$latch.ACLR
CLR => R[35]$latch.ACLR
CLR => R[36]$latch.ACLR
CLR => R[37]$latch.ACLR
CLR => R[38]$latch.ACLR
CLR => R[39]$latch.ACLR
CLR => R[40]$latch.ACLR
CLR => R[41]$latch.ACLR
CLR => R[42]$latch.ACLR
CLR => R[43]$latch.ACLR
CLR => R[44]$latch.ACLR
CLR => R[45]$latch.ACLR
CLR => R[46]$latch.ACLR
CLR => R[47]$latch.ACLR
CLR => R[48]$latch.ACLR
CLR => R[49]$latch.ACLR
CLR => R[50]$latch.ACLR
CLR => R[51]$latch.ACLR
CLR => R[52]$latch.ACLR
CLR => R[53]$latch.ACLR
CLR => R[54]$latch.ACLR
CLR => R[55]$latch.ACLR
CLR => R[56]$latch.ACLR
CLR => R[57]$latch.ACLR
CLR => R[58]$latch.ACLR
CLR => R[59]$latch.ACLR
CLR => R[60]$latch.ACLR
CLR => R[61]$latch.ACLR
CLR => R[62]$latch.ACLR
CLR => R[63]$latch.ACLR
R[0] <= R[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= R[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= R[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= R[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= R[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= R[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= R[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= R[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= R[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= R[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= R[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= R[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= R[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= R[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= R[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= R[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= R[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[32] <= R[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[33] <= R[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[34] <= R[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[35] <= R[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[36] <= R[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[37] <= R[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[38] <= R[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[39] <= R[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[40] <= R[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[41] <= R[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[42] <= R[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[43] <= R[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[44] <= R[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[45] <= R[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[46] <= R[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[47] <= R[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[48] <= R[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[49] <= R[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[50] <= R[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[51] <= R[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[52] <= R[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[53] <= R[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[54] <= R[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[55] <= R[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[56] <= R[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[57] <= R[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[58] <= R[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[59] <= R[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[60] <= R[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[61] <= R[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[62] <= R[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[63] <= R[63]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|data_mem:u6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
data[32] => altsyncram:altsyncram_component.data_a[32]
data[33] => altsyncram:altsyncram_component.data_a[33]
data[34] => altsyncram:altsyncram_component.data_a[34]
data[35] => altsyncram:altsyncram_component.data_a[35]
data[36] => altsyncram:altsyncram_component.data_a[36]
data[37] => altsyncram:altsyncram_component.data_a[37]
data[38] => altsyncram:altsyncram_component.data_a[38]
data[39] => altsyncram:altsyncram_component.data_a[39]
data[40] => altsyncram:altsyncram_component.data_a[40]
data[41] => altsyncram:altsyncram_component.data_a[41]
data[42] => altsyncram:altsyncram_component.data_a[42]
data[43] => altsyncram:altsyncram_component.data_a[43]
data[44] => altsyncram:altsyncram_component.data_a[44]
data[45] => altsyncram:altsyncram_component.data_a[45]
data[46] => altsyncram:altsyncram_component.data_a[46]
data[47] => altsyncram:altsyncram_component.data_a[47]
data[48] => altsyncram:altsyncram_component.data_a[48]
data[49] => altsyncram:altsyncram_component.data_a[49]
data[50] => altsyncram:altsyncram_component.data_a[50]
data[51] => altsyncram:altsyncram_component.data_a[51]
data[52] => altsyncram:altsyncram_component.data_a[52]
data[53] => altsyncram:altsyncram_component.data_a[53]
data[54] => altsyncram:altsyncram_component.data_a[54]
data[55] => altsyncram:altsyncram_component.data_a[55]
data[56] => altsyncram:altsyncram_component.data_a[56]
data[57] => altsyncram:altsyncram_component.data_a[57]
data[58] => altsyncram:altsyncram_component.data_a[58]
data[59] => altsyncram:altsyncram_component.data_a[59]
data[60] => altsyncram:altsyncram_component.data_a[60]
data[61] => altsyncram:altsyncram_component.data_a[61]
data[62] => altsyncram:altsyncram_component.data_a[62]
data[63] => altsyncram:altsyncram_component.data_a[63]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]
q[52] <= altsyncram:altsyncram_component.q_a[52]
q[53] <= altsyncram:altsyncram_component.q_a[53]
q[54] <= altsyncram:altsyncram_component.q_a[54]
q[55] <= altsyncram:altsyncram_component.q_a[55]
q[56] <= altsyncram:altsyncram_component.q_a[56]
q[57] <= altsyncram:altsyncram_component.q_a[57]
q[58] <= altsyncram:altsyncram_component.q_a[58]
q[59] <= altsyncram:altsyncram_component.q_a[59]
q[60] <= altsyncram:altsyncram_component.q_a[60]
q[61] <= altsyncram:altsyncram_component.q_a[61]
q[62] <= altsyncram:altsyncram_component.q_a[62]
q[63] <= altsyncram:altsyncram_component.q_a[63]


|datapath|data_mem:u6|altsyncram:altsyncram_component
wren_a => altsyncram_ess3:auto_generated.wren_a
rden_a => altsyncram_ess3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ess3:auto_generated.data_a[0]
data_a[1] => altsyncram_ess3:auto_generated.data_a[1]
data_a[2] => altsyncram_ess3:auto_generated.data_a[2]
data_a[3] => altsyncram_ess3:auto_generated.data_a[3]
data_a[4] => altsyncram_ess3:auto_generated.data_a[4]
data_a[5] => altsyncram_ess3:auto_generated.data_a[5]
data_a[6] => altsyncram_ess3:auto_generated.data_a[6]
data_a[7] => altsyncram_ess3:auto_generated.data_a[7]
data_a[8] => altsyncram_ess3:auto_generated.data_a[8]
data_a[9] => altsyncram_ess3:auto_generated.data_a[9]
data_a[10] => altsyncram_ess3:auto_generated.data_a[10]
data_a[11] => altsyncram_ess3:auto_generated.data_a[11]
data_a[12] => altsyncram_ess3:auto_generated.data_a[12]
data_a[13] => altsyncram_ess3:auto_generated.data_a[13]
data_a[14] => altsyncram_ess3:auto_generated.data_a[14]
data_a[15] => altsyncram_ess3:auto_generated.data_a[15]
data_a[16] => altsyncram_ess3:auto_generated.data_a[16]
data_a[17] => altsyncram_ess3:auto_generated.data_a[17]
data_a[18] => altsyncram_ess3:auto_generated.data_a[18]
data_a[19] => altsyncram_ess3:auto_generated.data_a[19]
data_a[20] => altsyncram_ess3:auto_generated.data_a[20]
data_a[21] => altsyncram_ess3:auto_generated.data_a[21]
data_a[22] => altsyncram_ess3:auto_generated.data_a[22]
data_a[23] => altsyncram_ess3:auto_generated.data_a[23]
data_a[24] => altsyncram_ess3:auto_generated.data_a[24]
data_a[25] => altsyncram_ess3:auto_generated.data_a[25]
data_a[26] => altsyncram_ess3:auto_generated.data_a[26]
data_a[27] => altsyncram_ess3:auto_generated.data_a[27]
data_a[28] => altsyncram_ess3:auto_generated.data_a[28]
data_a[29] => altsyncram_ess3:auto_generated.data_a[29]
data_a[30] => altsyncram_ess3:auto_generated.data_a[30]
data_a[31] => altsyncram_ess3:auto_generated.data_a[31]
data_a[32] => altsyncram_ess3:auto_generated.data_a[32]
data_a[33] => altsyncram_ess3:auto_generated.data_a[33]
data_a[34] => altsyncram_ess3:auto_generated.data_a[34]
data_a[35] => altsyncram_ess3:auto_generated.data_a[35]
data_a[36] => altsyncram_ess3:auto_generated.data_a[36]
data_a[37] => altsyncram_ess3:auto_generated.data_a[37]
data_a[38] => altsyncram_ess3:auto_generated.data_a[38]
data_a[39] => altsyncram_ess3:auto_generated.data_a[39]
data_a[40] => altsyncram_ess3:auto_generated.data_a[40]
data_a[41] => altsyncram_ess3:auto_generated.data_a[41]
data_a[42] => altsyncram_ess3:auto_generated.data_a[42]
data_a[43] => altsyncram_ess3:auto_generated.data_a[43]
data_a[44] => altsyncram_ess3:auto_generated.data_a[44]
data_a[45] => altsyncram_ess3:auto_generated.data_a[45]
data_a[46] => altsyncram_ess3:auto_generated.data_a[46]
data_a[47] => altsyncram_ess3:auto_generated.data_a[47]
data_a[48] => altsyncram_ess3:auto_generated.data_a[48]
data_a[49] => altsyncram_ess3:auto_generated.data_a[49]
data_a[50] => altsyncram_ess3:auto_generated.data_a[50]
data_a[51] => altsyncram_ess3:auto_generated.data_a[51]
data_a[52] => altsyncram_ess3:auto_generated.data_a[52]
data_a[53] => altsyncram_ess3:auto_generated.data_a[53]
data_a[54] => altsyncram_ess3:auto_generated.data_a[54]
data_a[55] => altsyncram_ess3:auto_generated.data_a[55]
data_a[56] => altsyncram_ess3:auto_generated.data_a[56]
data_a[57] => altsyncram_ess3:auto_generated.data_a[57]
data_a[58] => altsyncram_ess3:auto_generated.data_a[58]
data_a[59] => altsyncram_ess3:auto_generated.data_a[59]
data_a[60] => altsyncram_ess3:auto_generated.data_a[60]
data_a[61] => altsyncram_ess3:auto_generated.data_a[61]
data_a[62] => altsyncram_ess3:auto_generated.data_a[62]
data_a[63] => altsyncram_ess3:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ess3:auto_generated.address_a[0]
address_a[1] => altsyncram_ess3:auto_generated.address_a[1]
address_a[2] => altsyncram_ess3:auto_generated.address_a[2]
address_a[3] => altsyncram_ess3:auto_generated.address_a[3]
address_a[4] => altsyncram_ess3:auto_generated.address_a[4]
address_a[5] => altsyncram_ess3:auto_generated.address_a[5]
address_a[6] => altsyncram_ess3:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ess3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ess3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ess3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ess3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ess3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ess3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ess3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ess3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ess3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ess3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ess3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ess3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ess3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ess3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ess3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ess3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ess3:auto_generated.q_a[15]
q_a[16] <= altsyncram_ess3:auto_generated.q_a[16]
q_a[17] <= altsyncram_ess3:auto_generated.q_a[17]
q_a[18] <= altsyncram_ess3:auto_generated.q_a[18]
q_a[19] <= altsyncram_ess3:auto_generated.q_a[19]
q_a[20] <= altsyncram_ess3:auto_generated.q_a[20]
q_a[21] <= altsyncram_ess3:auto_generated.q_a[21]
q_a[22] <= altsyncram_ess3:auto_generated.q_a[22]
q_a[23] <= altsyncram_ess3:auto_generated.q_a[23]
q_a[24] <= altsyncram_ess3:auto_generated.q_a[24]
q_a[25] <= altsyncram_ess3:auto_generated.q_a[25]
q_a[26] <= altsyncram_ess3:auto_generated.q_a[26]
q_a[27] <= altsyncram_ess3:auto_generated.q_a[27]
q_a[28] <= altsyncram_ess3:auto_generated.q_a[28]
q_a[29] <= altsyncram_ess3:auto_generated.q_a[29]
q_a[30] <= altsyncram_ess3:auto_generated.q_a[30]
q_a[31] <= altsyncram_ess3:auto_generated.q_a[31]
q_a[32] <= altsyncram_ess3:auto_generated.q_a[32]
q_a[33] <= altsyncram_ess3:auto_generated.q_a[33]
q_a[34] <= altsyncram_ess3:auto_generated.q_a[34]
q_a[35] <= altsyncram_ess3:auto_generated.q_a[35]
q_a[36] <= altsyncram_ess3:auto_generated.q_a[36]
q_a[37] <= altsyncram_ess3:auto_generated.q_a[37]
q_a[38] <= altsyncram_ess3:auto_generated.q_a[38]
q_a[39] <= altsyncram_ess3:auto_generated.q_a[39]
q_a[40] <= altsyncram_ess3:auto_generated.q_a[40]
q_a[41] <= altsyncram_ess3:auto_generated.q_a[41]
q_a[42] <= altsyncram_ess3:auto_generated.q_a[42]
q_a[43] <= altsyncram_ess3:auto_generated.q_a[43]
q_a[44] <= altsyncram_ess3:auto_generated.q_a[44]
q_a[45] <= altsyncram_ess3:auto_generated.q_a[45]
q_a[46] <= altsyncram_ess3:auto_generated.q_a[46]
q_a[47] <= altsyncram_ess3:auto_generated.q_a[47]
q_a[48] <= altsyncram_ess3:auto_generated.q_a[48]
q_a[49] <= altsyncram_ess3:auto_generated.q_a[49]
q_a[50] <= altsyncram_ess3:auto_generated.q_a[50]
q_a[51] <= altsyncram_ess3:auto_generated.q_a[51]
q_a[52] <= altsyncram_ess3:auto_generated.q_a[52]
q_a[53] <= altsyncram_ess3:auto_generated.q_a[53]
q_a[54] <= altsyncram_ess3:auto_generated.q_a[54]
q_a[55] <= altsyncram_ess3:auto_generated.q_a[55]
q_a[56] <= altsyncram_ess3:auto_generated.q_a[56]
q_a[57] <= altsyncram_ess3:auto_generated.q_a[57]
q_a[58] <= altsyncram_ess3:auto_generated.q_a[58]
q_a[59] <= altsyncram_ess3:auto_generated.q_a[59]
q_a[60] <= altsyncram_ess3:auto_generated.q_a[60]
q_a[61] <= altsyncram_ess3:auto_generated.q_a[61]
q_a[62] <= altsyncram_ess3:auto_generated.q_a[62]
q_a[63] <= altsyncram_ess3:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|datapath|control_unit:u7
Branch <= Branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I[0] => ~NO_FANOUT~
I[1] => ~NO_FANOUT~
I[2] => Equal0.IN2
I[2] => Equal1.IN4
I[2] => Equal2.IN3
I[2] => Equal3.IN2
I[3] => Equal0.IN1
I[3] => Equal1.IN3
I[3] => Equal2.IN2
I[3] => Equal3.IN1
I[4] => Equal0.IN4
I[4] => Equal1.IN2
I[4] => Equal2.IN1
I[4] => Equal3.IN0
I[5] => Equal0.IN3
I[5] => Equal1.IN1
I[5] => Equal2.IN4
I[5] => Equal3.IN4
I[6] => Equal0.IN0
I[6] => Equal1.IN0
I[6] => Equal2.IN0
I[6] => Equal3.IN3
clock => ALUOp[0]~reg0.CLK
clock => ALUOp[1]~reg0.CLK
clock => RegWrite~reg0.CLK
clock => ALUSrc~reg0.CLK
clock => MemWrite~reg0.CLK
clock => MemtoReg~reg0.CLK
clock => MemRead~reg0.CLK
clock => Branch~reg0.CLK
clr => ALUOp[0]~reg0.ACLR
clr => ALUOp[1]~reg0.ACLR
clr => RegWrite~reg0.ACLR
clr => ALUSrc~reg0.ACLR
clr => MemWrite~reg0.ACLR
clr => MemtoReg~reg0.ACLR
clr => MemRead~reg0.ACLR
clr => Branch~reg0.ACLR
stall => process_0.IN0
staystall => process_0.IN1
morestall => process_0.IN1


|datapath|ALU_control:u8
Opcode[0] <= Opcode.DB_MAX_OUTPUT_PORT_TYPE
Opcode[1] <= Opcode.DB_MAX_OUTPUT_PORT_TYPE
Opcode[2] <= Opcode.DB_MAX_OUTPUT_PORT_TYPE
Opcode[3] <= <GND>
ALUOp[0] => Equal0.IN1
ALUOp[0] => Equal2.IN0
ALUOp[0] => Equal9.IN1
ALUOp[0] => Equal11.IN1
ALUOp[1] => Equal0.IN0
ALUOp[1] => Equal2.IN1
ALUOp[1] => Equal9.IN0
ALUOp[1] => Equal11.IN0
Funct7[0] => Equal1.IN6
Funct7[0] => Equal6.IN3
Funct7[0] => Equal10.IN2
Funct7[0] => Equal12.IN6
Funct7[1] => Equal1.IN5
Funct7[1] => Equal6.IN2
Funct7[1] => Equal10.IN1
Funct7[1] => Equal12.IN5
Funct7[2] => Equal1.IN4
Funct7[2] => Equal6.IN6
Funct7[2] => Equal10.IN6
Funct7[2] => Equal12.IN4
Funct7[3] => Equal1.IN3
Funct7[3] => Equal6.IN5
Funct7[3] => Equal10.IN5
Funct7[3] => Equal12.IN3
Funct7[4] => Equal1.IN2
Funct7[4] => Equal6.IN1
Funct7[4] => Equal10.IN0
Funct7[4] => Equal12.IN2
Funct7[5] => Equal1.IN1
Funct7[5] => Equal6.IN0
Funct7[5] => Equal10.IN4
Funct7[5] => Equal12.IN0
Funct7[6] => Equal1.IN0
Funct7[6] => Equal6.IN4
Funct7[6] => Equal10.IN3
Funct7[6] => Equal12.IN1
Funct3[0] => Equal3.IN2
Funct3[0] => Equal4.IN2
Funct3[0] => Equal5.IN2
Funct3[0] => Equal7.IN2
Funct3[0] => Equal8.IN0
Funct3[0] => Equal13.IN1
Funct3[1] => Equal3.IN1
Funct3[1] => Equal4.IN1
Funct3[1] => Equal5.IN1
Funct3[1] => Equal7.IN1
Funct3[1] => Equal8.IN2
Funct3[1] => Equal13.IN2
Funct3[2] => Equal3.IN0
Funct3[2] => Equal4.IN0
Funct3[2] => Equal5.IN0
Funct3[2] => Equal7.IN0
Funct3[2] => Equal8.IN1
Funct3[2] => Equal13.IN0
clr => Opcode.OUTPUTSELECT
clr => Opcode.OUTPUTSELECT
clr => Opcode.OUTPUTSELECT


|datapath|IF_reg:u9
clear => instruction_out[0]~reg0.ACLR
clear => instruction_out[1]~reg0.ACLR
clear => instruction_out[2]~reg0.ACLR
clear => instruction_out[3]~reg0.ACLR
clear => instruction_out[4]~reg0.ACLR
clear => instruction_out[5]~reg0.ACLR
clear => instruction_out[6]~reg0.ACLR
clear => instruction_out[7]~reg0.ACLR
clear => instruction_out[8]~reg0.ACLR
clear => instruction_out[9]~reg0.ACLR
clear => instruction_out[10]~reg0.ACLR
clear => instruction_out[11]~reg0.ACLR
clear => instruction_out[12]~reg0.ACLR
clear => instruction_out[13]~reg0.ACLR
clear => instruction_out[14]~reg0.ACLR
clear => instruction_out[15]~reg0.ACLR
clear => instruction_out[16]~reg0.ACLR
clear => instruction_out[17]~reg0.ACLR
clear => instruction_out[18]~reg0.ACLR
clear => instruction_out[19]~reg0.ACLR
clear => instruction_out[20]~reg0.ACLR
clear => instruction_out[21]~reg0.ACLR
clear => instruction_out[22]~reg0.ACLR
clear => instruction_out[23]~reg0.ACLR
clear => instruction_out[24]~reg0.ACLR
clear => instruction_out[25]~reg0.ACLR
clear => instruction_out[26]~reg0.ACLR
clear => instruction_out[27]~reg0.ACLR
clear => instruction_out[28]~reg0.ACLR
clear => instruction_out[29]~reg0.ACLR
clear => instruction_out[30]~reg0.ACLR
clear => instruction_out[31]~reg0.ACLR
clear => pc_out[0]~reg0.ACLR
clear => pc_out[1]~reg0.ACLR
clear => pc_out[2]~reg0.ACLR
clear => pc_out[3]~reg0.ACLR
clear => pc_out[4]~reg0.ACLR
clear => pc_out[5]~reg0.ACLR
clear => pc_out[6]~reg0.ACLR
clear => pc_out[7]~reg0.ACLR
clock => instruction_out[0]~reg0.CLK
clock => instruction_out[1]~reg0.CLK
clock => instruction_out[2]~reg0.CLK
clock => instruction_out[3]~reg0.CLK
clock => instruction_out[4]~reg0.CLK
clock => instruction_out[5]~reg0.CLK
clock => instruction_out[6]~reg0.CLK
clock => instruction_out[7]~reg0.CLK
clock => instruction_out[8]~reg0.CLK
clock => instruction_out[9]~reg0.CLK
clock => instruction_out[10]~reg0.CLK
clock => instruction_out[11]~reg0.CLK
clock => instruction_out[12]~reg0.CLK
clock => instruction_out[13]~reg0.CLK
clock => instruction_out[14]~reg0.CLK
clock => instruction_out[15]~reg0.CLK
clock => instruction_out[16]~reg0.CLK
clock => instruction_out[17]~reg0.CLK
clock => instruction_out[18]~reg0.CLK
clock => instruction_out[19]~reg0.CLK
clock => instruction_out[20]~reg0.CLK
clock => instruction_out[21]~reg0.CLK
clock => instruction_out[22]~reg0.CLK
clock => instruction_out[23]~reg0.CLK
clock => instruction_out[24]~reg0.CLK
clock => instruction_out[25]~reg0.CLK
clock => instruction_out[26]~reg0.CLK
clock => instruction_out[27]~reg0.CLK
clock => instruction_out[28]~reg0.CLK
clock => instruction_out[29]~reg0.CLK
clock => instruction_out[30]~reg0.CLK
clock => instruction_out[31]~reg0.CLK
clock => pc_out[0]~reg0.CLK
clock => pc_out[1]~reg0.CLK
clock => pc_out[2]~reg0.CLK
clock => pc_out[3]~reg0.CLK
clock => pc_out[4]~reg0.CLK
clock => pc_out[5]~reg0.CLK
clock => pc_out[6]~reg0.CLK
clock => pc_out[7]~reg0.CLK
pc_in[0] => pc_out[0]~reg0.DATAIN
pc_in[1] => pc_out[1]~reg0.DATAIN
pc_in[2] => pc_out[2]~reg0.DATAIN
pc_in[3] => pc_out[3]~reg0.DATAIN
pc_in[4] => pc_out[4]~reg0.DATAIN
pc_in[5] => pc_out[5]~reg0.DATAIN
pc_in[6] => pc_out[6]~reg0.DATAIN
pc_in[7] => pc_out[7]~reg0.DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall => process_0.IN0
staystall => process_0.IN1
instruction_in[0] => instruction_out[0]~reg0.DATAIN
instruction_in[1] => instruction_out[1]~reg0.DATAIN
instruction_in[2] => instruction_out[2]~reg0.DATAIN
instruction_in[3] => instruction_out[3]~reg0.DATAIN
instruction_in[4] => instruction_out[4]~reg0.DATAIN
instruction_in[5] => instruction_out[5]~reg0.DATAIN
instruction_in[6] => instruction_out[6]~reg0.DATAIN
instruction_in[7] => instruction_out[7]~reg0.DATAIN
instruction_in[8] => instruction_out[8]~reg0.DATAIN
instruction_in[9] => instruction_out[9]~reg0.DATAIN
instruction_in[10] => instruction_out[10]~reg0.DATAIN
instruction_in[11] => instruction_out[11]~reg0.DATAIN
instruction_in[12] => instruction_out[12]~reg0.DATAIN
instruction_in[13] => instruction_out[13]~reg0.DATAIN
instruction_in[14] => instruction_out[14]~reg0.DATAIN
instruction_in[15] => instruction_out[15]~reg0.DATAIN
instruction_in[16] => instruction_out[16]~reg0.DATAIN
instruction_in[17] => instruction_out[17]~reg0.DATAIN
instruction_in[18] => instruction_out[18]~reg0.DATAIN
instruction_in[19] => instruction_out[19]~reg0.DATAIN
instruction_in[20] => instruction_out[20]~reg0.DATAIN
instruction_in[21] => instruction_out[21]~reg0.DATAIN
instruction_in[22] => instruction_out[22]~reg0.DATAIN
instruction_in[23] => instruction_out[23]~reg0.DATAIN
instruction_in[24] => instruction_out[24]~reg0.DATAIN
instruction_in[25] => instruction_out[25]~reg0.DATAIN
instruction_in[26] => instruction_out[26]~reg0.DATAIN
instruction_in[27] => instruction_out[27]~reg0.DATAIN
instruction_in[28] => instruction_out[28]~reg0.DATAIN
instruction_in[29] => instruction_out[29]~reg0.DATAIN
instruction_in[30] => instruction_out[30]~reg0.DATAIN
instruction_in[31] => instruction_out[31]~reg0.DATAIN
instruction_out[0] <= instruction_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[1] <= instruction_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[2] <= instruction_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[3] <= instruction_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[4] <= instruction_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[5] <= instruction_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[6] <= instruction_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[7] <= instruction_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[8] <= instruction_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[9] <= instruction_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[10] <= instruction_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[11] <= instruction_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[12] <= instruction_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[13] <= instruction_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[14] <= instruction_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[15] <= instruction_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[16] <= instruction_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[17] <= instruction_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[18] <= instruction_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[19] <= instruction_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[20] <= instruction_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[21] <= instruction_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[22] <= instruction_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[23] <= instruction_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[24] <= instruction_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[25] <= instruction_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[26] <= instruction_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[27] <= instruction_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[28] <= instruction_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[29] <= instruction_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[30] <= instruction_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[31] <= instruction_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|RD_reg:u10
clear => imm_temp[0].ACLR
clear => imm_temp[1].ACLR
clear => imm_temp[2].ACLR
clear => imm_temp[3].ACLR
clear => imm_temp[4].ACLR
clear => imm_temp[5].ACLR
clear => imm_temp[6].ACLR
clear => imm_temp[7].ACLR
clear => imm_temp[8].ACLR
clear => imm_temp[9].ACLR
clear => imm_temp[10].ACLR
clear => imm_temp[11].ACLR
clear => imm_temp[12].ACLR
clear => imm_temp[13].ACLR
clear => imm_temp[14].ACLR
clear => imm_temp[15].ACLR
clear => imm_temp[16].ACLR
clear => imm_temp[17].ACLR
clear => imm_temp[18].ACLR
clear => imm_temp[19].ACLR
clear => imm_temp[20].ACLR
clear => imm_temp[21].ACLR
clear => imm_temp[22].ACLR
clear => imm_temp[23].ACLR
clear => imm_temp[24].ACLR
clear => imm_temp[25].ACLR
clear => imm_temp[26].ACLR
clear => imm_temp[27].ACLR
clear => imm_temp[28].ACLR
clear => imm_temp[29].ACLR
clear => imm_temp[30].ACLR
clear => imm_temp[31].ACLR
clear => imm_temp[32].ACLR
clear => imm_temp[33].ACLR
clear => imm_temp[34].ACLR
clear => imm_temp[35].ACLR
clear => imm_temp[36].ACLR
clear => imm_temp[37].ACLR
clear => imm_temp[38].ACLR
clear => imm_temp[39].ACLR
clear => imm_temp[40].ACLR
clear => imm_temp[41].ACLR
clear => imm_temp[42].ACLR
clear => imm_temp[43].ACLR
clear => imm_temp[44].ACLR
clear => imm_temp[45].ACLR
clear => imm_temp[46].ACLR
clear => imm_temp[47].ACLR
clear => imm_temp[48].ACLR
clear => imm_temp[49].ACLR
clear => imm_temp[50].ACLR
clear => imm_temp[51].ACLR
clear => imm_temp[52].ACLR
clear => imm_temp[53].ACLR
clear => imm_temp[54].ACLR
clear => imm_temp[55].ACLR
clear => imm_temp[56].ACLR
clear => imm_temp[57].ACLR
clear => imm_temp[58].ACLR
clear => imm_temp[59].ACLR
clear => imm_temp[60].ACLR
clear => imm_temp[61].ACLR
clear => imm_temp[62].ACLR
clear => imm_temp[63].ACLR
clear => src2_temp[0].ACLR
clear => src2_temp[1].ACLR
clear => src2_temp[2].ACLR
clear => src2_temp[3].ACLR
clear => src2_temp[4].ACLR
clear => src1_temp[0].ACLR
clear => src1_temp[1].ACLR
clear => src1_temp[2].ACLR
clear => src1_temp[3].ACLR
clear => src1_temp[4].ACLR
clear => fun3_temp[0].ACLR
clear => fun3_temp[1].ACLR
clear => fun3_temp[2].ACLR
clear => fun7_temp[0].ACLR
clear => fun7_temp[1].ACLR
clear => fun7_temp[2].ACLR
clear => fun7_temp[3].ACLR
clear => fun7_temp[4].ACLR
clear => fun7_temp[5].ACLR
clear => fun7_temp[6].ACLR
clear => pc_temp[0].ACLR
clear => pc_temp[1].ACLR
clear => pc_temp[2].ACLR
clear => pc_temp[3].ACLR
clear => pc_temp[4].ACLR
clear => pc_temp[5].ACLR
clear => pc_temp[6].ACLR
clear => pc_temp[7].ACLR
clear => wradd_temp[0].ACLR
clear => wradd_temp[1].ACLR
clear => wradd_temp[2].ACLR
clear => wradd_temp[3].ACLR
clear => wradd_temp[4].ACLR
clear => src2_out[0]~reg0.ACLR
clear => src2_out[1]~reg0.ACLR
clear => src2_out[2]~reg0.ACLR
clear => src2_out[3]~reg0.ACLR
clear => src2_out[4]~reg0.ACLR
clear => src1_out[0]~reg0.ACLR
clear => src1_out[1]~reg0.ACLR
clear => src1_out[2]~reg0.ACLR
clear => src1_out[3]~reg0.ACLR
clear => src1_out[4]~reg0.ACLR
clear => fun3_out[0]~reg0.ACLR
clear => fun3_out[1]~reg0.ACLR
clear => fun3_out[2]~reg0.ACLR
clear => fun7_out[0]~reg0.ACLR
clear => fun7_out[1]~reg0.ACLR
clear => fun7_out[2]~reg0.ACLR
clear => fun7_out[3]~reg0.ACLR
clear => fun7_out[4]~reg0.ACLR
clear => fun7_out[5]~reg0.ACLR
clear => fun7_out[6]~reg0.ACLR
clear => pc_out[0]~reg0.ACLR
clear => pc_out[1]~reg0.ACLR
clear => pc_out[2]~reg0.ACLR
clear => pc_out[3]~reg0.ACLR
clear => pc_out[4]~reg0.ACLR
clear => pc_out[5]~reg0.ACLR
clear => pc_out[6]~reg0.ACLR
clear => pc_out[7]~reg0.ACLR
clear => wradd_out[0]~reg0.ACLR
clear => wradd_out[1]~reg0.ACLR
clear => wradd_out[2]~reg0.ACLR
clear => wradd_out[3]~reg0.ACLR
clear => wradd_out[4]~reg0.ACLR
clear => imm_out[0]~reg0.ACLR
clear => imm_out[1]~reg0.ACLR
clear => imm_out[2]~reg0.ACLR
clear => imm_out[3]~reg0.ACLR
clear => imm_out[4]~reg0.ACLR
clear => imm_out[5]~reg0.ACLR
clear => imm_out[6]~reg0.ACLR
clear => imm_out[7]~reg0.ACLR
clear => imm_out[8]~reg0.ACLR
clear => imm_out[9]~reg0.ACLR
clear => imm_out[10]~reg0.ACLR
clear => imm_out[11]~reg0.ACLR
clear => imm_out[12]~reg0.ACLR
clear => imm_out[13]~reg0.ACLR
clear => imm_out[14]~reg0.ACLR
clear => imm_out[15]~reg0.ACLR
clear => imm_out[16]~reg0.ACLR
clear => imm_out[17]~reg0.ACLR
clear => imm_out[18]~reg0.ACLR
clear => imm_out[19]~reg0.ACLR
clear => imm_out[20]~reg0.ACLR
clear => imm_out[21]~reg0.ACLR
clear => imm_out[22]~reg0.ACLR
clear => imm_out[23]~reg0.ACLR
clear => imm_out[24]~reg0.ACLR
clear => imm_out[25]~reg0.ACLR
clear => imm_out[26]~reg0.ACLR
clear => imm_out[27]~reg0.ACLR
clear => imm_out[28]~reg0.ACLR
clear => imm_out[29]~reg0.ACLR
clear => imm_out[30]~reg0.ACLR
clear => imm_out[31]~reg0.ACLR
clear => imm_out[32]~reg0.ACLR
clear => imm_out[33]~reg0.ACLR
clear => imm_out[34]~reg0.ACLR
clear => imm_out[35]~reg0.ACLR
clear => imm_out[36]~reg0.ACLR
clear => imm_out[37]~reg0.ACLR
clear => imm_out[38]~reg0.ACLR
clear => imm_out[39]~reg0.ACLR
clear => imm_out[40]~reg0.ACLR
clear => imm_out[41]~reg0.ACLR
clear => imm_out[42]~reg0.ACLR
clear => imm_out[43]~reg0.ACLR
clear => imm_out[44]~reg0.ACLR
clear => imm_out[45]~reg0.ACLR
clear => imm_out[46]~reg0.ACLR
clear => imm_out[47]~reg0.ACLR
clear => imm_out[48]~reg0.ACLR
clear => imm_out[49]~reg0.ACLR
clear => imm_out[50]~reg0.ACLR
clear => imm_out[51]~reg0.ACLR
clear => imm_out[52]~reg0.ACLR
clear => imm_out[53]~reg0.ACLR
clear => imm_out[54]~reg0.ACLR
clear => imm_out[55]~reg0.ACLR
clear => imm_out[56]~reg0.ACLR
clear => imm_out[57]~reg0.ACLR
clear => imm_out[58]~reg0.ACLR
clear => imm_out[59]~reg0.ACLR
clear => imm_out[60]~reg0.ACLR
clear => imm_out[61]~reg0.ACLR
clear => imm_out[62]~reg0.ACLR
clear => imm_out[63]~reg0.ACLR
clear => Data2_out[0]~reg0.ACLR
clear => Data2_out[1]~reg0.ACLR
clear => Data2_out[2]~reg0.ACLR
clear => Data2_out[3]~reg0.ACLR
clear => Data2_out[4]~reg0.ACLR
clear => Data2_out[5]~reg0.ACLR
clear => Data2_out[6]~reg0.ACLR
clear => Data2_out[7]~reg0.ACLR
clear => Data2_out[8]~reg0.ACLR
clear => Data2_out[9]~reg0.ACLR
clear => Data2_out[10]~reg0.ACLR
clear => Data2_out[11]~reg0.ACLR
clear => Data2_out[12]~reg0.ACLR
clear => Data2_out[13]~reg0.ACLR
clear => Data2_out[14]~reg0.ACLR
clear => Data2_out[15]~reg0.ACLR
clear => Data2_out[16]~reg0.ACLR
clear => Data2_out[17]~reg0.ACLR
clear => Data2_out[18]~reg0.ACLR
clear => Data2_out[19]~reg0.ACLR
clear => Data2_out[20]~reg0.ACLR
clear => Data2_out[21]~reg0.ACLR
clear => Data2_out[22]~reg0.ACLR
clear => Data2_out[23]~reg0.ACLR
clear => Data2_out[24]~reg0.ACLR
clear => Data2_out[25]~reg0.ACLR
clear => Data2_out[26]~reg0.ACLR
clear => Data2_out[27]~reg0.ACLR
clear => Data2_out[28]~reg0.ACLR
clear => Data2_out[29]~reg0.ACLR
clear => Data2_out[30]~reg0.ACLR
clear => Data2_out[31]~reg0.ACLR
clear => Data2_out[32]~reg0.ACLR
clear => Data2_out[33]~reg0.ACLR
clear => Data2_out[34]~reg0.ACLR
clear => Data2_out[35]~reg0.ACLR
clear => Data2_out[36]~reg0.ACLR
clear => Data2_out[37]~reg0.ACLR
clear => Data2_out[38]~reg0.ACLR
clear => Data2_out[39]~reg0.ACLR
clear => Data2_out[40]~reg0.ACLR
clear => Data2_out[41]~reg0.ACLR
clear => Data2_out[42]~reg0.ACLR
clear => Data2_out[43]~reg0.ACLR
clear => Data2_out[44]~reg0.ACLR
clear => Data2_out[45]~reg0.ACLR
clear => Data2_out[46]~reg0.ACLR
clear => Data2_out[47]~reg0.ACLR
clear => Data2_out[48]~reg0.ACLR
clear => Data2_out[49]~reg0.ACLR
clear => Data2_out[50]~reg0.ACLR
clear => Data2_out[51]~reg0.ACLR
clear => Data2_out[52]~reg0.ACLR
clear => Data2_out[53]~reg0.ACLR
clear => Data2_out[54]~reg0.ACLR
clear => Data2_out[55]~reg0.ACLR
clear => Data2_out[56]~reg0.ACLR
clear => Data2_out[57]~reg0.ACLR
clear => Data2_out[58]~reg0.ACLR
clear => Data2_out[59]~reg0.ACLR
clear => Data2_out[60]~reg0.ACLR
clear => Data2_out[61]~reg0.ACLR
clear => Data2_out[62]~reg0.ACLR
clear => Data2_out[63]~reg0.ACLR
clear => Data1_out[0]~reg0.ACLR
clear => Data1_out[1]~reg0.ACLR
clear => Data1_out[2]~reg0.ACLR
clear => Data1_out[3]~reg0.ACLR
clear => Data1_out[4]~reg0.ACLR
clear => Data1_out[5]~reg0.ACLR
clear => Data1_out[6]~reg0.ACLR
clear => Data1_out[7]~reg0.ACLR
clear => Data1_out[8]~reg0.ACLR
clear => Data1_out[9]~reg0.ACLR
clear => Data1_out[10]~reg0.ACLR
clear => Data1_out[11]~reg0.ACLR
clear => Data1_out[12]~reg0.ACLR
clear => Data1_out[13]~reg0.ACLR
clear => Data1_out[14]~reg0.ACLR
clear => Data1_out[15]~reg0.ACLR
clear => Data1_out[16]~reg0.ACLR
clear => Data1_out[17]~reg0.ACLR
clear => Data1_out[18]~reg0.ACLR
clear => Data1_out[19]~reg0.ACLR
clear => Data1_out[20]~reg0.ACLR
clear => Data1_out[21]~reg0.ACLR
clear => Data1_out[22]~reg0.ACLR
clear => Data1_out[23]~reg0.ACLR
clear => Data1_out[24]~reg0.ACLR
clear => Data1_out[25]~reg0.ACLR
clear => Data1_out[26]~reg0.ACLR
clear => Data1_out[27]~reg0.ACLR
clear => Data1_out[28]~reg0.ACLR
clear => Data1_out[29]~reg0.ACLR
clear => Data1_out[30]~reg0.ACLR
clear => Data1_out[31]~reg0.ACLR
clear => Data1_out[32]~reg0.ACLR
clear => Data1_out[33]~reg0.ACLR
clear => Data1_out[34]~reg0.ACLR
clear => Data1_out[35]~reg0.ACLR
clear => Data1_out[36]~reg0.ACLR
clear => Data1_out[37]~reg0.ACLR
clear => Data1_out[38]~reg0.ACLR
clear => Data1_out[39]~reg0.ACLR
clear => Data1_out[40]~reg0.ACLR
clear => Data1_out[41]~reg0.ACLR
clear => Data1_out[42]~reg0.ACLR
clear => Data1_out[43]~reg0.ACLR
clear => Data1_out[44]~reg0.ACLR
clear => Data1_out[45]~reg0.ACLR
clear => Data1_out[46]~reg0.ACLR
clear => Data1_out[47]~reg0.ACLR
clear => Data1_out[48]~reg0.ACLR
clear => Data1_out[49]~reg0.ACLR
clear => Data1_out[50]~reg0.ACLR
clear => Data1_out[51]~reg0.ACLR
clear => Data1_out[52]~reg0.ACLR
clear => Data1_out[53]~reg0.ACLR
clear => Data1_out[54]~reg0.ACLR
clear => Data1_out[55]~reg0.ACLR
clear => Data1_out[56]~reg0.ACLR
clear => Data1_out[57]~reg0.ACLR
clear => Data1_out[58]~reg0.ACLR
clear => Data1_out[59]~reg0.ACLR
clear => Data1_out[60]~reg0.ACLR
clear => Data1_out[61]~reg0.ACLR
clear => Data1_out[62]~reg0.ACLR
clear => Data1_out[63]~reg0.ACLR
clock => imm_temp[0].CLK
clock => imm_temp[1].CLK
clock => imm_temp[2].CLK
clock => imm_temp[3].CLK
clock => imm_temp[4].CLK
clock => imm_temp[5].CLK
clock => imm_temp[6].CLK
clock => imm_temp[7].CLK
clock => imm_temp[8].CLK
clock => imm_temp[9].CLK
clock => imm_temp[10].CLK
clock => imm_temp[11].CLK
clock => imm_temp[12].CLK
clock => imm_temp[13].CLK
clock => imm_temp[14].CLK
clock => imm_temp[15].CLK
clock => imm_temp[16].CLK
clock => imm_temp[17].CLK
clock => imm_temp[18].CLK
clock => imm_temp[19].CLK
clock => imm_temp[20].CLK
clock => imm_temp[21].CLK
clock => imm_temp[22].CLK
clock => imm_temp[23].CLK
clock => imm_temp[24].CLK
clock => imm_temp[25].CLK
clock => imm_temp[26].CLK
clock => imm_temp[27].CLK
clock => imm_temp[28].CLK
clock => imm_temp[29].CLK
clock => imm_temp[30].CLK
clock => imm_temp[31].CLK
clock => imm_temp[32].CLK
clock => imm_temp[33].CLK
clock => imm_temp[34].CLK
clock => imm_temp[35].CLK
clock => imm_temp[36].CLK
clock => imm_temp[37].CLK
clock => imm_temp[38].CLK
clock => imm_temp[39].CLK
clock => imm_temp[40].CLK
clock => imm_temp[41].CLK
clock => imm_temp[42].CLK
clock => imm_temp[43].CLK
clock => imm_temp[44].CLK
clock => imm_temp[45].CLK
clock => imm_temp[46].CLK
clock => imm_temp[47].CLK
clock => imm_temp[48].CLK
clock => imm_temp[49].CLK
clock => imm_temp[50].CLK
clock => imm_temp[51].CLK
clock => imm_temp[52].CLK
clock => imm_temp[53].CLK
clock => imm_temp[54].CLK
clock => imm_temp[55].CLK
clock => imm_temp[56].CLK
clock => imm_temp[57].CLK
clock => imm_temp[58].CLK
clock => imm_temp[59].CLK
clock => imm_temp[60].CLK
clock => imm_temp[61].CLK
clock => imm_temp[62].CLK
clock => imm_temp[63].CLK
clock => src2_temp[0].CLK
clock => src2_temp[1].CLK
clock => src2_temp[2].CLK
clock => src2_temp[3].CLK
clock => src2_temp[4].CLK
clock => src1_temp[0].CLK
clock => src1_temp[1].CLK
clock => src1_temp[2].CLK
clock => src1_temp[3].CLK
clock => src1_temp[4].CLK
clock => fun3_temp[0].CLK
clock => fun3_temp[1].CLK
clock => fun3_temp[2].CLK
clock => fun7_temp[0].CLK
clock => fun7_temp[1].CLK
clock => fun7_temp[2].CLK
clock => fun7_temp[3].CLK
clock => fun7_temp[4].CLK
clock => fun7_temp[5].CLK
clock => fun7_temp[6].CLK
clock => pc_temp[0].CLK
clock => pc_temp[1].CLK
clock => pc_temp[2].CLK
clock => pc_temp[3].CLK
clock => pc_temp[4].CLK
clock => pc_temp[5].CLK
clock => pc_temp[6].CLK
clock => pc_temp[7].CLK
clock => wradd_temp[0].CLK
clock => wradd_temp[1].CLK
clock => wradd_temp[2].CLK
clock => wradd_temp[3].CLK
clock => wradd_temp[4].CLK
clock => src2_out[0]~reg0.CLK
clock => src2_out[1]~reg0.CLK
clock => src2_out[2]~reg0.CLK
clock => src2_out[3]~reg0.CLK
clock => src2_out[4]~reg0.CLK
clock => src1_out[0]~reg0.CLK
clock => src1_out[1]~reg0.CLK
clock => src1_out[2]~reg0.CLK
clock => src1_out[3]~reg0.CLK
clock => src1_out[4]~reg0.CLK
clock => fun3_out[0]~reg0.CLK
clock => fun3_out[1]~reg0.CLK
clock => fun3_out[2]~reg0.CLK
clock => fun7_out[0]~reg0.CLK
clock => fun7_out[1]~reg0.CLK
clock => fun7_out[2]~reg0.CLK
clock => fun7_out[3]~reg0.CLK
clock => fun7_out[4]~reg0.CLK
clock => fun7_out[5]~reg0.CLK
clock => fun7_out[6]~reg0.CLK
clock => pc_out[0]~reg0.CLK
clock => pc_out[1]~reg0.CLK
clock => pc_out[2]~reg0.CLK
clock => pc_out[3]~reg0.CLK
clock => pc_out[4]~reg0.CLK
clock => pc_out[5]~reg0.CLK
clock => pc_out[6]~reg0.CLK
clock => pc_out[7]~reg0.CLK
clock => wradd_out[0]~reg0.CLK
clock => wradd_out[1]~reg0.CLK
clock => wradd_out[2]~reg0.CLK
clock => wradd_out[3]~reg0.CLK
clock => wradd_out[4]~reg0.CLK
clock => imm_out[0]~reg0.CLK
clock => imm_out[1]~reg0.CLK
clock => imm_out[2]~reg0.CLK
clock => imm_out[3]~reg0.CLK
clock => imm_out[4]~reg0.CLK
clock => imm_out[5]~reg0.CLK
clock => imm_out[6]~reg0.CLK
clock => imm_out[7]~reg0.CLK
clock => imm_out[8]~reg0.CLK
clock => imm_out[9]~reg0.CLK
clock => imm_out[10]~reg0.CLK
clock => imm_out[11]~reg0.CLK
clock => imm_out[12]~reg0.CLK
clock => imm_out[13]~reg0.CLK
clock => imm_out[14]~reg0.CLK
clock => imm_out[15]~reg0.CLK
clock => imm_out[16]~reg0.CLK
clock => imm_out[17]~reg0.CLK
clock => imm_out[18]~reg0.CLK
clock => imm_out[19]~reg0.CLK
clock => imm_out[20]~reg0.CLK
clock => imm_out[21]~reg0.CLK
clock => imm_out[22]~reg0.CLK
clock => imm_out[23]~reg0.CLK
clock => imm_out[24]~reg0.CLK
clock => imm_out[25]~reg0.CLK
clock => imm_out[26]~reg0.CLK
clock => imm_out[27]~reg0.CLK
clock => imm_out[28]~reg0.CLK
clock => imm_out[29]~reg0.CLK
clock => imm_out[30]~reg0.CLK
clock => imm_out[31]~reg0.CLK
clock => imm_out[32]~reg0.CLK
clock => imm_out[33]~reg0.CLK
clock => imm_out[34]~reg0.CLK
clock => imm_out[35]~reg0.CLK
clock => imm_out[36]~reg0.CLK
clock => imm_out[37]~reg0.CLK
clock => imm_out[38]~reg0.CLK
clock => imm_out[39]~reg0.CLK
clock => imm_out[40]~reg0.CLK
clock => imm_out[41]~reg0.CLK
clock => imm_out[42]~reg0.CLK
clock => imm_out[43]~reg0.CLK
clock => imm_out[44]~reg0.CLK
clock => imm_out[45]~reg0.CLK
clock => imm_out[46]~reg0.CLK
clock => imm_out[47]~reg0.CLK
clock => imm_out[48]~reg0.CLK
clock => imm_out[49]~reg0.CLK
clock => imm_out[50]~reg0.CLK
clock => imm_out[51]~reg0.CLK
clock => imm_out[52]~reg0.CLK
clock => imm_out[53]~reg0.CLK
clock => imm_out[54]~reg0.CLK
clock => imm_out[55]~reg0.CLK
clock => imm_out[56]~reg0.CLK
clock => imm_out[57]~reg0.CLK
clock => imm_out[58]~reg0.CLK
clock => imm_out[59]~reg0.CLK
clock => imm_out[60]~reg0.CLK
clock => imm_out[61]~reg0.CLK
clock => imm_out[62]~reg0.CLK
clock => imm_out[63]~reg0.CLK
clock => Data2_out[0]~reg0.CLK
clock => Data2_out[1]~reg0.CLK
clock => Data2_out[2]~reg0.CLK
clock => Data2_out[3]~reg0.CLK
clock => Data2_out[4]~reg0.CLK
clock => Data2_out[5]~reg0.CLK
clock => Data2_out[6]~reg0.CLK
clock => Data2_out[7]~reg0.CLK
clock => Data2_out[8]~reg0.CLK
clock => Data2_out[9]~reg0.CLK
clock => Data2_out[10]~reg0.CLK
clock => Data2_out[11]~reg0.CLK
clock => Data2_out[12]~reg0.CLK
clock => Data2_out[13]~reg0.CLK
clock => Data2_out[14]~reg0.CLK
clock => Data2_out[15]~reg0.CLK
clock => Data2_out[16]~reg0.CLK
clock => Data2_out[17]~reg0.CLK
clock => Data2_out[18]~reg0.CLK
clock => Data2_out[19]~reg0.CLK
clock => Data2_out[20]~reg0.CLK
clock => Data2_out[21]~reg0.CLK
clock => Data2_out[22]~reg0.CLK
clock => Data2_out[23]~reg0.CLK
clock => Data2_out[24]~reg0.CLK
clock => Data2_out[25]~reg0.CLK
clock => Data2_out[26]~reg0.CLK
clock => Data2_out[27]~reg0.CLK
clock => Data2_out[28]~reg0.CLK
clock => Data2_out[29]~reg0.CLK
clock => Data2_out[30]~reg0.CLK
clock => Data2_out[31]~reg0.CLK
clock => Data2_out[32]~reg0.CLK
clock => Data2_out[33]~reg0.CLK
clock => Data2_out[34]~reg0.CLK
clock => Data2_out[35]~reg0.CLK
clock => Data2_out[36]~reg0.CLK
clock => Data2_out[37]~reg0.CLK
clock => Data2_out[38]~reg0.CLK
clock => Data2_out[39]~reg0.CLK
clock => Data2_out[40]~reg0.CLK
clock => Data2_out[41]~reg0.CLK
clock => Data2_out[42]~reg0.CLK
clock => Data2_out[43]~reg0.CLK
clock => Data2_out[44]~reg0.CLK
clock => Data2_out[45]~reg0.CLK
clock => Data2_out[46]~reg0.CLK
clock => Data2_out[47]~reg0.CLK
clock => Data2_out[48]~reg0.CLK
clock => Data2_out[49]~reg0.CLK
clock => Data2_out[50]~reg0.CLK
clock => Data2_out[51]~reg0.CLK
clock => Data2_out[52]~reg0.CLK
clock => Data2_out[53]~reg0.CLK
clock => Data2_out[54]~reg0.CLK
clock => Data2_out[55]~reg0.CLK
clock => Data2_out[56]~reg0.CLK
clock => Data2_out[57]~reg0.CLK
clock => Data2_out[58]~reg0.CLK
clock => Data2_out[59]~reg0.CLK
clock => Data2_out[60]~reg0.CLK
clock => Data2_out[61]~reg0.CLK
clock => Data2_out[62]~reg0.CLK
clock => Data2_out[63]~reg0.CLK
clock => Data1_out[0]~reg0.CLK
clock => Data1_out[1]~reg0.CLK
clock => Data1_out[2]~reg0.CLK
clock => Data1_out[3]~reg0.CLK
clock => Data1_out[4]~reg0.CLK
clock => Data1_out[5]~reg0.CLK
clock => Data1_out[6]~reg0.CLK
clock => Data1_out[7]~reg0.CLK
clock => Data1_out[8]~reg0.CLK
clock => Data1_out[9]~reg0.CLK
clock => Data1_out[10]~reg0.CLK
clock => Data1_out[11]~reg0.CLK
clock => Data1_out[12]~reg0.CLK
clock => Data1_out[13]~reg0.CLK
clock => Data1_out[14]~reg0.CLK
clock => Data1_out[15]~reg0.CLK
clock => Data1_out[16]~reg0.CLK
clock => Data1_out[17]~reg0.CLK
clock => Data1_out[18]~reg0.CLK
clock => Data1_out[19]~reg0.CLK
clock => Data1_out[20]~reg0.CLK
clock => Data1_out[21]~reg0.CLK
clock => Data1_out[22]~reg0.CLK
clock => Data1_out[23]~reg0.CLK
clock => Data1_out[24]~reg0.CLK
clock => Data1_out[25]~reg0.CLK
clock => Data1_out[26]~reg0.CLK
clock => Data1_out[27]~reg0.CLK
clock => Data1_out[28]~reg0.CLK
clock => Data1_out[29]~reg0.CLK
clock => Data1_out[30]~reg0.CLK
clock => Data1_out[31]~reg0.CLK
clock => Data1_out[32]~reg0.CLK
clock => Data1_out[33]~reg0.CLK
clock => Data1_out[34]~reg0.CLK
clock => Data1_out[35]~reg0.CLK
clock => Data1_out[36]~reg0.CLK
clock => Data1_out[37]~reg0.CLK
clock => Data1_out[38]~reg0.CLK
clock => Data1_out[39]~reg0.CLK
clock => Data1_out[40]~reg0.CLK
clock => Data1_out[41]~reg0.CLK
clock => Data1_out[42]~reg0.CLK
clock => Data1_out[43]~reg0.CLK
clock => Data1_out[44]~reg0.CLK
clock => Data1_out[45]~reg0.CLK
clock => Data1_out[46]~reg0.CLK
clock => Data1_out[47]~reg0.CLK
clock => Data1_out[48]~reg0.CLK
clock => Data1_out[49]~reg0.CLK
clock => Data1_out[50]~reg0.CLK
clock => Data1_out[51]~reg0.CLK
clock => Data1_out[52]~reg0.CLK
clock => Data1_out[53]~reg0.CLK
clock => Data1_out[54]~reg0.CLK
clock => Data1_out[55]~reg0.CLK
clock => Data1_out[56]~reg0.CLK
clock => Data1_out[57]~reg0.CLK
clock => Data1_out[58]~reg0.CLK
clock => Data1_out[59]~reg0.CLK
clock => Data1_out[60]~reg0.CLK
clock => Data1_out[61]~reg0.CLK
clock => Data1_out[62]~reg0.CLK
clock => Data1_out[63]~reg0.CLK
stall => process_0.IN0
staystall => process_0.IN1
morestall => process_0.IN1
Data1_in[0] => Data1_out[0]~reg0.DATAIN
Data1_in[1] => Data1_out[1]~reg0.DATAIN
Data1_in[2] => Data1_out[2]~reg0.DATAIN
Data1_in[3] => Data1_out[3]~reg0.DATAIN
Data1_in[4] => Data1_out[4]~reg0.DATAIN
Data1_in[5] => Data1_out[5]~reg0.DATAIN
Data1_in[6] => Data1_out[6]~reg0.DATAIN
Data1_in[7] => Data1_out[7]~reg0.DATAIN
Data1_in[8] => Data1_out[8]~reg0.DATAIN
Data1_in[9] => Data1_out[9]~reg0.DATAIN
Data1_in[10] => Data1_out[10]~reg0.DATAIN
Data1_in[11] => Data1_out[11]~reg0.DATAIN
Data1_in[12] => Data1_out[12]~reg0.DATAIN
Data1_in[13] => Data1_out[13]~reg0.DATAIN
Data1_in[14] => Data1_out[14]~reg0.DATAIN
Data1_in[15] => Data1_out[15]~reg0.DATAIN
Data1_in[16] => Data1_out[16]~reg0.DATAIN
Data1_in[17] => Data1_out[17]~reg0.DATAIN
Data1_in[18] => Data1_out[18]~reg0.DATAIN
Data1_in[19] => Data1_out[19]~reg0.DATAIN
Data1_in[20] => Data1_out[20]~reg0.DATAIN
Data1_in[21] => Data1_out[21]~reg0.DATAIN
Data1_in[22] => Data1_out[22]~reg0.DATAIN
Data1_in[23] => Data1_out[23]~reg0.DATAIN
Data1_in[24] => Data1_out[24]~reg0.DATAIN
Data1_in[25] => Data1_out[25]~reg0.DATAIN
Data1_in[26] => Data1_out[26]~reg0.DATAIN
Data1_in[27] => Data1_out[27]~reg0.DATAIN
Data1_in[28] => Data1_out[28]~reg0.DATAIN
Data1_in[29] => Data1_out[29]~reg0.DATAIN
Data1_in[30] => Data1_out[30]~reg0.DATAIN
Data1_in[31] => Data1_out[31]~reg0.DATAIN
Data1_in[32] => Data1_out[32]~reg0.DATAIN
Data1_in[33] => Data1_out[33]~reg0.DATAIN
Data1_in[34] => Data1_out[34]~reg0.DATAIN
Data1_in[35] => Data1_out[35]~reg0.DATAIN
Data1_in[36] => Data1_out[36]~reg0.DATAIN
Data1_in[37] => Data1_out[37]~reg0.DATAIN
Data1_in[38] => Data1_out[38]~reg0.DATAIN
Data1_in[39] => Data1_out[39]~reg0.DATAIN
Data1_in[40] => Data1_out[40]~reg0.DATAIN
Data1_in[41] => Data1_out[41]~reg0.DATAIN
Data1_in[42] => Data1_out[42]~reg0.DATAIN
Data1_in[43] => Data1_out[43]~reg0.DATAIN
Data1_in[44] => Data1_out[44]~reg0.DATAIN
Data1_in[45] => Data1_out[45]~reg0.DATAIN
Data1_in[46] => Data1_out[46]~reg0.DATAIN
Data1_in[47] => Data1_out[47]~reg0.DATAIN
Data1_in[48] => Data1_out[48]~reg0.DATAIN
Data1_in[49] => Data1_out[49]~reg0.DATAIN
Data1_in[50] => Data1_out[50]~reg0.DATAIN
Data1_in[51] => Data1_out[51]~reg0.DATAIN
Data1_in[52] => Data1_out[52]~reg0.DATAIN
Data1_in[53] => Data1_out[53]~reg0.DATAIN
Data1_in[54] => Data1_out[54]~reg0.DATAIN
Data1_in[55] => Data1_out[55]~reg0.DATAIN
Data1_in[56] => Data1_out[56]~reg0.DATAIN
Data1_in[57] => Data1_out[57]~reg0.DATAIN
Data1_in[58] => Data1_out[58]~reg0.DATAIN
Data1_in[59] => Data1_out[59]~reg0.DATAIN
Data1_in[60] => Data1_out[60]~reg0.DATAIN
Data1_in[61] => Data1_out[61]~reg0.DATAIN
Data1_in[62] => Data1_out[62]~reg0.DATAIN
Data1_in[63] => Data1_out[63]~reg0.DATAIN
Data2_in[0] => Data2_out[0]~reg0.DATAIN
Data2_in[1] => Data2_out[1]~reg0.DATAIN
Data2_in[2] => Data2_out[2]~reg0.DATAIN
Data2_in[3] => Data2_out[3]~reg0.DATAIN
Data2_in[4] => Data2_out[4]~reg0.DATAIN
Data2_in[5] => Data2_out[5]~reg0.DATAIN
Data2_in[6] => Data2_out[6]~reg0.DATAIN
Data2_in[7] => Data2_out[7]~reg0.DATAIN
Data2_in[8] => Data2_out[8]~reg0.DATAIN
Data2_in[9] => Data2_out[9]~reg0.DATAIN
Data2_in[10] => Data2_out[10]~reg0.DATAIN
Data2_in[11] => Data2_out[11]~reg0.DATAIN
Data2_in[12] => Data2_out[12]~reg0.DATAIN
Data2_in[13] => Data2_out[13]~reg0.DATAIN
Data2_in[14] => Data2_out[14]~reg0.DATAIN
Data2_in[15] => Data2_out[15]~reg0.DATAIN
Data2_in[16] => Data2_out[16]~reg0.DATAIN
Data2_in[17] => Data2_out[17]~reg0.DATAIN
Data2_in[18] => Data2_out[18]~reg0.DATAIN
Data2_in[19] => Data2_out[19]~reg0.DATAIN
Data2_in[20] => Data2_out[20]~reg0.DATAIN
Data2_in[21] => Data2_out[21]~reg0.DATAIN
Data2_in[22] => Data2_out[22]~reg0.DATAIN
Data2_in[23] => Data2_out[23]~reg0.DATAIN
Data2_in[24] => Data2_out[24]~reg0.DATAIN
Data2_in[25] => Data2_out[25]~reg0.DATAIN
Data2_in[26] => Data2_out[26]~reg0.DATAIN
Data2_in[27] => Data2_out[27]~reg0.DATAIN
Data2_in[28] => Data2_out[28]~reg0.DATAIN
Data2_in[29] => Data2_out[29]~reg0.DATAIN
Data2_in[30] => Data2_out[30]~reg0.DATAIN
Data2_in[31] => Data2_out[31]~reg0.DATAIN
Data2_in[32] => Data2_out[32]~reg0.DATAIN
Data2_in[33] => Data2_out[33]~reg0.DATAIN
Data2_in[34] => Data2_out[34]~reg0.DATAIN
Data2_in[35] => Data2_out[35]~reg0.DATAIN
Data2_in[36] => Data2_out[36]~reg0.DATAIN
Data2_in[37] => Data2_out[37]~reg0.DATAIN
Data2_in[38] => Data2_out[38]~reg0.DATAIN
Data2_in[39] => Data2_out[39]~reg0.DATAIN
Data2_in[40] => Data2_out[40]~reg0.DATAIN
Data2_in[41] => Data2_out[41]~reg0.DATAIN
Data2_in[42] => Data2_out[42]~reg0.DATAIN
Data2_in[43] => Data2_out[43]~reg0.DATAIN
Data2_in[44] => Data2_out[44]~reg0.DATAIN
Data2_in[45] => Data2_out[45]~reg0.DATAIN
Data2_in[46] => Data2_out[46]~reg0.DATAIN
Data2_in[47] => Data2_out[47]~reg0.DATAIN
Data2_in[48] => Data2_out[48]~reg0.DATAIN
Data2_in[49] => Data2_out[49]~reg0.DATAIN
Data2_in[50] => Data2_out[50]~reg0.DATAIN
Data2_in[51] => Data2_out[51]~reg0.DATAIN
Data2_in[52] => Data2_out[52]~reg0.DATAIN
Data2_in[53] => Data2_out[53]~reg0.DATAIN
Data2_in[54] => Data2_out[54]~reg0.DATAIN
Data2_in[55] => Data2_out[55]~reg0.DATAIN
Data2_in[56] => Data2_out[56]~reg0.DATAIN
Data2_in[57] => Data2_out[57]~reg0.DATAIN
Data2_in[58] => Data2_out[58]~reg0.DATAIN
Data2_in[59] => Data2_out[59]~reg0.DATAIN
Data2_in[60] => Data2_out[60]~reg0.DATAIN
Data2_in[61] => Data2_out[61]~reg0.DATAIN
Data2_in[62] => Data2_out[62]~reg0.DATAIN
Data2_in[63] => Data2_out[63]~reg0.DATAIN
imm_in[0] => imm_temp[0].DATAIN
imm_in[1] => imm_temp[1].DATAIN
imm_in[2] => imm_temp[2].DATAIN
imm_in[3] => imm_temp[3].DATAIN
imm_in[4] => imm_temp[4].DATAIN
imm_in[5] => imm_temp[5].DATAIN
imm_in[6] => imm_temp[6].DATAIN
imm_in[7] => imm_temp[7].DATAIN
imm_in[8] => imm_temp[8].DATAIN
imm_in[9] => imm_temp[9].DATAIN
imm_in[10] => imm_temp[10].DATAIN
imm_in[11] => imm_temp[11].DATAIN
imm_in[12] => imm_temp[12].DATAIN
imm_in[13] => imm_temp[13].DATAIN
imm_in[14] => imm_temp[14].DATAIN
imm_in[15] => imm_temp[15].DATAIN
imm_in[16] => imm_temp[16].DATAIN
imm_in[17] => imm_temp[17].DATAIN
imm_in[18] => imm_temp[18].DATAIN
imm_in[19] => imm_temp[19].DATAIN
imm_in[20] => imm_temp[20].DATAIN
imm_in[21] => imm_temp[21].DATAIN
imm_in[22] => imm_temp[22].DATAIN
imm_in[23] => imm_temp[23].DATAIN
imm_in[24] => imm_temp[24].DATAIN
imm_in[25] => imm_temp[25].DATAIN
imm_in[26] => imm_temp[26].DATAIN
imm_in[27] => imm_temp[27].DATAIN
imm_in[28] => imm_temp[28].DATAIN
imm_in[29] => imm_temp[29].DATAIN
imm_in[30] => imm_temp[30].DATAIN
imm_in[31] => imm_temp[31].DATAIN
imm_in[32] => imm_temp[32].DATAIN
imm_in[33] => imm_temp[33].DATAIN
imm_in[34] => imm_temp[34].DATAIN
imm_in[35] => imm_temp[35].DATAIN
imm_in[36] => imm_temp[36].DATAIN
imm_in[37] => imm_temp[37].DATAIN
imm_in[38] => imm_temp[38].DATAIN
imm_in[39] => imm_temp[39].DATAIN
imm_in[40] => imm_temp[40].DATAIN
imm_in[41] => imm_temp[41].DATAIN
imm_in[42] => imm_temp[42].DATAIN
imm_in[43] => imm_temp[43].DATAIN
imm_in[44] => imm_temp[44].DATAIN
imm_in[45] => imm_temp[45].DATAIN
imm_in[46] => imm_temp[46].DATAIN
imm_in[47] => imm_temp[47].DATAIN
imm_in[48] => imm_temp[48].DATAIN
imm_in[49] => imm_temp[49].DATAIN
imm_in[50] => imm_temp[50].DATAIN
imm_in[51] => imm_temp[51].DATAIN
imm_in[52] => imm_temp[52].DATAIN
imm_in[53] => imm_temp[53].DATAIN
imm_in[54] => imm_temp[54].DATAIN
imm_in[55] => imm_temp[55].DATAIN
imm_in[56] => imm_temp[56].DATAIN
imm_in[57] => imm_temp[57].DATAIN
imm_in[58] => imm_temp[58].DATAIN
imm_in[59] => imm_temp[59].DATAIN
imm_in[60] => imm_temp[60].DATAIN
imm_in[61] => imm_temp[61].DATAIN
imm_in[62] => imm_temp[62].DATAIN
imm_in[63] => imm_temp[63].DATAIN
wradd_in[0] => wradd_temp[0].DATAIN
wradd_in[1] => wradd_temp[1].DATAIN
wradd_in[2] => wradd_temp[2].DATAIN
wradd_in[3] => wradd_temp[3].DATAIN
wradd_in[4] => wradd_temp[4].DATAIN
fun7_in[0] => fun7_temp[0].DATAIN
fun7_in[1] => fun7_temp[1].DATAIN
fun7_in[2] => fun7_temp[2].DATAIN
fun7_in[3] => fun7_temp[3].DATAIN
fun7_in[4] => fun7_temp[4].DATAIN
fun7_in[5] => fun7_temp[5].DATAIN
fun7_in[6] => fun7_temp[6].DATAIN
fun3_in[0] => fun3_temp[0].DATAIN
fun3_in[1] => fun3_temp[1].DATAIN
fun3_in[2] => fun3_temp[2].DATAIN
Data1_out[0] <= Data1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[1] <= Data1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[2] <= Data1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[3] <= Data1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[4] <= Data1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[5] <= Data1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[6] <= Data1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[7] <= Data1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[8] <= Data1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[9] <= Data1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[10] <= Data1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[11] <= Data1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[12] <= Data1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[13] <= Data1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[14] <= Data1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[15] <= Data1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[16] <= Data1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[17] <= Data1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[18] <= Data1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[19] <= Data1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[20] <= Data1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[21] <= Data1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[22] <= Data1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[23] <= Data1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[24] <= Data1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[25] <= Data1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[26] <= Data1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[27] <= Data1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[28] <= Data1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[29] <= Data1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[30] <= Data1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[31] <= Data1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[32] <= Data1_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[33] <= Data1_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[34] <= Data1_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[35] <= Data1_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[36] <= Data1_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[37] <= Data1_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[38] <= Data1_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[39] <= Data1_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[40] <= Data1_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[41] <= Data1_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[42] <= Data1_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[43] <= Data1_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[44] <= Data1_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[45] <= Data1_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[46] <= Data1_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[47] <= Data1_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[48] <= Data1_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[49] <= Data1_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[50] <= Data1_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[51] <= Data1_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[52] <= Data1_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[53] <= Data1_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[54] <= Data1_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[55] <= Data1_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[56] <= Data1_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[57] <= Data1_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[58] <= Data1_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[59] <= Data1_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[60] <= Data1_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[61] <= Data1_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[62] <= Data1_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data1_out[63] <= Data1_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[0] <= Data2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[1] <= Data2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[2] <= Data2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[3] <= Data2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[4] <= Data2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[5] <= Data2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[6] <= Data2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[7] <= Data2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[8] <= Data2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[9] <= Data2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[10] <= Data2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[11] <= Data2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[12] <= Data2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[13] <= Data2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[14] <= Data2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[15] <= Data2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[16] <= Data2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[17] <= Data2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[18] <= Data2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[19] <= Data2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[20] <= Data2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[21] <= Data2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[22] <= Data2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[23] <= Data2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[24] <= Data2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[25] <= Data2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[26] <= Data2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[27] <= Data2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[28] <= Data2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[29] <= Data2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[30] <= Data2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[31] <= Data2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[32] <= Data2_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[33] <= Data2_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[34] <= Data2_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[35] <= Data2_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[36] <= Data2_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[37] <= Data2_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[38] <= Data2_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[39] <= Data2_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[40] <= Data2_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[41] <= Data2_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[42] <= Data2_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[43] <= Data2_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[44] <= Data2_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[45] <= Data2_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[46] <= Data2_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[47] <= Data2_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[48] <= Data2_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[49] <= Data2_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[50] <= Data2_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[51] <= Data2_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[52] <= Data2_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[53] <= Data2_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[54] <= Data2_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[55] <= Data2_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[56] <= Data2_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[57] <= Data2_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[58] <= Data2_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[59] <= Data2_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[60] <= Data2_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[61] <= Data2_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[62] <= Data2_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data2_out[63] <= Data2_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[0] <= imm_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[1] <= imm_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[2] <= imm_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[3] <= imm_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[4] <= imm_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[5] <= imm_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[6] <= imm_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[7] <= imm_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[8] <= imm_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[9] <= imm_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[10] <= imm_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[11] <= imm_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[12] <= imm_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[13] <= imm_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[14] <= imm_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[15] <= imm_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[16] <= imm_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[17] <= imm_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[18] <= imm_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[19] <= imm_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[20] <= imm_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[21] <= imm_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[22] <= imm_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[23] <= imm_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[24] <= imm_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[25] <= imm_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[26] <= imm_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[27] <= imm_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[28] <= imm_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[29] <= imm_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[30] <= imm_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[31] <= imm_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[32] <= imm_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[33] <= imm_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[34] <= imm_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[35] <= imm_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[36] <= imm_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[37] <= imm_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[38] <= imm_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[39] <= imm_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[40] <= imm_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[41] <= imm_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[42] <= imm_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[43] <= imm_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[44] <= imm_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[45] <= imm_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[46] <= imm_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[47] <= imm_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[48] <= imm_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[49] <= imm_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[50] <= imm_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[51] <= imm_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[52] <= imm_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[53] <= imm_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[54] <= imm_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[55] <= imm_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[56] <= imm_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[57] <= imm_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[58] <= imm_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[59] <= imm_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[60] <= imm_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[61] <= imm_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[62] <= imm_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_out[63] <= imm_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[0] <= wradd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[1] <= wradd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[2] <= wradd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[3] <= wradd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[4] <= wradd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[0] <= fun7_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[1] <= fun7_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[2] <= fun7_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[3] <= fun7_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[4] <= fun7_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[5] <= fun7_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun7_out[6] <= fun7_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun3_out[0] <= fun3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun3_out[1] <= fun3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fun3_out[2] <= fun3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_in[0] => pc_temp[0].DATAIN
pc_in[1] => pc_temp[1].DATAIN
pc_in[2] => pc_temp[2].DATAIN
pc_in[3] => pc_temp[3].DATAIN
pc_in[4] => pc_temp[4].DATAIN
pc_in[5] => pc_temp[5].DATAIN
pc_in[6] => pc_temp[6].DATAIN
pc_in[7] => pc_temp[7].DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1_in[0] => src1_temp[0].DATAIN
src1_in[1] => src1_temp[1].DATAIN
src1_in[2] => src1_temp[2].DATAIN
src1_in[3] => src1_temp[3].DATAIN
src1_in[4] => src1_temp[4].DATAIN
src1_out[0] <= src1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1_out[1] <= src1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1_out[2] <= src1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1_out[3] <= src1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src1_out[4] <= src1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2_in[0] => src2_temp[0].DATAIN
src2_in[1] => src2_temp[1].DATAIN
src2_in[2] => src2_temp[2].DATAIN
src2_in[3] => src2_temp[3].DATAIN
src2_in[4] => src2_temp[4].DATAIN
src2_out[0] <= src2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2_out[1] <= src2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2_out[2] <= src2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2_out[3] <= src2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src2_out[4] <= src2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pctemp[0] <= pc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
pctemp[1] <= pc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
pctemp[2] <= pc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
pctemp[3] <= pc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
pctemp[4] <= pc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
pctemp[5] <= pc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
pctemp[6] <= pc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
pctemp[7] <= pc_temp[7].DB_MAX_OUTPUT_PORT_TYPE


|datapath|control_RD_reg:u11
clear => ALUOp_out[0]~reg0.ACLR
clear => ALUOp_out[1]~reg0.ACLR
clear => MemtoReg_out~reg0.ACLR
clear => MemRead_out~reg0.ACLR
clear => Branch_out~reg0.ACLR
clear => MemWrite_out~reg0.ACLR
clear => RegWrite_out~reg0.ACLR
clear => ALUSrc_out~reg0.ACLR
clock => ALUOp_out[0]~reg0.CLK
clock => ALUOp_out[1]~reg0.CLK
clock => MemtoReg_out~reg0.CLK
clock => MemRead_out~reg0.CLK
clock => Branch_out~reg0.CLK
clock => MemWrite_out~reg0.CLK
clock => RegWrite_out~reg0.CLK
clock => ALUSrc_out~reg0.CLK
ALUSrc_in => ALUSrc_out~reg0.DATAIN
RegWrite_in => RegWrite_out~reg0.DATAIN
Branch_in => Branch_out~reg0.DATAIN
MemRead_in => MemRead_out~reg0.DATAIN
MemtoReg_in => MemtoReg_out~reg0.DATAIN
MemWrite_in => MemWrite_out~reg0.DATAIN
ALUOp_in[0] => ALUOp_out[0]~reg0.DATAIN
ALUOp_in[1] => ALUOp_out[1]~reg0.DATAIN
ALUSrc_out <= ALUSrc_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_out <= MemWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_out <= Branch_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_out <= MemRead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_out <= MemtoReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_out[0] <= ALUOp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_out[1] <= ALUOp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|EXE_reg:u12
clear => wrdata_out[0]~reg0.ACLR
clear => wrdata_out[1]~reg0.ACLR
clear => wrdata_out[2]~reg0.ACLR
clear => wrdata_out[3]~reg0.ACLR
clear => wrdata_out[4]~reg0.ACLR
clear => wrdata_out[5]~reg0.ACLR
clear => wrdata_out[6]~reg0.ACLR
clear => wrdata_out[7]~reg0.ACLR
clear => wrdata_out[8]~reg0.ACLR
clear => wrdata_out[9]~reg0.ACLR
clear => wrdata_out[10]~reg0.ACLR
clear => wrdata_out[11]~reg0.ACLR
clear => wrdata_out[12]~reg0.ACLR
clear => wrdata_out[13]~reg0.ACLR
clear => wrdata_out[14]~reg0.ACLR
clear => wrdata_out[15]~reg0.ACLR
clear => wrdata_out[16]~reg0.ACLR
clear => wrdata_out[17]~reg0.ACLR
clear => wrdata_out[18]~reg0.ACLR
clear => wrdata_out[19]~reg0.ACLR
clear => wrdata_out[20]~reg0.ACLR
clear => wrdata_out[21]~reg0.ACLR
clear => wrdata_out[22]~reg0.ACLR
clear => wrdata_out[23]~reg0.ACLR
clear => wrdata_out[24]~reg0.ACLR
clear => wrdata_out[25]~reg0.ACLR
clear => wrdata_out[26]~reg0.ACLR
clear => wrdata_out[27]~reg0.ACLR
clear => wrdata_out[28]~reg0.ACLR
clear => wrdata_out[29]~reg0.ACLR
clear => wrdata_out[30]~reg0.ACLR
clear => wrdata_out[31]~reg0.ACLR
clear => wrdata_out[32]~reg0.ACLR
clear => wrdata_out[33]~reg0.ACLR
clear => wrdata_out[34]~reg0.ACLR
clear => wrdata_out[35]~reg0.ACLR
clear => wrdata_out[36]~reg0.ACLR
clear => wrdata_out[37]~reg0.ACLR
clear => wrdata_out[38]~reg0.ACLR
clear => wrdata_out[39]~reg0.ACLR
clear => wrdata_out[40]~reg0.ACLR
clear => wrdata_out[41]~reg0.ACLR
clear => wrdata_out[42]~reg0.ACLR
clear => wrdata_out[43]~reg0.ACLR
clear => wrdata_out[44]~reg0.ACLR
clear => wrdata_out[45]~reg0.ACLR
clear => wrdata_out[46]~reg0.ACLR
clear => wrdata_out[47]~reg0.ACLR
clear => wrdata_out[48]~reg0.ACLR
clear => wrdata_out[49]~reg0.ACLR
clear => wrdata_out[50]~reg0.ACLR
clear => wrdata_out[51]~reg0.ACLR
clear => wrdata_out[52]~reg0.ACLR
clear => wrdata_out[53]~reg0.ACLR
clear => wrdata_out[54]~reg0.ACLR
clear => wrdata_out[55]~reg0.ACLR
clear => wrdata_out[56]~reg0.ACLR
clear => wrdata_out[57]~reg0.ACLR
clear => wrdata_out[58]~reg0.ACLR
clear => wrdata_out[59]~reg0.ACLR
clear => wrdata_out[60]~reg0.ACLR
clear => wrdata_out[61]~reg0.ACLR
clear => wrdata_out[62]~reg0.ACLR
clear => wrdata_out[63]~reg0.ACLR
clear => output_out[0]~reg0.ACLR
clear => output_out[1]~reg0.ACLR
clear => output_out[2]~reg0.ACLR
clear => output_out[3]~reg0.ACLR
clear => output_out[4]~reg0.ACLR
clear => output_out[5]~reg0.ACLR
clear => output_out[6]~reg0.ACLR
clear => output_out[7]~reg0.ACLR
clear => output_out[8]~reg0.ACLR
clear => output_out[9]~reg0.ACLR
clear => output_out[10]~reg0.ACLR
clear => output_out[11]~reg0.ACLR
clear => output_out[12]~reg0.ACLR
clear => output_out[13]~reg0.ACLR
clear => output_out[14]~reg0.ACLR
clear => output_out[15]~reg0.ACLR
clear => output_out[16]~reg0.ACLR
clear => output_out[17]~reg0.ACLR
clear => output_out[18]~reg0.ACLR
clear => output_out[19]~reg0.ACLR
clear => output_out[20]~reg0.ACLR
clear => output_out[21]~reg0.ACLR
clear => output_out[22]~reg0.ACLR
clear => output_out[23]~reg0.ACLR
clear => output_out[24]~reg0.ACLR
clear => output_out[25]~reg0.ACLR
clear => output_out[26]~reg0.ACLR
clear => output_out[27]~reg0.ACLR
clear => output_out[28]~reg0.ACLR
clear => output_out[29]~reg0.ACLR
clear => output_out[30]~reg0.ACLR
clear => output_out[31]~reg0.ACLR
clear => output_out[32]~reg0.ACLR
clear => output_out[33]~reg0.ACLR
clear => output_out[34]~reg0.ACLR
clear => output_out[35]~reg0.ACLR
clear => output_out[36]~reg0.ACLR
clear => output_out[37]~reg0.ACLR
clear => output_out[38]~reg0.ACLR
clear => output_out[39]~reg0.ACLR
clear => output_out[40]~reg0.ACLR
clear => output_out[41]~reg0.ACLR
clear => output_out[42]~reg0.ACLR
clear => output_out[43]~reg0.ACLR
clear => output_out[44]~reg0.ACLR
clear => output_out[45]~reg0.ACLR
clear => output_out[46]~reg0.ACLR
clear => output_out[47]~reg0.ACLR
clear => output_out[48]~reg0.ACLR
clear => output_out[49]~reg0.ACLR
clear => output_out[50]~reg0.ACLR
clear => output_out[51]~reg0.ACLR
clear => output_out[52]~reg0.ACLR
clear => output_out[53]~reg0.ACLR
clear => output_out[54]~reg0.ACLR
clear => output_out[55]~reg0.ACLR
clear => output_out[56]~reg0.ACLR
clear => output_out[57]~reg0.ACLR
clear => output_out[58]~reg0.ACLR
clear => output_out[59]~reg0.ACLR
clear => output_out[60]~reg0.ACLR
clear => output_out[61]~reg0.ACLR
clear => output_out[62]~reg0.ACLR
clear => output_out[63]~reg0.ACLR
clear => wradd_out[0]~reg0.ACLR
clear => wradd_out[1]~reg0.ACLR
clear => wradd_out[2]~reg0.ACLR
clear => wradd_out[3]~reg0.ACLR
clear => wradd_out[4]~reg0.ACLR
clear => RegWrite_out~reg0.ACLR
clear => MemtoReg_out~reg0.ACLR
clock => wrdata_out[0]~reg0.CLK
clock => wrdata_out[1]~reg0.CLK
clock => wrdata_out[2]~reg0.CLK
clock => wrdata_out[3]~reg0.CLK
clock => wrdata_out[4]~reg0.CLK
clock => wrdata_out[5]~reg0.CLK
clock => wrdata_out[6]~reg0.CLK
clock => wrdata_out[7]~reg0.CLK
clock => wrdata_out[8]~reg0.CLK
clock => wrdata_out[9]~reg0.CLK
clock => wrdata_out[10]~reg0.CLK
clock => wrdata_out[11]~reg0.CLK
clock => wrdata_out[12]~reg0.CLK
clock => wrdata_out[13]~reg0.CLK
clock => wrdata_out[14]~reg0.CLK
clock => wrdata_out[15]~reg0.CLK
clock => wrdata_out[16]~reg0.CLK
clock => wrdata_out[17]~reg0.CLK
clock => wrdata_out[18]~reg0.CLK
clock => wrdata_out[19]~reg0.CLK
clock => wrdata_out[20]~reg0.CLK
clock => wrdata_out[21]~reg0.CLK
clock => wrdata_out[22]~reg0.CLK
clock => wrdata_out[23]~reg0.CLK
clock => wrdata_out[24]~reg0.CLK
clock => wrdata_out[25]~reg0.CLK
clock => wrdata_out[26]~reg0.CLK
clock => wrdata_out[27]~reg0.CLK
clock => wrdata_out[28]~reg0.CLK
clock => wrdata_out[29]~reg0.CLK
clock => wrdata_out[30]~reg0.CLK
clock => wrdata_out[31]~reg0.CLK
clock => wrdata_out[32]~reg0.CLK
clock => wrdata_out[33]~reg0.CLK
clock => wrdata_out[34]~reg0.CLK
clock => wrdata_out[35]~reg0.CLK
clock => wrdata_out[36]~reg0.CLK
clock => wrdata_out[37]~reg0.CLK
clock => wrdata_out[38]~reg0.CLK
clock => wrdata_out[39]~reg0.CLK
clock => wrdata_out[40]~reg0.CLK
clock => wrdata_out[41]~reg0.CLK
clock => wrdata_out[42]~reg0.CLK
clock => wrdata_out[43]~reg0.CLK
clock => wrdata_out[44]~reg0.CLK
clock => wrdata_out[45]~reg0.CLK
clock => wrdata_out[46]~reg0.CLK
clock => wrdata_out[47]~reg0.CLK
clock => wrdata_out[48]~reg0.CLK
clock => wrdata_out[49]~reg0.CLK
clock => wrdata_out[50]~reg0.CLK
clock => wrdata_out[51]~reg0.CLK
clock => wrdata_out[52]~reg0.CLK
clock => wrdata_out[53]~reg0.CLK
clock => wrdata_out[54]~reg0.CLK
clock => wrdata_out[55]~reg0.CLK
clock => wrdata_out[56]~reg0.CLK
clock => wrdata_out[57]~reg0.CLK
clock => wrdata_out[58]~reg0.CLK
clock => wrdata_out[59]~reg0.CLK
clock => wrdata_out[60]~reg0.CLK
clock => wrdata_out[61]~reg0.CLK
clock => wrdata_out[62]~reg0.CLK
clock => wrdata_out[63]~reg0.CLK
clock => output_out[0]~reg0.CLK
clock => output_out[1]~reg0.CLK
clock => output_out[2]~reg0.CLK
clock => output_out[3]~reg0.CLK
clock => output_out[4]~reg0.CLK
clock => output_out[5]~reg0.CLK
clock => output_out[6]~reg0.CLK
clock => output_out[7]~reg0.CLK
clock => output_out[8]~reg0.CLK
clock => output_out[9]~reg0.CLK
clock => output_out[10]~reg0.CLK
clock => output_out[11]~reg0.CLK
clock => output_out[12]~reg0.CLK
clock => output_out[13]~reg0.CLK
clock => output_out[14]~reg0.CLK
clock => output_out[15]~reg0.CLK
clock => output_out[16]~reg0.CLK
clock => output_out[17]~reg0.CLK
clock => output_out[18]~reg0.CLK
clock => output_out[19]~reg0.CLK
clock => output_out[20]~reg0.CLK
clock => output_out[21]~reg0.CLK
clock => output_out[22]~reg0.CLK
clock => output_out[23]~reg0.CLK
clock => output_out[24]~reg0.CLK
clock => output_out[25]~reg0.CLK
clock => output_out[26]~reg0.CLK
clock => output_out[27]~reg0.CLK
clock => output_out[28]~reg0.CLK
clock => output_out[29]~reg0.CLK
clock => output_out[30]~reg0.CLK
clock => output_out[31]~reg0.CLK
clock => output_out[32]~reg0.CLK
clock => output_out[33]~reg0.CLK
clock => output_out[34]~reg0.CLK
clock => output_out[35]~reg0.CLK
clock => output_out[36]~reg0.CLK
clock => output_out[37]~reg0.CLK
clock => output_out[38]~reg0.CLK
clock => output_out[39]~reg0.CLK
clock => output_out[40]~reg0.CLK
clock => output_out[41]~reg0.CLK
clock => output_out[42]~reg0.CLK
clock => output_out[43]~reg0.CLK
clock => output_out[44]~reg0.CLK
clock => output_out[45]~reg0.CLK
clock => output_out[46]~reg0.CLK
clock => output_out[47]~reg0.CLK
clock => output_out[48]~reg0.CLK
clock => output_out[49]~reg0.CLK
clock => output_out[50]~reg0.CLK
clock => output_out[51]~reg0.CLK
clock => output_out[52]~reg0.CLK
clock => output_out[53]~reg0.CLK
clock => output_out[54]~reg0.CLK
clock => output_out[55]~reg0.CLK
clock => output_out[56]~reg0.CLK
clock => output_out[57]~reg0.CLK
clock => output_out[58]~reg0.CLK
clock => output_out[59]~reg0.CLK
clock => output_out[60]~reg0.CLK
clock => output_out[61]~reg0.CLK
clock => output_out[62]~reg0.CLK
clock => output_out[63]~reg0.CLK
clock => wradd_out[0]~reg0.CLK
clock => wradd_out[1]~reg0.CLK
clock => wradd_out[2]~reg0.CLK
clock => wradd_out[3]~reg0.CLK
clock => wradd_out[4]~reg0.CLK
clock => RegWrite_out~reg0.CLK
clock => MemtoReg_out~reg0.CLK
MemtoReg_in => MemtoReg_out~reg0.DATAIN
RegWrite_in => RegWrite_out~reg0.DATAIN
output_in[0] => output_out[0]~reg0.DATAIN
output_in[1] => output_out[1]~reg0.DATAIN
output_in[2] => output_out[2]~reg0.DATAIN
output_in[3] => output_out[3]~reg0.DATAIN
output_in[4] => output_out[4]~reg0.DATAIN
output_in[5] => output_out[5]~reg0.DATAIN
output_in[6] => output_out[6]~reg0.DATAIN
output_in[7] => output_out[7]~reg0.DATAIN
output_in[8] => output_out[8]~reg0.DATAIN
output_in[9] => output_out[9]~reg0.DATAIN
output_in[10] => output_out[10]~reg0.DATAIN
output_in[11] => output_out[11]~reg0.DATAIN
output_in[12] => output_out[12]~reg0.DATAIN
output_in[13] => output_out[13]~reg0.DATAIN
output_in[14] => output_out[14]~reg0.DATAIN
output_in[15] => output_out[15]~reg0.DATAIN
output_in[16] => output_out[16]~reg0.DATAIN
output_in[17] => output_out[17]~reg0.DATAIN
output_in[18] => output_out[18]~reg0.DATAIN
output_in[19] => output_out[19]~reg0.DATAIN
output_in[20] => output_out[20]~reg0.DATAIN
output_in[21] => output_out[21]~reg0.DATAIN
output_in[22] => output_out[22]~reg0.DATAIN
output_in[23] => output_out[23]~reg0.DATAIN
output_in[24] => output_out[24]~reg0.DATAIN
output_in[25] => output_out[25]~reg0.DATAIN
output_in[26] => output_out[26]~reg0.DATAIN
output_in[27] => output_out[27]~reg0.DATAIN
output_in[28] => output_out[28]~reg0.DATAIN
output_in[29] => output_out[29]~reg0.DATAIN
output_in[30] => output_out[30]~reg0.DATAIN
output_in[31] => output_out[31]~reg0.DATAIN
output_in[32] => output_out[32]~reg0.DATAIN
output_in[33] => output_out[33]~reg0.DATAIN
output_in[34] => output_out[34]~reg0.DATAIN
output_in[35] => output_out[35]~reg0.DATAIN
output_in[36] => output_out[36]~reg0.DATAIN
output_in[37] => output_out[37]~reg0.DATAIN
output_in[38] => output_out[38]~reg0.DATAIN
output_in[39] => output_out[39]~reg0.DATAIN
output_in[40] => output_out[40]~reg0.DATAIN
output_in[41] => output_out[41]~reg0.DATAIN
output_in[42] => output_out[42]~reg0.DATAIN
output_in[43] => output_out[43]~reg0.DATAIN
output_in[44] => output_out[44]~reg0.DATAIN
output_in[45] => output_out[45]~reg0.DATAIN
output_in[46] => output_out[46]~reg0.DATAIN
output_in[47] => output_out[47]~reg0.DATAIN
output_in[48] => output_out[48]~reg0.DATAIN
output_in[49] => output_out[49]~reg0.DATAIN
output_in[50] => output_out[50]~reg0.DATAIN
output_in[51] => output_out[51]~reg0.DATAIN
output_in[52] => output_out[52]~reg0.DATAIN
output_in[53] => output_out[53]~reg0.DATAIN
output_in[54] => output_out[54]~reg0.DATAIN
output_in[55] => output_out[55]~reg0.DATAIN
output_in[56] => output_out[56]~reg0.DATAIN
output_in[57] => output_out[57]~reg0.DATAIN
output_in[58] => output_out[58]~reg0.DATAIN
output_in[59] => output_out[59]~reg0.DATAIN
output_in[60] => output_out[60]~reg0.DATAIN
output_in[61] => output_out[61]~reg0.DATAIN
output_in[62] => output_out[62]~reg0.DATAIN
output_in[63] => output_out[63]~reg0.DATAIN
wrdata_in[0] => wrdata_out[0]~reg0.DATAIN
wrdata_in[1] => wrdata_out[1]~reg0.DATAIN
wrdata_in[2] => wrdata_out[2]~reg0.DATAIN
wrdata_in[3] => wrdata_out[3]~reg0.DATAIN
wrdata_in[4] => wrdata_out[4]~reg0.DATAIN
wrdata_in[5] => wrdata_out[5]~reg0.DATAIN
wrdata_in[6] => wrdata_out[6]~reg0.DATAIN
wrdata_in[7] => wrdata_out[7]~reg0.DATAIN
wrdata_in[8] => wrdata_out[8]~reg0.DATAIN
wrdata_in[9] => wrdata_out[9]~reg0.DATAIN
wrdata_in[10] => wrdata_out[10]~reg0.DATAIN
wrdata_in[11] => wrdata_out[11]~reg0.DATAIN
wrdata_in[12] => wrdata_out[12]~reg0.DATAIN
wrdata_in[13] => wrdata_out[13]~reg0.DATAIN
wrdata_in[14] => wrdata_out[14]~reg0.DATAIN
wrdata_in[15] => wrdata_out[15]~reg0.DATAIN
wrdata_in[16] => wrdata_out[16]~reg0.DATAIN
wrdata_in[17] => wrdata_out[17]~reg0.DATAIN
wrdata_in[18] => wrdata_out[18]~reg0.DATAIN
wrdata_in[19] => wrdata_out[19]~reg0.DATAIN
wrdata_in[20] => wrdata_out[20]~reg0.DATAIN
wrdata_in[21] => wrdata_out[21]~reg0.DATAIN
wrdata_in[22] => wrdata_out[22]~reg0.DATAIN
wrdata_in[23] => wrdata_out[23]~reg0.DATAIN
wrdata_in[24] => wrdata_out[24]~reg0.DATAIN
wrdata_in[25] => wrdata_out[25]~reg0.DATAIN
wrdata_in[26] => wrdata_out[26]~reg0.DATAIN
wrdata_in[27] => wrdata_out[27]~reg0.DATAIN
wrdata_in[28] => wrdata_out[28]~reg0.DATAIN
wrdata_in[29] => wrdata_out[29]~reg0.DATAIN
wrdata_in[30] => wrdata_out[30]~reg0.DATAIN
wrdata_in[31] => wrdata_out[31]~reg0.DATAIN
wrdata_in[32] => wrdata_out[32]~reg0.DATAIN
wrdata_in[33] => wrdata_out[33]~reg0.DATAIN
wrdata_in[34] => wrdata_out[34]~reg0.DATAIN
wrdata_in[35] => wrdata_out[35]~reg0.DATAIN
wrdata_in[36] => wrdata_out[36]~reg0.DATAIN
wrdata_in[37] => wrdata_out[37]~reg0.DATAIN
wrdata_in[38] => wrdata_out[38]~reg0.DATAIN
wrdata_in[39] => wrdata_out[39]~reg0.DATAIN
wrdata_in[40] => wrdata_out[40]~reg0.DATAIN
wrdata_in[41] => wrdata_out[41]~reg0.DATAIN
wrdata_in[42] => wrdata_out[42]~reg0.DATAIN
wrdata_in[43] => wrdata_out[43]~reg0.DATAIN
wrdata_in[44] => wrdata_out[44]~reg0.DATAIN
wrdata_in[45] => wrdata_out[45]~reg0.DATAIN
wrdata_in[46] => wrdata_out[46]~reg0.DATAIN
wrdata_in[47] => wrdata_out[47]~reg0.DATAIN
wrdata_in[48] => wrdata_out[48]~reg0.DATAIN
wrdata_in[49] => wrdata_out[49]~reg0.DATAIN
wrdata_in[50] => wrdata_out[50]~reg0.DATAIN
wrdata_in[51] => wrdata_out[51]~reg0.DATAIN
wrdata_in[52] => wrdata_out[52]~reg0.DATAIN
wrdata_in[53] => wrdata_out[53]~reg0.DATAIN
wrdata_in[54] => wrdata_out[54]~reg0.DATAIN
wrdata_in[55] => wrdata_out[55]~reg0.DATAIN
wrdata_in[56] => wrdata_out[56]~reg0.DATAIN
wrdata_in[57] => wrdata_out[57]~reg0.DATAIN
wrdata_in[58] => wrdata_out[58]~reg0.DATAIN
wrdata_in[59] => wrdata_out[59]~reg0.DATAIN
wrdata_in[60] => wrdata_out[60]~reg0.DATAIN
wrdata_in[61] => wrdata_out[61]~reg0.DATAIN
wrdata_in[62] => wrdata_out[62]~reg0.DATAIN
wrdata_in[63] => wrdata_out[63]~reg0.DATAIN
output_out[0] <= output_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[1] <= output_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[2] <= output_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[3] <= output_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[4] <= output_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[5] <= output_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[6] <= output_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[7] <= output_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[8] <= output_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[9] <= output_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[10] <= output_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[11] <= output_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[12] <= output_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[13] <= output_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[14] <= output_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[15] <= output_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[16] <= output_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[17] <= output_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[18] <= output_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[19] <= output_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[20] <= output_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[21] <= output_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[22] <= output_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[23] <= output_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[24] <= output_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[25] <= output_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[26] <= output_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[27] <= output_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[28] <= output_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[29] <= output_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[30] <= output_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[31] <= output_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[32] <= output_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[33] <= output_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[34] <= output_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[35] <= output_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[36] <= output_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[37] <= output_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[38] <= output_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[39] <= output_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[40] <= output_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[41] <= output_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[42] <= output_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[43] <= output_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[44] <= output_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[45] <= output_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[46] <= output_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[47] <= output_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[48] <= output_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[49] <= output_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[50] <= output_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[51] <= output_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[52] <= output_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[53] <= output_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[54] <= output_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[55] <= output_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[56] <= output_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[57] <= output_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[58] <= output_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[59] <= output_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[60] <= output_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[61] <= output_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[62] <= output_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[63] <= output_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[0] <= wrdata_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[1] <= wrdata_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[2] <= wrdata_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[3] <= wrdata_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[4] <= wrdata_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[5] <= wrdata_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[6] <= wrdata_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[7] <= wrdata_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[8] <= wrdata_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[9] <= wrdata_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[10] <= wrdata_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[11] <= wrdata_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[12] <= wrdata_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[13] <= wrdata_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[14] <= wrdata_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[15] <= wrdata_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[16] <= wrdata_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[17] <= wrdata_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[18] <= wrdata_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[19] <= wrdata_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[20] <= wrdata_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[21] <= wrdata_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[22] <= wrdata_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[23] <= wrdata_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[24] <= wrdata_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[25] <= wrdata_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[26] <= wrdata_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[27] <= wrdata_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[28] <= wrdata_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[29] <= wrdata_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[30] <= wrdata_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[31] <= wrdata_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[32] <= wrdata_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[33] <= wrdata_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[34] <= wrdata_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[35] <= wrdata_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[36] <= wrdata_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[37] <= wrdata_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[38] <= wrdata_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[39] <= wrdata_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[40] <= wrdata_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[41] <= wrdata_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[42] <= wrdata_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[43] <= wrdata_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[44] <= wrdata_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[45] <= wrdata_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[46] <= wrdata_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[47] <= wrdata_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[48] <= wrdata_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[49] <= wrdata_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[50] <= wrdata_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[51] <= wrdata_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[52] <= wrdata_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[53] <= wrdata_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[54] <= wrdata_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[55] <= wrdata_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[56] <= wrdata_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[57] <= wrdata_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[58] <= wrdata_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[59] <= wrdata_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[60] <= wrdata_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[61] <= wrdata_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[62] <= wrdata_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata_out[63] <= wrdata_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_in[0] => wradd_out[0]~reg0.DATAIN
wradd_in[1] => wradd_out[1]~reg0.DATAIN
wradd_in[2] => wradd_out[2]~reg0.DATAIN
wradd_in[3] => wradd_out[3]~reg0.DATAIN
wradd_in[4] => wradd_out[4]~reg0.DATAIN
wradd_out[0] <= wradd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[1] <= wradd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[2] <= wradd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[3] <= wradd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[4] <= wradd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_out <= MemtoReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|control_EXE_reg:u13
clear => MemtoReg_out~reg0.ACLR
clear => MemRead_out~reg0.ACLR
clear => MemWrite_out~reg0.ACLR
clear => RegWrite_out~reg0.ACLR
clock => MemtoReg_out~reg0.CLK
clock => MemRead_out~reg0.CLK
clock => MemWrite_out~reg0.CLK
clock => RegWrite_out~reg0.CLK
MemRead_in => MemRead_out~reg0.DATAIN
MemtoReg_in => MemtoReg_out~reg0.DATAIN
MemWrite_in => MemWrite_out~reg0.DATAIN
RegWrite_in => RegWrite_out~reg0.DATAIN
MemRead_out <= MemRead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_out <= MemtoReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_out <= MemWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|MEM_reg:u14
clear => RegWrite_out~reg0.ACLR
clear => MemtoReg_out~reg0.ACLR
clear => wradd_out[0]~reg0.ACLR
clear => wradd_out[1]~reg0.ACLR
clear => wradd_out[2]~reg0.ACLR
clear => wradd_out[3]~reg0.ACLR
clear => wradd_out[4]~reg0.ACLR
clear => memdata_out[0]~reg0.ACLR
clear => memdata_out[1]~reg0.ACLR
clear => memdata_out[2]~reg0.ACLR
clear => memdata_out[3]~reg0.ACLR
clear => memdata_out[4]~reg0.ACLR
clear => memdata_out[5]~reg0.ACLR
clear => memdata_out[6]~reg0.ACLR
clear => memdata_out[7]~reg0.ACLR
clear => memdata_out[8]~reg0.ACLR
clear => memdata_out[9]~reg0.ACLR
clear => memdata_out[10]~reg0.ACLR
clear => memdata_out[11]~reg0.ACLR
clear => memdata_out[12]~reg0.ACLR
clear => memdata_out[13]~reg0.ACLR
clear => memdata_out[14]~reg0.ACLR
clear => memdata_out[15]~reg0.ACLR
clear => memdata_out[16]~reg0.ACLR
clear => memdata_out[17]~reg0.ACLR
clear => memdata_out[18]~reg0.ACLR
clear => memdata_out[19]~reg0.ACLR
clear => memdata_out[20]~reg0.ACLR
clear => memdata_out[21]~reg0.ACLR
clear => memdata_out[22]~reg0.ACLR
clear => memdata_out[23]~reg0.ACLR
clear => memdata_out[24]~reg0.ACLR
clear => memdata_out[25]~reg0.ACLR
clear => memdata_out[26]~reg0.ACLR
clear => memdata_out[27]~reg0.ACLR
clear => memdata_out[28]~reg0.ACLR
clear => memdata_out[29]~reg0.ACLR
clear => memdata_out[30]~reg0.ACLR
clear => memdata_out[31]~reg0.ACLR
clear => memdata_out[32]~reg0.ACLR
clear => memdata_out[33]~reg0.ACLR
clear => memdata_out[34]~reg0.ACLR
clear => memdata_out[35]~reg0.ACLR
clear => memdata_out[36]~reg0.ACLR
clear => memdata_out[37]~reg0.ACLR
clear => memdata_out[38]~reg0.ACLR
clear => memdata_out[39]~reg0.ACLR
clear => memdata_out[40]~reg0.ACLR
clear => memdata_out[41]~reg0.ACLR
clear => memdata_out[42]~reg0.ACLR
clear => memdata_out[43]~reg0.ACLR
clear => memdata_out[44]~reg0.ACLR
clear => memdata_out[45]~reg0.ACLR
clear => memdata_out[46]~reg0.ACLR
clear => memdata_out[47]~reg0.ACLR
clear => memdata_out[48]~reg0.ACLR
clear => memdata_out[49]~reg0.ACLR
clear => memdata_out[50]~reg0.ACLR
clear => memdata_out[51]~reg0.ACLR
clear => memdata_out[52]~reg0.ACLR
clear => memdata_out[53]~reg0.ACLR
clear => memdata_out[54]~reg0.ACLR
clear => memdata_out[55]~reg0.ACLR
clear => memdata_out[56]~reg0.ACLR
clear => memdata_out[57]~reg0.ACLR
clear => memdata_out[58]~reg0.ACLR
clear => memdata_out[59]~reg0.ACLR
clear => memdata_out[60]~reg0.ACLR
clear => memdata_out[61]~reg0.ACLR
clear => memdata_out[62]~reg0.ACLR
clear => memdata_out[63]~reg0.ACLR
clear => output_out[0]~reg0.ACLR
clear => output_out[1]~reg0.ACLR
clear => output_out[2]~reg0.ACLR
clear => output_out[3]~reg0.ACLR
clear => output_out[4]~reg0.ACLR
clear => output_out[5]~reg0.ACLR
clear => output_out[6]~reg0.ACLR
clear => output_out[7]~reg0.ACLR
clear => output_out[8]~reg0.ACLR
clear => output_out[9]~reg0.ACLR
clear => output_out[10]~reg0.ACLR
clear => output_out[11]~reg0.ACLR
clear => output_out[12]~reg0.ACLR
clear => output_out[13]~reg0.ACLR
clear => output_out[14]~reg0.ACLR
clear => output_out[15]~reg0.ACLR
clear => output_out[16]~reg0.ACLR
clear => output_out[17]~reg0.ACLR
clear => output_out[18]~reg0.ACLR
clear => output_out[19]~reg0.ACLR
clear => output_out[20]~reg0.ACLR
clear => output_out[21]~reg0.ACLR
clear => output_out[22]~reg0.ACLR
clear => output_out[23]~reg0.ACLR
clear => output_out[24]~reg0.ACLR
clear => output_out[25]~reg0.ACLR
clear => output_out[26]~reg0.ACLR
clear => output_out[27]~reg0.ACLR
clear => output_out[28]~reg0.ACLR
clear => output_out[29]~reg0.ACLR
clear => output_out[30]~reg0.ACLR
clear => output_out[31]~reg0.ACLR
clear => output_out[32]~reg0.ACLR
clear => output_out[33]~reg0.ACLR
clear => output_out[34]~reg0.ACLR
clear => output_out[35]~reg0.ACLR
clear => output_out[36]~reg0.ACLR
clear => output_out[37]~reg0.ACLR
clear => output_out[38]~reg0.ACLR
clear => output_out[39]~reg0.ACLR
clear => output_out[40]~reg0.ACLR
clear => output_out[41]~reg0.ACLR
clear => output_out[42]~reg0.ACLR
clear => output_out[43]~reg0.ACLR
clear => output_out[44]~reg0.ACLR
clear => output_out[45]~reg0.ACLR
clear => output_out[46]~reg0.ACLR
clear => output_out[47]~reg0.ACLR
clear => output_out[48]~reg0.ACLR
clear => output_out[49]~reg0.ACLR
clear => output_out[50]~reg0.ACLR
clear => output_out[51]~reg0.ACLR
clear => output_out[52]~reg0.ACLR
clear => output_out[53]~reg0.ACLR
clear => output_out[54]~reg0.ACLR
clear => output_out[55]~reg0.ACLR
clear => output_out[56]~reg0.ACLR
clear => output_out[57]~reg0.ACLR
clear => output_out[58]~reg0.ACLR
clear => output_out[59]~reg0.ACLR
clear => output_out[60]~reg0.ACLR
clear => output_out[61]~reg0.ACLR
clear => output_out[62]~reg0.ACLR
clear => output_out[63]~reg0.ACLR
clear => output_temp[63].ENA
clear => output_temp[62].ENA
clear => output_temp[61].ENA
clear => output_temp[60].ENA
clear => output_temp[59].ENA
clear => output_temp[58].ENA
clear => output_temp[57].ENA
clear => output_temp[56].ENA
clear => output_temp[55].ENA
clear => output_temp[54].ENA
clear => output_temp[53].ENA
clear => output_temp[52].ENA
clear => output_temp[51].ENA
clear => output_temp[50].ENA
clear => output_temp[49].ENA
clear => output_temp[48].ENA
clear => output_temp[47].ENA
clear => output_temp[46].ENA
clear => output_temp[45].ENA
clear => output_temp[44].ENA
clear => output_temp[43].ENA
clear => output_temp[42].ENA
clear => output_temp[41].ENA
clear => output_temp[40].ENA
clear => output_temp[39].ENA
clear => output_temp[38].ENA
clear => output_temp[37].ENA
clear => output_temp[36].ENA
clear => output_temp[35].ENA
clear => output_temp[34].ENA
clear => output_temp[33].ENA
clear => output_temp[32].ENA
clear => output_temp[31].ENA
clear => output_temp[30].ENA
clear => output_temp[29].ENA
clear => output_temp[28].ENA
clear => output_temp[27].ENA
clear => output_temp[26].ENA
clear => output_temp[25].ENA
clear => output_temp[24].ENA
clear => output_temp[23].ENA
clear => output_temp[22].ENA
clear => output_temp[21].ENA
clear => output_temp[20].ENA
clear => output_temp[19].ENA
clear => output_temp[18].ENA
clear => output_temp[17].ENA
clear => output_temp[16].ENA
clear => output_temp[15].ENA
clear => output_temp[14].ENA
clear => output_temp[13].ENA
clear => output_temp[12].ENA
clear => output_temp[11].ENA
clear => output_temp[10].ENA
clear => output_temp[9].ENA
clear => output_temp[8].ENA
clear => output_temp[7].ENA
clear => output_temp[6].ENA
clear => output_temp[5].ENA
clear => output_temp[4].ENA
clear => output_temp[3].ENA
clear => output_temp[2].ENA
clear => output_temp[1].ENA
clear => output_temp[0].ENA
clear => wradd_temp[4].ENA
clear => wradd_temp[3].ENA
clear => wradd_temp[2].ENA
clear => wradd_temp[1].ENA
clear => wradd_temp[0].ENA
clear => RegWrite_temp.ENA
clear => MemtoReg_temp.ENA
clock => MemtoReg_temp.CLK
clock => RegWrite_temp.CLK
clock => wradd_temp[0].CLK
clock => wradd_temp[1].CLK
clock => wradd_temp[2].CLK
clock => wradd_temp[3].CLK
clock => wradd_temp[4].CLK
clock => output_temp[0].CLK
clock => output_temp[1].CLK
clock => output_temp[2].CLK
clock => output_temp[3].CLK
clock => output_temp[4].CLK
clock => output_temp[5].CLK
clock => output_temp[6].CLK
clock => output_temp[7].CLK
clock => output_temp[8].CLK
clock => output_temp[9].CLK
clock => output_temp[10].CLK
clock => output_temp[11].CLK
clock => output_temp[12].CLK
clock => output_temp[13].CLK
clock => output_temp[14].CLK
clock => output_temp[15].CLK
clock => output_temp[16].CLK
clock => output_temp[17].CLK
clock => output_temp[18].CLK
clock => output_temp[19].CLK
clock => output_temp[20].CLK
clock => output_temp[21].CLK
clock => output_temp[22].CLK
clock => output_temp[23].CLK
clock => output_temp[24].CLK
clock => output_temp[25].CLK
clock => output_temp[26].CLK
clock => output_temp[27].CLK
clock => output_temp[28].CLK
clock => output_temp[29].CLK
clock => output_temp[30].CLK
clock => output_temp[31].CLK
clock => output_temp[32].CLK
clock => output_temp[33].CLK
clock => output_temp[34].CLK
clock => output_temp[35].CLK
clock => output_temp[36].CLK
clock => output_temp[37].CLK
clock => output_temp[38].CLK
clock => output_temp[39].CLK
clock => output_temp[40].CLK
clock => output_temp[41].CLK
clock => output_temp[42].CLK
clock => output_temp[43].CLK
clock => output_temp[44].CLK
clock => output_temp[45].CLK
clock => output_temp[46].CLK
clock => output_temp[47].CLK
clock => output_temp[48].CLK
clock => output_temp[49].CLK
clock => output_temp[50].CLK
clock => output_temp[51].CLK
clock => output_temp[52].CLK
clock => output_temp[53].CLK
clock => output_temp[54].CLK
clock => output_temp[55].CLK
clock => output_temp[56].CLK
clock => output_temp[57].CLK
clock => output_temp[58].CLK
clock => output_temp[59].CLK
clock => output_temp[60].CLK
clock => output_temp[61].CLK
clock => output_temp[62].CLK
clock => output_temp[63].CLK
clock => RegWrite_out~reg0.CLK
clock => MemtoReg_out~reg0.CLK
clock => wradd_out[0]~reg0.CLK
clock => wradd_out[1]~reg0.CLK
clock => wradd_out[2]~reg0.CLK
clock => wradd_out[3]~reg0.CLK
clock => wradd_out[4]~reg0.CLK
clock => memdata_out[0]~reg0.CLK
clock => memdata_out[1]~reg0.CLK
clock => memdata_out[2]~reg0.CLK
clock => memdata_out[3]~reg0.CLK
clock => memdata_out[4]~reg0.CLK
clock => memdata_out[5]~reg0.CLK
clock => memdata_out[6]~reg0.CLK
clock => memdata_out[7]~reg0.CLK
clock => memdata_out[8]~reg0.CLK
clock => memdata_out[9]~reg0.CLK
clock => memdata_out[10]~reg0.CLK
clock => memdata_out[11]~reg0.CLK
clock => memdata_out[12]~reg0.CLK
clock => memdata_out[13]~reg0.CLK
clock => memdata_out[14]~reg0.CLK
clock => memdata_out[15]~reg0.CLK
clock => memdata_out[16]~reg0.CLK
clock => memdata_out[17]~reg0.CLK
clock => memdata_out[18]~reg0.CLK
clock => memdata_out[19]~reg0.CLK
clock => memdata_out[20]~reg0.CLK
clock => memdata_out[21]~reg0.CLK
clock => memdata_out[22]~reg0.CLK
clock => memdata_out[23]~reg0.CLK
clock => memdata_out[24]~reg0.CLK
clock => memdata_out[25]~reg0.CLK
clock => memdata_out[26]~reg0.CLK
clock => memdata_out[27]~reg0.CLK
clock => memdata_out[28]~reg0.CLK
clock => memdata_out[29]~reg0.CLK
clock => memdata_out[30]~reg0.CLK
clock => memdata_out[31]~reg0.CLK
clock => memdata_out[32]~reg0.CLK
clock => memdata_out[33]~reg0.CLK
clock => memdata_out[34]~reg0.CLK
clock => memdata_out[35]~reg0.CLK
clock => memdata_out[36]~reg0.CLK
clock => memdata_out[37]~reg0.CLK
clock => memdata_out[38]~reg0.CLK
clock => memdata_out[39]~reg0.CLK
clock => memdata_out[40]~reg0.CLK
clock => memdata_out[41]~reg0.CLK
clock => memdata_out[42]~reg0.CLK
clock => memdata_out[43]~reg0.CLK
clock => memdata_out[44]~reg0.CLK
clock => memdata_out[45]~reg0.CLK
clock => memdata_out[46]~reg0.CLK
clock => memdata_out[47]~reg0.CLK
clock => memdata_out[48]~reg0.CLK
clock => memdata_out[49]~reg0.CLK
clock => memdata_out[50]~reg0.CLK
clock => memdata_out[51]~reg0.CLK
clock => memdata_out[52]~reg0.CLK
clock => memdata_out[53]~reg0.CLK
clock => memdata_out[54]~reg0.CLK
clock => memdata_out[55]~reg0.CLK
clock => memdata_out[56]~reg0.CLK
clock => memdata_out[57]~reg0.CLK
clock => memdata_out[58]~reg0.CLK
clock => memdata_out[59]~reg0.CLK
clock => memdata_out[60]~reg0.CLK
clock => memdata_out[61]~reg0.CLK
clock => memdata_out[62]~reg0.CLK
clock => memdata_out[63]~reg0.CLK
clock => output_out[0]~reg0.CLK
clock => output_out[1]~reg0.CLK
clock => output_out[2]~reg0.CLK
clock => output_out[3]~reg0.CLK
clock => output_out[4]~reg0.CLK
clock => output_out[5]~reg0.CLK
clock => output_out[6]~reg0.CLK
clock => output_out[7]~reg0.CLK
clock => output_out[8]~reg0.CLK
clock => output_out[9]~reg0.CLK
clock => output_out[10]~reg0.CLK
clock => output_out[11]~reg0.CLK
clock => output_out[12]~reg0.CLK
clock => output_out[13]~reg0.CLK
clock => output_out[14]~reg0.CLK
clock => output_out[15]~reg0.CLK
clock => output_out[16]~reg0.CLK
clock => output_out[17]~reg0.CLK
clock => output_out[18]~reg0.CLK
clock => output_out[19]~reg0.CLK
clock => output_out[20]~reg0.CLK
clock => output_out[21]~reg0.CLK
clock => output_out[22]~reg0.CLK
clock => output_out[23]~reg0.CLK
clock => output_out[24]~reg0.CLK
clock => output_out[25]~reg0.CLK
clock => output_out[26]~reg0.CLK
clock => output_out[27]~reg0.CLK
clock => output_out[28]~reg0.CLK
clock => output_out[29]~reg0.CLK
clock => output_out[30]~reg0.CLK
clock => output_out[31]~reg0.CLK
clock => output_out[32]~reg0.CLK
clock => output_out[33]~reg0.CLK
clock => output_out[34]~reg0.CLK
clock => output_out[35]~reg0.CLK
clock => output_out[36]~reg0.CLK
clock => output_out[37]~reg0.CLK
clock => output_out[38]~reg0.CLK
clock => output_out[39]~reg0.CLK
clock => output_out[40]~reg0.CLK
clock => output_out[41]~reg0.CLK
clock => output_out[42]~reg0.CLK
clock => output_out[43]~reg0.CLK
clock => output_out[44]~reg0.CLK
clock => output_out[45]~reg0.CLK
clock => output_out[46]~reg0.CLK
clock => output_out[47]~reg0.CLK
clock => output_out[48]~reg0.CLK
clock => output_out[49]~reg0.CLK
clock => output_out[50]~reg0.CLK
clock => output_out[51]~reg0.CLK
clock => output_out[52]~reg0.CLK
clock => output_out[53]~reg0.CLK
clock => output_out[54]~reg0.CLK
clock => output_out[55]~reg0.CLK
clock => output_out[56]~reg0.CLK
clock => output_out[57]~reg0.CLK
clock => output_out[58]~reg0.CLK
clock => output_out[59]~reg0.CLK
clock => output_out[60]~reg0.CLK
clock => output_out[61]~reg0.CLK
clock => output_out[62]~reg0.CLK
clock => output_out[63]~reg0.CLK
MemtoReg_in => MemtoReg_temp.DATAIN
RegWrite_in => RegWrite_temp.DATAIN
output_in[0] => output_temp[0].DATAIN
output_in[1] => output_temp[1].DATAIN
output_in[2] => output_temp[2].DATAIN
output_in[3] => output_temp[3].DATAIN
output_in[4] => output_temp[4].DATAIN
output_in[5] => output_temp[5].DATAIN
output_in[6] => output_temp[6].DATAIN
output_in[7] => output_temp[7].DATAIN
output_in[8] => output_temp[8].DATAIN
output_in[9] => output_temp[9].DATAIN
output_in[10] => output_temp[10].DATAIN
output_in[11] => output_temp[11].DATAIN
output_in[12] => output_temp[12].DATAIN
output_in[13] => output_temp[13].DATAIN
output_in[14] => output_temp[14].DATAIN
output_in[15] => output_temp[15].DATAIN
output_in[16] => output_temp[16].DATAIN
output_in[17] => output_temp[17].DATAIN
output_in[18] => output_temp[18].DATAIN
output_in[19] => output_temp[19].DATAIN
output_in[20] => output_temp[20].DATAIN
output_in[21] => output_temp[21].DATAIN
output_in[22] => output_temp[22].DATAIN
output_in[23] => output_temp[23].DATAIN
output_in[24] => output_temp[24].DATAIN
output_in[25] => output_temp[25].DATAIN
output_in[26] => output_temp[26].DATAIN
output_in[27] => output_temp[27].DATAIN
output_in[28] => output_temp[28].DATAIN
output_in[29] => output_temp[29].DATAIN
output_in[30] => output_temp[30].DATAIN
output_in[31] => output_temp[31].DATAIN
output_in[32] => output_temp[32].DATAIN
output_in[33] => output_temp[33].DATAIN
output_in[34] => output_temp[34].DATAIN
output_in[35] => output_temp[35].DATAIN
output_in[36] => output_temp[36].DATAIN
output_in[37] => output_temp[37].DATAIN
output_in[38] => output_temp[38].DATAIN
output_in[39] => output_temp[39].DATAIN
output_in[40] => output_temp[40].DATAIN
output_in[41] => output_temp[41].DATAIN
output_in[42] => output_temp[42].DATAIN
output_in[43] => output_temp[43].DATAIN
output_in[44] => output_temp[44].DATAIN
output_in[45] => output_temp[45].DATAIN
output_in[46] => output_temp[46].DATAIN
output_in[47] => output_temp[47].DATAIN
output_in[48] => output_temp[48].DATAIN
output_in[49] => output_temp[49].DATAIN
output_in[50] => output_temp[50].DATAIN
output_in[51] => output_temp[51].DATAIN
output_in[52] => output_temp[52].DATAIN
output_in[53] => output_temp[53].DATAIN
output_in[54] => output_temp[54].DATAIN
output_in[55] => output_temp[55].DATAIN
output_in[56] => output_temp[56].DATAIN
output_in[57] => output_temp[57].DATAIN
output_in[58] => output_temp[58].DATAIN
output_in[59] => output_temp[59].DATAIN
output_in[60] => output_temp[60].DATAIN
output_in[61] => output_temp[61].DATAIN
output_in[62] => output_temp[62].DATAIN
output_in[63] => output_temp[63].DATAIN
memdata_in[0] => memdata_out[0]~reg0.DATAIN
memdata_in[1] => memdata_out[1]~reg0.DATAIN
memdata_in[2] => memdata_out[2]~reg0.DATAIN
memdata_in[3] => memdata_out[3]~reg0.DATAIN
memdata_in[4] => memdata_out[4]~reg0.DATAIN
memdata_in[5] => memdata_out[5]~reg0.DATAIN
memdata_in[6] => memdata_out[6]~reg0.DATAIN
memdata_in[7] => memdata_out[7]~reg0.DATAIN
memdata_in[8] => memdata_out[8]~reg0.DATAIN
memdata_in[9] => memdata_out[9]~reg0.DATAIN
memdata_in[10] => memdata_out[10]~reg0.DATAIN
memdata_in[11] => memdata_out[11]~reg0.DATAIN
memdata_in[12] => memdata_out[12]~reg0.DATAIN
memdata_in[13] => memdata_out[13]~reg0.DATAIN
memdata_in[14] => memdata_out[14]~reg0.DATAIN
memdata_in[15] => memdata_out[15]~reg0.DATAIN
memdata_in[16] => memdata_out[16]~reg0.DATAIN
memdata_in[17] => memdata_out[17]~reg0.DATAIN
memdata_in[18] => memdata_out[18]~reg0.DATAIN
memdata_in[19] => memdata_out[19]~reg0.DATAIN
memdata_in[20] => memdata_out[20]~reg0.DATAIN
memdata_in[21] => memdata_out[21]~reg0.DATAIN
memdata_in[22] => memdata_out[22]~reg0.DATAIN
memdata_in[23] => memdata_out[23]~reg0.DATAIN
memdata_in[24] => memdata_out[24]~reg0.DATAIN
memdata_in[25] => memdata_out[25]~reg0.DATAIN
memdata_in[26] => memdata_out[26]~reg0.DATAIN
memdata_in[27] => memdata_out[27]~reg0.DATAIN
memdata_in[28] => memdata_out[28]~reg0.DATAIN
memdata_in[29] => memdata_out[29]~reg0.DATAIN
memdata_in[30] => memdata_out[30]~reg0.DATAIN
memdata_in[31] => memdata_out[31]~reg0.DATAIN
memdata_in[32] => memdata_out[32]~reg0.DATAIN
memdata_in[33] => memdata_out[33]~reg0.DATAIN
memdata_in[34] => memdata_out[34]~reg0.DATAIN
memdata_in[35] => memdata_out[35]~reg0.DATAIN
memdata_in[36] => memdata_out[36]~reg0.DATAIN
memdata_in[37] => memdata_out[37]~reg0.DATAIN
memdata_in[38] => memdata_out[38]~reg0.DATAIN
memdata_in[39] => memdata_out[39]~reg0.DATAIN
memdata_in[40] => memdata_out[40]~reg0.DATAIN
memdata_in[41] => memdata_out[41]~reg0.DATAIN
memdata_in[42] => memdata_out[42]~reg0.DATAIN
memdata_in[43] => memdata_out[43]~reg0.DATAIN
memdata_in[44] => memdata_out[44]~reg0.DATAIN
memdata_in[45] => memdata_out[45]~reg0.DATAIN
memdata_in[46] => memdata_out[46]~reg0.DATAIN
memdata_in[47] => memdata_out[47]~reg0.DATAIN
memdata_in[48] => memdata_out[48]~reg0.DATAIN
memdata_in[49] => memdata_out[49]~reg0.DATAIN
memdata_in[50] => memdata_out[50]~reg0.DATAIN
memdata_in[51] => memdata_out[51]~reg0.DATAIN
memdata_in[52] => memdata_out[52]~reg0.DATAIN
memdata_in[53] => memdata_out[53]~reg0.DATAIN
memdata_in[54] => memdata_out[54]~reg0.DATAIN
memdata_in[55] => memdata_out[55]~reg0.DATAIN
memdata_in[56] => memdata_out[56]~reg0.DATAIN
memdata_in[57] => memdata_out[57]~reg0.DATAIN
memdata_in[58] => memdata_out[58]~reg0.DATAIN
memdata_in[59] => memdata_out[59]~reg0.DATAIN
memdata_in[60] => memdata_out[60]~reg0.DATAIN
memdata_in[61] => memdata_out[61]~reg0.DATAIN
memdata_in[62] => memdata_out[62]~reg0.DATAIN
memdata_in[63] => memdata_out[63]~reg0.DATAIN
wradd_in[0] => wradd_temp[0].DATAIN
wradd_in[1] => wradd_temp[1].DATAIN
wradd_in[2] => wradd_temp[2].DATAIN
wradd_in[3] => wradd_temp[3].DATAIN
wradd_in[4] => wradd_temp[4].DATAIN
MemtoReg_out <= MemtoReg_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_out <= RegWrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[0] <= output_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[1] <= output_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[2] <= output_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[3] <= output_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[4] <= output_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[5] <= output_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[6] <= output_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[7] <= output_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[8] <= output_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[9] <= output_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[10] <= output_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[11] <= output_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[12] <= output_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[13] <= output_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[14] <= output_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[15] <= output_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[16] <= output_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[17] <= output_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[18] <= output_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[19] <= output_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[20] <= output_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[21] <= output_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[22] <= output_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[23] <= output_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[24] <= output_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[25] <= output_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[26] <= output_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[27] <= output_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[28] <= output_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[29] <= output_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[30] <= output_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[31] <= output_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[32] <= output_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[33] <= output_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[34] <= output_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[35] <= output_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[36] <= output_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[37] <= output_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[38] <= output_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[39] <= output_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[40] <= output_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[41] <= output_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[42] <= output_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[43] <= output_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[44] <= output_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[45] <= output_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[46] <= output_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[47] <= output_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[48] <= output_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[49] <= output_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[50] <= output_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[51] <= output_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[52] <= output_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[53] <= output_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[54] <= output_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[55] <= output_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[56] <= output_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[57] <= output_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[58] <= output_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[59] <= output_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[60] <= output_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[61] <= output_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[62] <= output_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_out[63] <= output_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[0] <= memdata_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[1] <= memdata_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[2] <= memdata_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[3] <= memdata_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[4] <= memdata_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[5] <= memdata_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[6] <= memdata_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[7] <= memdata_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[8] <= memdata_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[9] <= memdata_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[10] <= memdata_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[11] <= memdata_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[12] <= memdata_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[13] <= memdata_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[14] <= memdata_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[15] <= memdata_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[16] <= memdata_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[17] <= memdata_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[18] <= memdata_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[19] <= memdata_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[20] <= memdata_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[21] <= memdata_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[22] <= memdata_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[23] <= memdata_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[24] <= memdata_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[25] <= memdata_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[26] <= memdata_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[27] <= memdata_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[28] <= memdata_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[29] <= memdata_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[30] <= memdata_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[31] <= memdata_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[32] <= memdata_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[33] <= memdata_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[34] <= memdata_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[35] <= memdata_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[36] <= memdata_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[37] <= memdata_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[38] <= memdata_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[39] <= memdata_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[40] <= memdata_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[41] <= memdata_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[42] <= memdata_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[43] <= memdata_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[44] <= memdata_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[45] <= memdata_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[46] <= memdata_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[47] <= memdata_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[48] <= memdata_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[49] <= memdata_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[50] <= memdata_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[51] <= memdata_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[52] <= memdata_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[53] <= memdata_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[54] <= memdata_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[55] <= memdata_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[56] <= memdata_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[57] <= memdata_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[58] <= memdata_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[59] <= memdata_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[60] <= memdata_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[61] <= memdata_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[62] <= memdata_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata_out[63] <= memdata_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[0] <= wradd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[1] <= wradd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[2] <= wradd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[3] <= wradd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wradd_out[4] <= wradd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


