// Seed: 827859427
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    output supply0 id_5,
    output wand id_6,
    input tri id_7
);
  assign id_5 = (1);
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8
);
  logic [7:0] id_10;
  assign id_10[1'b0 : 1'b0] = id_7;
  module_0(
      id_6, id_5, id_4, id_8, id_4, id_1, id_1, id_4
  );
  wire id_11;
  always begin
    id_1 = 1;
  end
  assign id_10 = !id_2;
endmodule
