{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx_64.v@353:363@HdlStmAssign", "\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        output_axis_tdata_reg <= 0;\n        output_axis_tkeep_reg <= 0;\n"], "Clone Blocks": [["verilog-ethernet/lib/axis/rtl/axis_fifo_64.v@82:92", "reg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\n"], ["verilog-ethernet/lib/axis/rtl/axis_async_fifo_64.v@105:115", "\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n    if (async_rst) begin\n        input_rst_sync1_reg <= 1'b1;\n"], ["verilog-ethernet/lib/axis/rtl/axis_fifo_64.v@83:93", "\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\nalways @* begin\n"], ["verilog-ethernet/lib/axis/rtl/axis_fifo_64.v@85:95", "\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\nalways @* begin\n    write = 1'b0;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_fifo_64.v@81:91", "reg write;\nreg read;\n\nassign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_async_fifo_64.v@104:114", "assign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n    if (async_rst) begin\n"], ["verilog-ethernet/lib/axis/rtl/axis_fifo_64.v@84:94", "assign input_axis_tready = ~full;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// FIFO write logic\nalways @* begin\n    write = 1'b0;\n"], ["verilog-ethernet/lib/axis/rtl/axis_async_fifo_64.v@102:112", "reg read;\n\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\n"], ["verilog-ethernet/lib/axis/rtl/axis_register_64.v@80:90", "reg store_axis_temp_to_output;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or the temp reg will not be filled on the next cycle (output reg empty or no input)\n"], ["verilog-ethernet/lib/axis/rtl/axis_async_fifo_64.v@103:113", "\nassign input_axis_tready = ~full & ~input_rst_sync3_reg;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// reset synchronization\nalways @(posedge input_clk or posedge async_rst) begin\n"]], "Diff Content": {"Delete": [], "Add": [[358, "assign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & (~output_axis_tvalid_reg | ~output_axis_tvalid_int));\n"], [358, "always @* begin\n"], [358, "    output_axis_tvalid_next = output_axis_tvalid_reg;\n"], [358, "    temp_axis_tvalid_next = temp_axis_tvalid_reg;\n"], [358, "    store_axis_int_to_output = 1'b0;\n"], [358, "    store_axis_int_to_temp = 1'b0;\n"], [358, "    store_axis_temp_to_output = 1'b0;\n"], [358, "    if (output_axis_tready_int_reg) begin\n"], [358, "        if (output_axis_tready | ~output_axis_tvalid_reg) begin\n"], [358, "            output_axis_tvalid_next = output_axis_tvalid_int;\n"], [358, "            store_axis_int_to_output = 1'b1;\n"], [358, "        end else begin\n"], [358, "            temp_axis_tvalid_next = output_axis_tvalid_int;\n"], [358, "            store_axis_int_to_temp = 1'b1;\n"], [358, "        end\n"], [358, "    end else if (output_axis_tready) begin\n"], [358, "        output_axis_tvalid_next = temp_axis_tvalid_reg;\n"], [358, "        temp_axis_tvalid_next = 1'b0;\n"], [358, "        store_axis_temp_to_output = 1'b1;\n"], [358, "    end\n"], [358, "end\n"]]}}