module shift (
  input in_0,
  input in_1,
  input in_2,
  input in_3,
  output reg out_0,
  output reg out_1,
  output reg out_2,
  output reg out_3
);
  assign out_0 = in_3;
  assign out_1 = in_0;
  assign out_2 = in_1;
  assign out_3 = in_2;
endmodule