INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/bram_matches/bram_matches_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_matches
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module bram_matches_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v:6]
