0.4
2016.2
/home/fpga/FPGA/Vivado/seven_seg_rtc/seven_seg_rtc.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/fpga/FPGA/Vivado/seven_seg_rtc/seven_seg_rtc.srcs/seven_seg_rtc_tb.v,1474262037,verilog,,,,,,,,,,,
/home/fpga/FPGA/Vivado/seven_seg_rtc/seven_seg_rtc.v,1474863717,verilog,,,,,,,,,,,
