// Seed: 1632493373
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4
);
  logic id_5;
  logic id_6;
  uwire id_7;
  type_21 id_8 (
      .id_0(id_5),
      .id_1(1),
      .id_2(id_2 ** id_7[1'h0]),
      .id_3(id_1),
      .id_4(id_0[1]),
      .id_5(id_1),
      .id_6(1),
      .id_7(1'b0)
  );
  logic id_9;
  always id_2 = 1;
  logic id_10;
  defparam id_11.id_12 = id_3;
  logic id_13;
  assign id_9  = id_3;
  assign id_10 = 1;
  logic id_14 = 1;
  if (id_5) begin
    assign id_2 = id_3;
  end
endmodule
