Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Sep  7 20:21:23 2019
| Host         : liu-inspiron running 64-bit Ubuntu Eoan Ermine (development branch)
| Command      : report_timing_summary -delay_type max -max_paths 10 -file /home/liu/workspace/computer-architecture/computer-architecture/prj01-beginning/scripts/../report/implement/post_place_timing.rpt
| Design       : led
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.521        0.000                      0                  118        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.521        0.000                      0                  118        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.521ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.589ns (19.192%)  route 2.480ns (80.808%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 15.312 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.758     8.684    count[0]_i_1_n_0
    SLICE_X161Y176       FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.413    15.312    clock_IBUF_BUFG
    SLICE_X161Y176       FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.280    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X161Y176       FDRE (Setup_fdre_C_R)       -0.352    15.205    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.589ns (19.192%)  route 2.480ns (80.808%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 15.312 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.758     8.684    count[0]_i_1_n_0
    SLICE_X161Y176       FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.413    15.312    clock_IBUF_BUFG
    SLICE_X161Y176       FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.280    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X161Y176       FDRE (Setup_fdre_C_R)       -0.352    15.205    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.589ns (19.192%)  route 2.480ns (80.808%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 15.312 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.758     8.684    count[0]_i_1_n_0
    SLICE_X161Y176       FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.413    15.312    clock_IBUF_BUFG
    SLICE_X161Y176       FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.280    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X161Y176       FDRE (Setup_fdre_C_R)       -0.352    15.205    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.589ns (20.157%)  route 2.333ns (79.843%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 15.311 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.611     8.537    count[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.412    15.311    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.280    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.352    15.204    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.589ns (20.157%)  route 2.333ns (79.843%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 15.311 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.611     8.537    count[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.412    15.311    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.280    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.352    15.204    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.589ns (20.157%)  route 2.333ns (79.843%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 15.311 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.611     8.537    count[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.412    15.311    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.280    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.352    15.204    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.589ns (20.157%)  route 2.333ns (79.843%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 15.311 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.611     8.537    count[0]_i_1_n_0
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.412    15.311    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.280    15.591    
                         clock uncertainty           -0.035    15.556    
    SLICE_X161Y175       FDRE (Setup_fdre_C_R)       -0.352    15.204    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.589ns (20.395%)  route 2.299ns (79.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.577     8.503    count[0]_i_1_n_0
    SLICE_X161Y171       FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.415    15.314    clock_IBUF_BUFG
    SLICE_X161Y171       FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.265    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X161Y171       FDRE (Setup_fdre_C_R)       -0.352    15.192    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.589ns (20.395%)  route 2.299ns (79.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.577     8.503    count[0]_i_1_n_0
    SLICE_X161Y171       FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.415    15.314    clock_IBUF_BUFG
    SLICE_X161Y171       FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.265    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X161Y171       FDRE (Setup_fdre_C_R)       -0.352    15.192    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.589ns (20.395%)  route 2.299ns (79.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC19                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.602     4.018    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.516     5.615    clock_IBUF_BUFG
    SLICE_X161Y175       FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y175       FDRE (Prop_fdre_C_Q)         0.379     5.994 f  count_reg[23]/Q
                         net (fo=2, estimated)        0.824     6.818    count_reg[23]
    SLICE_X160Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.923 r  led_controller[15]_i_7/O
                         net (fo=2, estimated)        0.898     7.821    led_controller[15]_i_7_n_0
    SLICE_X160Y172       LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  count[0]_i_1/O
                         net (fo=27, estimated)       0.577     8.503    count[0]_i_1_n_0
    SLICE_X161Y171       FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC19                                              0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.472    13.822    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.899 r  clock_IBUF_BUFG_inst/O
                         net (fo=59, estimated)       1.415    15.314    clock_IBUF_BUFG
    SLICE_X161Y171       FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.265    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X161Y171       FDRE (Setup_fdre_C_R)       -0.352    15.192    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.689    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y170  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y172  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y172  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y173  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y174  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y174  count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y171  count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y171  count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y171  count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y171  count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y172  led_controller_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y172  led_controller_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y170  count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y172  count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y172  count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y173  count_reg[15]/C



