Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 11 13:23:58 2025
| Host         : CS152A-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clock_/clk_display_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/high_score_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/high_score_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/high_score_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7_/digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7_/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.309        0.000                      0                  524        0.154        0.000                      0                  524        4.500        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.309        0.000                      0                  524        0.154        0.000                      0                  524        4.500        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/correct_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.760ns (45.039%)  route 4.588ns (54.961%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X58Y44         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDSE (Prop_fdse_C_Q)         0.456     5.614 r  counter_/ones_reg[0]/Q
                         net (fo=94, routed)          0.925     6.540    counter_/Q[0]
    SLICE_X63Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.664 r  counter_/correct2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.664    player_seq_/S[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  player_seq_/correct2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    player_seq_/correct2_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  player_seq_/correct2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    player_seq_/correct2_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  player_seq_/correct2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.442    player_seq_/correct2_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  player_seq_/correct2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.556    player_seq_/correct2_carry__2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.670 r  player_seq_/correct2_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.670    player_seq_/correct2_carry__3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.983 r  player_seq_/correct2_carry__4/O[3]
                         net (fo=1, routed)           0.602     8.585    player_seq_/correct20_out[27]
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.891 r  player_seq_/incorrect_i_70/O
                         net (fo=2, routed)           0.452     9.343    player_seq_/incorrect_i_70_n_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.467 r  player_seq_/incorrect_i_40/O
                         net (fo=25, routed)          0.888    10.356    player_seq_/incorrect_i_40_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.480 r  player_seq_/incorrect_i_50/O
                         net (fo=2, routed)           0.816    11.295    player_seq_/incorrect_i_50_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.419 r  player_seq_/correct_i_14/O
                         net (fo=1, routed)           0.000    11.419    player_seq_/correct_i_14_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.952 r  player_seq_/correct_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.952    player_seq_/correct_reg_i_7_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.069 r  player_seq_/correct_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.069    player_seq_/correct_reg_i_3_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.298 r  player_seq_/correct_reg_i_2/CO[2]
                         net (fo=1, routed)           0.427    12.725    player_seq_/correct0
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.304    13.029 r  player_seq_/correct_i_1/O
                         net (fo=1, routed)           0.477    13.507    player_seq_/correct_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  player_seq_/correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.519    14.860    player_seq_/CLK
    SLICE_X65Y43         FDRE                                         r  player_seq_/correct_reg/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)       -0.269    14.816    player_seq_/correct_reg
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/incorrect_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 3.650ns (45.799%)  route 4.320ns (54.201%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X58Y44         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDSE (Prop_fdse_C_Q)         0.456     5.614 r  counter_/ones_reg[0]/Q
                         net (fo=94, routed)          0.925     6.540    counter_/Q[0]
    SLICE_X63Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.664 r  counter_/correct2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.664    player_seq_/S[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.214 r  player_seq_/correct2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    player_seq_/correct2_carry_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  player_seq_/correct2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    player_seq_/correct2_carry__0_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  player_seq_/correct2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.442    player_seq_/correct2_carry__1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  player_seq_/correct2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.556    player_seq_/correct2_carry__2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.869 r  player_seq_/correct2_carry__3/O[3]
                         net (fo=1, routed)           0.577     8.446    player_seq_/correct20_out[23]
    SLICE_X62Y48         LUT4 (Prop_lut4_I3_O)        0.306     8.752 r  player_seq_/incorrect_i_71/O
                         net (fo=2, routed)           0.421     9.173    player_seq_/incorrect_i_71_n_0
    SLICE_X65Y49         LUT5 (Prop_lut5_I4_O)        0.124     9.297 r  player_seq_/incorrect_i_41/O
                         net (fo=25, routed)          1.026    10.323    player_seq_/incorrect_i_41_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.447 r  player_seq_/incorrect_i_53/O
                         net (fo=2, routed)           0.967    11.414    player_seq_/incorrect_i_53_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.538 r  player_seq_/incorrect_i_27/O
                         net (fo=1, routed)           0.000    11.538    player_seq_/incorrect_i_27_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.070 r  player_seq_/incorrect_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.070    player_seq_/incorrect_reg_i_8_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.184 r  player_seq_/incorrect_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.184    player_seq_/incorrect_reg_i_4_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.412 r  player_seq_/incorrect_reg_i_2/CO[2]
                         net (fo=1, routed)           0.403    12.815    player_seq_/incorrect0
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.313    13.128 r  player_seq_/incorrect_i_1/O
                         net (fo=1, routed)           0.000    13.128    player_seq_/incorrect_i_1_n_0
    SLICE_X59Y44         FDRE                                         r  player_seq_/incorrect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.518    14.859    player_seq_/CLK
    SLICE_X59Y44         FDRE                                         r  player_seq_/incorrect_reg/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    15.132    player_seq_/incorrect_reg
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.890ns (16.985%)  route 4.350ns (83.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.694    10.398    seq_gen_/SR[0]
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.510    14.851    seq_gen_/CLK
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    seq_gen_/led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.890ns (16.985%)  route 4.350ns (83.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.694    10.398    seq_gen_/SR[0]
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.510    14.851    seq_gen_/CLK
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    seq_gen_/led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.890ns (16.985%)  route 4.350ns (83.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.694    10.398    seq_gen_/SR[0]
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.510    14.851    seq_gen_/CLK
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[4]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    seq_gen_/led_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.890ns (16.985%)  route 4.350ns (83.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.694    10.398    seq_gen_/SR[0]
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.510    14.851    seq_gen_/CLK
    SLICE_X58Y32         FDRE                                         r  seq_gen_/led_reg_reg[8]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    seq_gen_/led_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.890ns (17.251%)  route 4.269ns (82.749%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.613    10.317    seq_gen_/SR[0]
    SLICE_X57Y34         FDRE                                         r  seq_gen_/led_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.447    14.788    seq_gen_/CLK
    SLICE_X57Y34         FDRE                                         r  seq_gen_/led_reg_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.584    seq_gen_/led_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.890ns (17.546%)  route 4.182ns (82.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.527    10.231    seq_gen_/SR[0]
    SLICE_X61Y32         FDRE                                         r  seq_gen_/led_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.510    14.851    seq_gen_/CLK
    SLICE_X61Y32         FDRE                                         r  seq_gen_/led_reg_reg[11]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.661    seq_gen_/led_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.890ns (17.942%)  route 4.071ns (82.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.415    10.119    seq_gen_/SR[0]
    SLICE_X58Y33         FDRE                                         r  seq_gen_/led_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.511    14.852    seq_gen_/CLK
    SLICE_X58Y33         FDRE                                         r  seq_gen_/led_reg_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    seq_gen_/led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 counter_/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_gen_/led_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.890ns (17.942%)  route 4.071ns (82.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.637     5.158    counter_/CLK
    SLICE_X60Y44         FDRE                                         r  counter_/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  counter_/ones_reg[2]/Q
                         net (fo=43, routed)          1.849     7.525    counter_/Q[2]
    SLICE_X58Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.649 r  counter_/player_input[31]_i_4/O
                         net (fo=3, routed)           0.311     7.961    seq_gen_/ones_reg[3]
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.085 f  seq_gen_/led_reg[15]_i_4/O
                         net (fo=2, routed)           0.495     8.580    player_seq_/index_reg[3]_0
    SLICE_X58Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.704 r  player_seq_/led_reg[15]_i_1/O
                         net (fo=20, routed)          1.415    10.119    seq_gen_/SR[0]
    SLICE_X58Y33         FDRE                                         r  seq_gen_/led_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.511    14.852    seq_gen_/CLK
    SLICE_X58Y33         FDRE                                         r  seq_gen_/led_reg_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    seq_gen_/led_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.595     1.478    inputs_/CLK
    SLICE_X65Y45         FDRE                                         r  inputs_/shift_reg_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  inputs_/shift_reg_reg[14][0]/Q
                         net (fo=2, routed)           0.101     1.720    inputs_/shift_reg_reg[14][0]
    SLICE_X64Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.765 r  inputs_/sw_debounced[14]_i_1/O
                         net (fo=1, routed)           0.000     1.765    inputs_/sw_debounced[14]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  inputs_/sw_debounced_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.866     1.993    inputs_/CLK
    SLICE_X64Y45         FDRE                                         r  inputs_/sw_debounced_reg[14]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.120     1.611    inputs_/sw_debounced_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 player_seq_/player_input_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.976%)  route 0.136ns (49.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    player_seq_/CLK
    SLICE_X61Y45         FDRE                                         r  player_seq_/player_input_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_seq_/player_input_reg[26]/Q
                         net (fo=5, routed)           0.136     1.754    player_seq_/player_input_reg[27]_0[2]
    SLICE_X63Y44         FDRE                                         r  player_seq_/player_input_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.866     1.993    player_seq_/CLK
    SLICE_X63Y44         FDRE                                         r  player_seq_/player_input_reg[22]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.072     1.587    player_seq_/player_input_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inputs_/sw_debounced_prev_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_posedge_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    inputs_/CLK
    SLICE_X63Y47         FDRE                                         r  inputs_/sw_debounced_prev_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  inputs_/sw_debounced_prev_reg[10]/Q
                         net (fo=1, routed)           0.132     1.752    inputs_/sw_debounced_prev[10]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.048     1.800 r  inputs_/sw_posedge[10]_i_1/O
                         net (fo=1, routed)           0.000     1.800    inputs_/sw_posedge[10]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  inputs_/sw_posedge_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    inputs_/CLK
    SLICE_X64Y47         FDRE                                         r  inputs_/sw_posedge_reg[10]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.131     1.626    inputs_/sw_posedge_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    inputs_/CLK
    SLICE_X63Y41         FDRE                                         r  inputs_/shift_reg_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inputs_/shift_reg_reg[12][1]/Q
                         net (fo=1, routed)           0.097     1.715    inputs_/shift_reg_reg[12][1]
    SLICE_X62Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.760 r  inputs_/sw_debounced[12]_i_1/O
                         net (fo=1, routed)           0.000     1.760    inputs_/sw_debounced[12]_i_1_n_0
    SLICE_X62Y41         FDRE                                         r  inputs_/sw_debounced_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.865     1.992    inputs_/CLK
    SLICE_X62Y41         FDRE                                         r  inputs_/sw_debounced_reg[12]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.091     1.581    inputs_/sw_debounced_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inputs_/sw_debounced_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_prev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    inputs_/CLK
    SLICE_X62Y41         FDRE                                         r  inputs_/sw_debounced_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inputs_/sw_debounced_reg[8]/Q
                         net (fo=3, routed)           0.123     1.741    inputs_/sw_debounced[8]
    SLICE_X63Y41         FDRE                                         r  inputs_/sw_debounced_prev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.865     1.992    inputs_/CLK
    SLICE_X63Y41         FDRE                                         r  inputs_/sw_debounced_prev_reg[8]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.072     1.562    inputs_/sw_debounced_prev_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 player_seq_/player_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    player_seq_/CLK
    SLICE_X61Y45         FDRE                                         r  player_seq_/player_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_seq_/player_input_reg[11]/Q
                         net (fo=3, routed)           0.136     1.754    player_seq_/player_input[11]
    SLICE_X61Y46         FDRE                                         r  player_seq_/player_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.864     1.991    player_seq_/CLK
    SLICE_X61Y46         FDRE                                         r  player_seq_/player_input_reg[7]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.072     1.565    player_seq_/player_input_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inputs_/sw_debounced_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_prev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.594     1.477    inputs_/CLK
    SLICE_X62Y41         FDRE                                         r  inputs_/sw_debounced_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inputs_/sw_debounced_reg[12]/Q
                         net (fo=3, routed)           0.131     1.749    inputs_/sw_debounced[12]
    SLICE_X63Y41         FDRE                                         r  inputs_/sw_debounced_prev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.865     1.992    inputs_/CLK
    SLICE_X63Y41         FDRE                                         r  inputs_/sw_debounced_prev_reg[12]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.070     1.560    inputs_/sw_debounced_prev_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.592     1.475    inputs_/CLK
    SLICE_X59Y38         FDRE                                         r  inputs_/shift_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inputs_/shift_reg_reg[6][0]/Q
                         net (fo=2, routed)           0.110     1.726    inputs_/shift_reg_reg[6][0]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  inputs_/sw_debounced[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inputs_/sw_debounced[6]_i_1_n_0
    SLICE_X58Y38         FDRE                                         r  inputs_/sw_debounced_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.862     1.989    inputs_/CLK
    SLICE_X58Y38         FDRE                                         r  inputs_/sw_debounced_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.092     1.580    inputs_/sw_debounced_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    inputs_/CLK
    SLICE_X63Y47         FDRE                                         r  inputs_/shift_reg_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  inputs_/shift_reg_reg[9][0]/Q
                         net (fo=2, routed)           0.109     1.729    inputs_/shift_reg_reg[9][0]
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.774 r  inputs_/sw_debounced[9]_i_1/O
                         net (fo=1, routed)           0.000     1.774    inputs_/sw_debounced[9]_i_1_n_0
    SLICE_X62Y47         FDRE                                         r  inputs_/sw_debounced_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    inputs_/CLK
    SLICE_X62Y47         FDRE                                         r  inputs_/sw_debounced_reg[9]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.091     1.583    inputs_/sw_debounced_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[10][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.596     1.479    inputs_/CLK
    SLICE_X65Y47         FDRE                                         r  inputs_/shift_reg_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  inputs_/shift_reg_reg[10][1]/Q
                         net (fo=1, routed)           0.140     1.760    inputs_/shift_reg_reg[10][1]
    SLICE_X64Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  inputs_/sw_debounced[10]_i_1/O
                         net (fo=1, routed)           0.000     1.805    inputs_/sw_debounced[10]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  inputs_/sw_debounced_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.867     1.994    inputs_/CLK
    SLICE_X64Y47         FDRE                                         r  inputs_/sw_debounced_reg[10]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.120     1.612    inputs_/sw_debounced_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y41   buzzer/play_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y43   buzzer/play_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y43   buzzer/play_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   buzzer/play_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   buzzer/play_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   buzzer/play_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   buzzer/play_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y45   buzzer/play_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y47   buzzer/play_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   seq_gen_/led_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y42   clock_/clk_blink_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   clock_/countBlink_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   clock_/countBlink_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   clock_/countBlink_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   clock_/countDisplay_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38   clock_/countDisplay_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   clock_/countDisplay_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   clock_/countDisplay_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y39   clock_/countDisplay_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   buzzer/sound_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   buzzer/sound_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y49   buzzer/sound_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   buzzer/sound_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   buzzer/sound_counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   buzzer/sound_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   buzzer/sound_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   clock_/countDisplay_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   inputs_/sw_debounced_prev_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   inputs_/sw_debounced_prev_reg[14]/C



