Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Sep 11 16:48:58 2024
| Host         : DESKTOP-5D6U9FV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.419ns  (logic 5.363ns (46.964%)  route 6.056ns (53.036%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF_inst/O
                         net (fo=4, routed)           3.007     4.549    design_1_i/async_en_decode_0/prog_select
    SLICE_X113Y92        LUT6 (Prop_lut6_I3_O)        0.124     4.673 r  design_1_i/async_en_decode_0/led[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.198     5.871    design_1_i/async_en_decode_0/led[2]_INST_0_i_1_n_0
    SLICE_X113Y104       LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  design_1_i/async_en_decode_0/led[2]_INST_0/O
                         net (fo=1, routed)           1.851     7.846    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.419 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.419    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 5.320ns (50.224%)  route 5.273ns (49.776%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF_inst/O
                         net (fo=4, routed)           2.893     4.435    design_1_i/async_en_decode_0/prog_select
    SLICE_X113Y91        LUT6 (Prop_lut6_I3_O)        0.124     4.559 r  design_1_i/async_en_decode_0/led[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.665     5.224    design_1_i/async_en_decode_0/led[0]_INST_0_i_1_n_0
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.124     5.348 r  design_1_i/async_en_decode_0/led[0]_INST_0/O
                         net (fo=1, routed)           1.714     7.063    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.593 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.593    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 5.247ns (51.572%)  route 4.927ns (48.428%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF_inst/O
                         net (fo=4, routed)           3.009     4.551    design_1_i/async_en_decode_0/prog_select
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.124     4.675 r  design_1_i/async_en_decode_0/led[3]_INST_0/O
                         net (fo=1, routed)           1.919     6.594    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    10.174 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.174    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 5.214ns (51.475%)  route 4.915ns (48.525%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=4, routed)           3.012     4.545    design_1_i/async_en_decode_0/reset
    SLICE_X113Y91        LUT2 (Prop_lut2_I1_O)        0.124     4.669 r  design_1_i/async_en_decode_0/led[1]_INST_0/O
                         net (fo=1, routed)           1.903     6.572    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.129 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.129    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gray_rot[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.662ns (66.751%)  route 0.828ns (33.249%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  gray_rot[2] (IN)
                         net (fo=0)                   0.000     0.000    gray_rot[2]
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 f  gray_rot_IBUF[2]_inst/O
                         net (fo=4, routed)           0.360     0.674    design_1_i/async_en_decode_0/gray_rot[2]
    SLICE_X113Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.719 r  design_1_i/async_en_decode_0/led[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.052     0.771    design_1_i/async_en_decode_0/led[1]_INST_0_i_1_n_0
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.045     0.816 r  design_1_i/async_en_decode_0/led[1]_INST_0/O
                         net (fo=1, routed)           0.415     1.231    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.489 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.489    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_rot[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.625ns (63.500%)  route 0.934ns (36.500%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  gray_rot[3] (IN)
                         net (fo=0)                   0.000     0.000    gray_rot[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  gray_rot_IBUF[3]_inst/O
                         net (fo=4, routed)           0.487     0.785    design_1_i/async_en_decode_0/gray_rot[3]
    SLICE_X113Y92        LUT6 (Prop_lut6_I1_O)        0.045     0.830 r  design_1_i/async_en_decode_0/led[3]_INST_0/O
                         net (fo=1, routed)           0.448     1.278    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.559 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.559    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_rot[3]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.619ns (62.367%)  route 0.977ns (37.633%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  gray_rot[3] (IN)
                         net (fo=0)                   0.000     0.000    gray_rot[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  gray_rot_IBUF[3]_inst/O
                         net (fo=4, routed)           0.401     0.700    design_1_i/async_en_decode_0/gray_rot[3]
    SLICE_X113Y91        LUT6 (Prop_lut6_I4_O)        0.045     0.745 r  design_1_i/async_en_decode_0/led[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     0.967    design_1_i/async_en_decode_0/led[0]_INST_0_i_1_n_0
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.045     1.012 r  design_1_i/async_en_decode_0/led[0]_INST_0/O
                         net (fo=1, routed)           0.354     1.366    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.597 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.597    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_rot[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.680ns (57.322%)  route 1.251ns (42.678%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  bin_rot[2] (IN)
                         net (fo=0)                   0.000     0.000    bin_rot[2]
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  bin_rot_IBUF[2]_inst/O
                         net (fo=1, routed)           0.403     0.720    design_1_i/async_en_decode_0/bin_rot[2]
    SLICE_X113Y92        LUT6 (Prop_lut6_I0_O)        0.045     0.765 r  design_1_i/async_en_decode_0/led[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     1.207    design_1_i/async_en_decode_0/led[2]_INST_0_i_1_n_0
    SLICE_X113Y104       LUT2 (Prop_lut2_I0_O)        0.045     1.252 r  design_1_i/async_en_decode_0/led[2]_INST_0/O
                         net (fo=1, routed)           0.406     1.658    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.930 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.930    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





