<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: SPD_LPDDR_BASE_SECTION Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPD_LPDDR_BASE_SECTION Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5dc7d31add4138d18775245af41a2b53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_DEVICE_DESCRIPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a5dc7d31add4138d18775245af41a2b53">Description</a></td></tr>
<tr class="memdesc:a5dc7d31add4138d18775245af41a2b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2  <a href="#a5dc7d31add4138d18775245af41a2b53">More...</a><br/></td></tr>
<tr class="separator:a5dc7d31add4138d18775245af41a2b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275733e54e98240e27cf30fa7426b31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_REVISION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a275733e54e98240e27cf30fa7426b31f">Revision</a></td></tr>
<tr class="memdesc:a275733e54e98240e27cf30fa7426b31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 SPD Revision  <a href="#a275733e54e98240e27cf30fa7426b31f">More...</a><br/></td></tr>
<tr class="separator:a275733e54e98240e27cf30fa7426b31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57568325896d952cd0c22d7c814d634a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_DRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a57568325896d952cd0c22d7c814d634a">DramDeviceType</a></td></tr>
<tr class="memdesc:a57568325896d952cd0c22d7c814d634a"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 DRAM Device Type  <a href="#a57568325896d952cd0c22d7c814d634a">More...</a><br/></td></tr>
<tr class="separator:a57568325896d952cd0c22d7c814d634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0b5aafca62db7f2578ca119eeacf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a5c0b5aafca62db7f2578ca119eeacf6a">ModuleType</a></td></tr>
<tr class="memdesc:a5c0b5aafca62db7f2578ca119eeacf6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Module Type  <a href="#a5c0b5aafca62db7f2578ca119eeacf6a">More...</a><br/></td></tr>
<tr class="separator:a5c0b5aafca62db7f2578ca119eeacf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac47fbc530764b091c4a4a6108f9712d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_DENSITY_BANKS_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aac47fbc530764b091c4a4a6108f9712d">SdramDensityAndBanks</a></td></tr>
<tr class="memdesc:aac47fbc530764b091c4a4a6108f9712d"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SDRAM Density and Banks  <a href="#aac47fbc530764b091c4a4a6108f9712d">More...</a><br/></td></tr>
<tr class="separator:aac47fbc530764b091c4a4a6108f9712d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86a31c11a8abcb1f0398d0d5119d6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_ADDRESSING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ae86a31c11a8abcb1f0398d0d5119d6f8">SdramAddressing</a></td></tr>
<tr class="memdesc:ae86a31c11a8abcb1f0398d0d5119d6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 SDRAM Addressing  <a href="#ae86a31c11a8abcb1f0398d0d5119d6f8">More...</a><br/></td></tr>
<tr class="separator:ae86a31c11a8abcb1f0398d0d5119d6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c039d357bda8c89fbc8c5ccd5e3b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_PACKAGE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a78c039d357bda8c89fbc8c5ccd5e3b17">SdramPackageType</a></td></tr>
<tr class="memdesc:a78c039d357bda8c89fbc8c5ccd5e3b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 SDRAM Package Type  <a href="#a78c039d357bda8c89fbc8c5ccd5e3b17">More...</a><br/></td></tr>
<tr class="separator:a78c039d357bda8c89fbc8c5ccd5e3b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e9f032f5df5cbdf165e0d0ead41594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a67e9f032f5df5cbdf165e0d0ead41594">SdramOptionalFeatures</a></td></tr>
<tr class="memdesc:a67e9f032f5df5cbdf165e0d0ead41594"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 SDRAM Optional Features  <a href="#a67e9f032f5df5cbdf165e0d0ead41594">More...</a><br/></td></tr>
<tr class="separator:a67e9f032f5df5cbdf165e0d0ead41594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fb550c97a2126494d9da2bf37801da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_THERMAL_REFRESH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aa1fb550c97a2126494d9da2bf37801da">ThermalAndRefreshOptions</a></td></tr>
<tr class="memdesc:aa1fb550c97a2126494d9da2bf37801da"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SDRAM Thermal and Refresh Options  <a href="#aa1fb550c97a2126494d9da2bf37801da">More...</a><br/></td></tr>
<tr class="separator:aa1fb550c97a2126494d9da2bf37801da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113c24ae916d4756dcfb4bc93fe83589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD_LPDDR_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a113c24ae916d4756dcfb4bc93fe83589">OtherOptionalFeatures</a></td></tr>
<tr class="memdesc:a113c24ae916d4756dcfb4bc93fe83589"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Other SDRAM Optional Features  <a href="#a113c24ae916d4756dcfb4bc93fe83589">More...</a><br/></td></tr>
<tr class="separator:a113c24ae916d4756dcfb4bc93fe83589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4239b1e3c174611e3dbb4fa5ca43b575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a4239b1e3c174611e3dbb4fa5ca43b575">Reserved0</a></td></tr>
<tr class="memdesc:a4239b1e3c174611e3dbb4fa5ca43b575"><td class="mdescLeft">&#160;</td><td class="mdescRight">10 Reserved  <a href="#a4239b1e3c174611e3dbb4fa5ca43b575">More...</a><br/></td></tr>
<tr class="separator:a4239b1e3c174611e3dbb4fa5ca43b575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b790c8e4d47a24c530675a031640c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_NOMINAL_VOLTAGE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ad4b790c8e4d47a24c530675a031640c5">ModuleNominalVoltage</a></td></tr>
<tr class="memdesc:ad4b790c8e4d47a24c530675a031640c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">11 Module Nominal Voltage, VDD  <a href="#ad4b790c8e4d47a24c530675a031640c5">More...</a><br/></td></tr>
<tr class="separator:ad4b790c8e4d47a24c530675a031640c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd8eaf766e0e4e08028b20059ae8284"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_ORGANIZATION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a7bd8eaf766e0e4e08028b20059ae8284">ModuleOrganization</a></td></tr>
<tr class="memdesc:a7bd8eaf766e0e4e08028b20059ae8284"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 Module Organization  <a href="#a7bd8eaf766e0e4e08028b20059ae8284">More...</a><br/></td></tr>
<tr class="separator:a7bd8eaf766e0e4e08028b20059ae8284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87227486c3cea28746e2d7f9eb77383f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_MEMORY_BUS_WIDTH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a87227486c3cea28746e2d7f9eb77383f">ModuleMemoryBusWidth</a></td></tr>
<tr class="memdesc:a87227486c3cea28746e2d7f9eb77383f"><td class="mdescLeft">&#160;</td><td class="mdescRight">13 Module Memory Bus Width  <a href="#a87227486c3cea28746e2d7f9eb77383f">More...</a><br/></td></tr>
<tr class="separator:a87227486c3cea28746e2d7f9eb77383f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b88115c5450bad838ee8e6b072c6b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_THERMAL_SENSOR_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#af5b88115c5450bad838ee8e6b072c6b9">ModuleThermalSensor</a></td></tr>
<tr class="memdesc:af5b88115c5450bad838ee8e6b072c6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">14 Module Thermal Sensor  <a href="#af5b88115c5450bad838ee8e6b072c6b9">More...</a><br/></td></tr>
<tr class="separator:af5b88115c5450bad838ee8e6b072c6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d10d4d4411fcd717b2fa778cc1371d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_EXTENDED_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aa4d10d4d4411fcd717b2fa778cc1371d">ExtendedModuleType</a></td></tr>
<tr class="memdesc:aa4d10d4d4411fcd717b2fa778cc1371d"><td class="mdescLeft">&#160;</td><td class="mdescRight">15 Extended Module Type  <a href="#aa4d10d4d4411fcd717b2fa778cc1371d">More...</a><br/></td></tr>
<tr class="separator:aa4d10d4d4411fcd717b2fa778cc1371d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156af554467206126cfcf0a1737a4b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___s_i_g_n_a_l___l_o_a_d_i_n_g___s_t_r_u_c_t.html">SPD_LPDDR_SIGNAL_LOADING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a156af554467206126cfcf0a1737a4b18">SignalLoading</a></td></tr>
<tr class="memdesc:a156af554467206126cfcf0a1737a4b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Signal Loading  <a href="#a156af554467206126cfcf0a1737a4b18">More...</a><br/></td></tr>
<tr class="separator:a156af554467206126cfcf0a1737a4b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a2cb6dda29e41c2f88610631d4d40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html">SPD_LPDDR_TIMEBASE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a72a2cb6dda29e41c2f88610631d4d40c">Timebase</a></td></tr>
<tr class="memdesc:a72a2cb6dda29e41c2f88610631d4d40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">17 Timebases  <a href="#a72a2cb6dda29e41c2f88610631d4d40c">More...</a><br/></td></tr>
<tr class="separator:a72a2cb6dda29e41c2f88610631d4d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0a9b16fbe74b4994be8ba1c432bc36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a3f0a9b16fbe74b4994be8ba1c432bc36">tCKmin</a></td></tr>
<tr class="memdesc:a3f0a9b16fbe74b4994be8ba1c432bc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">18 SDRAM Minimum Cycle Time (tCKmin)  <a href="#a3f0a9b16fbe74b4994be8ba1c432bc36">More...</a><br/></td></tr>
<tr class="separator:a3f0a9b16fbe74b4994be8ba1c432bc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370e2e50facb3541c6e2cf9d71404c28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MAX_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a370e2e50facb3541c6e2cf9d71404c28">tCKmax</a></td></tr>
<tr class="memdesc:a370e2e50facb3541c6e2cf9d71404c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">19 SDRAM Maximum Cycle Time (tCKmax)  <a href="#a370e2e50facb3541c6e2cf9d71404c28">More...</a><br/></td></tr>
<tr class="separator:a370e2e50facb3541c6e2cf9d71404c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ecb48bacc2b7ed1bf7b895a86bd529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html">SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a76ecb48bacc2b7ed1bf7b895a86bd529">CasLatencies</a></td></tr>
<tr class="memdesc:a76ecb48bacc2b7ed1bf7b895a86bd529"><td class="mdescLeft">&#160;</td><td class="mdescRight">20-23 CAS Latencies Supported  <a href="#a76ecb48bacc2b7ed1bf7b895a86bd529">More...</a><br/></td></tr>
<tr class="separator:a76ecb48bacc2b7ed1bf7b895a86bd529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a426a16132059d66237880d5c56de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TAA_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a53a426a16132059d66237880d5c56de0">tAAmin</a></td></tr>
<tr class="memdesc:a53a426a16132059d66237880d5c56de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">24 Minimum CAS Latency Time (tAAmin)  <a href="#a53a426a16132059d66237880d5c56de0">More...</a><br/></td></tr>
<tr class="separator:a53a426a16132059d66237880d5c56de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c791e1c4d9aa22465e76a2c0eedfab8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___r_w___l_a_t_e_n_c_y___o_p_t_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_RW_LATENCY_OPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a3c791e1c4d9aa22465e76a2c0eedfab8">LatencySetOptions</a></td></tr>
<tr class="memdesc:a3c791e1c4d9aa22465e76a2c0eedfab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">25 Read and Write Latency Set Options  <a href="#a3c791e1c4d9aa22465e76a2c0eedfab8">More...</a><br/></td></tr>
<tr class="separator:a3c791e1c4d9aa22465e76a2c0eedfab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7fa6860a94648877fdc4598288f98e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a1c7fa6860a94648877fdc4598288f98e">tRCDmin</a></td></tr>
<tr class="memdesc:a1c7fa6860a94648877fdc4598288f98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">26 Minimum RAS# to CAS# Delay Time (tRCDmin)  <a href="#a1c7fa6860a94648877fdc4598288f98e">More...</a><br/></td></tr>
<tr class="separator:a1c7fa6860a94648877fdc4598288f98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d070f74c5004e899ef5c1df71ee999"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___a_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_AB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ae4d070f74c5004e899ef5c1df71ee999">tRPab</a></td></tr>
<tr class="memdesc:ae4d070f74c5004e899ef5c1df71ee999"><td class="mdescLeft">&#160;</td><td class="mdescRight">27 Minimum Row Precharge Delay Time (tRPab), all banks  <a href="#ae4d070f74c5004e899ef5c1df71ee999">More...</a><br/></td></tr>
<tr class="separator:ae4d070f74c5004e899ef5c1df71ee999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e239ef1ab4b6b48077f28faa4b9577"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___p_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_PB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a58e239ef1ab4b6b48077f28faa4b9577">tRPpb</a></td></tr>
<tr class="memdesc:a58e239ef1ab4b6b48077f28faa4b9577"><td class="mdescLeft">&#160;</td><td class="mdescRight">28 Minimum Row Precharge Delay Time (tRPpb), per bank  <a href="#a58e239ef1ab4b6b48077f28faa4b9577">More...</a><br/></td></tr>
<tr class="separator:a58e239ef1ab4b6b48077f28faa4b9577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae026bb6f21e37b3aa0ca6398ebb75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_f_c___a_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRFC_AB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aeae026bb6f21e37b3aa0ca6398ebb75f">tRFCab</a></td></tr>
<tr class="memdesc:aeae026bb6f21e37b3aa0ca6398ebb75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">29-30 Minimum Refresh Recovery Delay Time (tRFCab), all banks  <a href="#aeae026bb6f21e37b3aa0ca6398ebb75f">More...</a><br/></td></tr>
<tr class="separator:aeae026bb6f21e37b3aa0ca6398ebb75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad513147be296c55b5a9f9ef16cb2ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_f_c___p_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRFC_PB_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#abad513147be296c55b5a9f9ef16cb2ff">tRFCpb</a></td></tr>
<tr class="memdesc:abad513147be296c55b5a9f9ef16cb2ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">31-32 Minimum Refresh Recovery Delay Time (tRFCpb), per bank  <a href="#abad513147be296c55b5a9f9ef16cb2ff">More...</a><br/></td></tr>
<tr class="separator:abad513147be296c55b5a9f9ef16cb2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336219015743a3ef79d6b46bcb9629a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a336219015743a3ef79d6b46bcb9629a9">Reserved1</a> [59-33+1]</td></tr>
<tr class="memdesc:a336219015743a3ef79d6b46bcb9629a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">33-59 Reserved  <a href="#a336219015743a3ef79d6b46bcb9629a9">More...</a><br/></td></tr>
<tr class="separator:a336219015743a3ef79d6b46bcb9629a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28115d96c4d5d6ffd48c4b96bacb7bc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t.html">SPD_LPDDR_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a28115d96c4d5d6ffd48c4b96bacb7bc5">BitMapping</a> [77-60+1]</td></tr>
<tr class="memdesc:a28115d96c4d5d6ffd48c4b96bacb7bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">60-77 Connector to SDRAM Bit Mapping  <a href="#a28115d96c4d5d6ffd48c4b96bacb7bc5">More...</a><br/></td></tr>
<tr class="separator:a28115d96c4d5d6ffd48c4b96bacb7bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9634347e220b80be2872f84580da1fa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a9634347e220b80be2872f84580da1fa6">Reserved2</a> [119-78+1]</td></tr>
<tr class="memdesc:a9634347e220b80be2872f84580da1fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">78-119 Reserved  <a href="#a9634347e220b80be2872f84580da1fa6">More...</a><br/></td></tr>
<tr class="separator:a9634347e220b80be2872f84580da1fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963eb49feca71ab407995d1917711e52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___p_b___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_PB_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a963eb49feca71ab407995d1917711e52">tRPpbFine</a></td></tr>
<tr class="memdesc:a963eb49feca71ab407995d1917711e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">120 Fine Offset for Minimum Row Precharge Delay Time (tRPpbFine), per bank  <a href="#a963eb49feca71ab407995d1917711e52">More...</a><br/></td></tr>
<tr class="separator:a963eb49feca71ab407995d1917711e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0b684358e17b3c60a9413487a4e7cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___a_b___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_AB_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a9a0b684358e17b3c60a9413487a4e7cd">tRPabFine</a></td></tr>
<tr class="memdesc:a9a0b684358e17b3c60a9413487a4e7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">121 Fine Offset for Minimum Row Precharge Delay Time (tRPabFine), all ranks  <a href="#a9a0b684358e17b3c60a9413487a4e7cd">More...</a><br/></td></tr>
<tr class="separator:a9a0b684358e17b3c60a9413487a4e7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7364fc92e4c55c6ec7674600d1be572a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a7364fc92e4c55c6ec7674600d1be572a">tRCDminFine</a></td></tr>
<tr class="memdesc:a7364fc92e4c55c6ec7674600d1be572a"><td class="mdescLeft">&#160;</td><td class="mdescRight">122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)  <a href="#a7364fc92e4c55c6ec7674600d1be572a">More...</a><br/></td></tr>
<tr class="separator:a7364fc92e4c55c6ec7674600d1be572a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b689327b473d694fa6d000339e2010b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TAA_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a8b689327b473d694fa6d000339e2010b">tAAminFine</a></td></tr>
<tr class="memdesc:a8b689327b473d694fa6d000339e2010b"><td class="mdescLeft">&#160;</td><td class="mdescRight">123 Fine Offset for Minimum CAS Latency Time (tAAmin)  <a href="#a8b689327b473d694fa6d000339e2010b">More...</a><br/></td></tr>
<tr class="separator:a8b689327b473d694fa6d000339e2010b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5a1d9a59d14b002ee684c85947df21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MAX_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#acf5a1d9a59d14b002ee684c85947df21">tCKmaxFine</a></td></tr>
<tr class="memdesc:acf5a1d9a59d14b002ee684c85947df21"><td class="mdescLeft">&#160;</td><td class="mdescRight">124 Fine Offset for SDRAM Maximum Cycle Time (tCKmax)  <a href="#acf5a1d9a59d14b002ee684c85947df21">More...</a><br/></td></tr>
<tr class="separator:acf5a1d9a59d14b002ee684c85947df21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa003ba79a3f397fba4fd581b11066f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aaa003ba79a3f397fba4fd581b11066f1">tCKminFine</a></td></tr>
<tr class="memdesc:aaa003ba79a3f397fba4fd581b11066f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">125 Fine Offset for SDRAM Minimum Cycle Time (tCKmin)  <a href="#aaa003ba79a3f397fba4fd581b11066f1">More...</a><br/></td></tr>
<tr class="separator:aaa003ba79a3f397fba4fd581b11066f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23d2943e9f417864201d1567a0c2162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d___l_p_d_d_r___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html">SPD_LPDDR_CYCLIC_REDUNDANCY_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ab23d2943e9f417864201d1567a0c2162">Crc</a></td></tr>
<tr class="memdesc:ab23d2943e9f417864201d1567a0c2162"><td class="mdescLeft">&#160;</td><td class="mdescRight">126-127 Cyclical Redundancy Code (CRC)  <a href="#ab23d2943e9f417864201d1567a0c2162">More...</a><br/></td></tr>
<tr class="separator:ab23d2943e9f417864201d1567a0c2162"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a28115d96c4d5d6ffd48c4b96bacb7bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t.html">SPD_LPDDR_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a> SPD_LPDDR_BASE_SECTION::BitMapping[77-60+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60-77 Connector to SDRAM Bit Mapping </p>

</div>
</div>
<a class="anchor" id="a76ecb48bacc2b7ed1bf7b895a86bd529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html">SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT</a> SPD_LPDDR_BASE_SECTION::CasLatencies</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20-23 CAS Latencies Supported </p>

</div>
</div>
<a class="anchor" id="ab23d2943e9f417864201d1567a0c2162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html">SPD_LPDDR_CYCLIC_REDUNDANCY_CODE</a> SPD_LPDDR_BASE_SECTION::Crc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>126-127 Cyclical Redundancy Code (CRC) </p>

</div>
</div>
<a class="anchor" id="a5dc7d31add4138d18775245af41a2b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_DEVICE_DESCRIPTION_STRUCT</a> SPD_LPDDR_BASE_SECTION::Description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2 </p>

</div>
</div>
<a class="anchor" id="a57568325896d952cd0c22d7c814d634a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_DRAM_DEVICE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::DramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 DRAM Device Type </p>

</div>
</div>
<a class="anchor" id="aa4d10d4d4411fcd717b2fa778cc1371d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_EXTENDED_MODULE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::ExtendedModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>15 Extended Module Type </p>

</div>
</div>
<a class="anchor" id="a3c791e1c4d9aa22465e76a2c0eedfab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___r_w___l_a_t_e_n_c_y___o_p_t_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_RW_LATENCY_OPTION_STRUCT</a> SPD_LPDDR_BASE_SECTION::LatencySetOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>25 Read and Write Latency Set Options </p>

</div>
</div>
<a class="anchor" id="a87227486c3cea28746e2d7f9eb77383f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_MEMORY_BUS_WIDTH_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleMemoryBusWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13 Module Memory Bus Width </p>

</div>
</div>
<a class="anchor" id="ad4b790c8e4d47a24c530675a031640c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_NOMINAL_VOLTAGE_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleNominalVoltage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>11 Module Nominal Voltage, VDD </p>

</div>
</div>
<a class="anchor" id="a7bd8eaf766e0e4e08028b20059ae8284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_ORGANIZATION_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleOrganization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12 Module Organization </p>

</div>
</div>
<a class="anchor" id="af5b88115c5450bad838ee8e6b072c6b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_THERMAL_SENSOR_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleThermalSensor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14 Module Thermal Sensor </p>

</div>
</div>
<a class="anchor" id="a5c0b5aafca62db7f2578ca119eeacf6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_MODULE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::ModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Module Type </p>

</div>
</div>
<a class="anchor" id="a113c24ae916d4756dcfb4bc93fe83589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD_LPDDR_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD_LPDDR_BASE_SECTION::OtherOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Other SDRAM Optional Features </p>

</div>
</div>
<a class="anchor" id="a4239b1e3c174611e3dbb4fa5ca43b575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_BASE_SECTION::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10 Reserved </p>

</div>
</div>
<a class="anchor" id="a336219015743a3ef79d6b46bcb9629a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_BASE_SECTION::Reserved1[59-33+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>33-59 Reserved </p>

</div>
</div>
<a class="anchor" id="a9634347e220b80be2872f84580da1fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_BASE_SECTION::Reserved2[119-78+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>78-119 Reserved </p>

</div>
</div>
<a class="anchor" id="a275733e54e98240e27cf30fa7426b31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html">SPD_LPDDR_REVISION_STRUCT</a> SPD_LPDDR_BASE_SECTION::Revision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 SPD Revision </p>

</div>
</div>
<a class="anchor" id="ae86a31c11a8abcb1f0398d0d5119d6f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_ADDRESSING_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramAddressing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 SDRAM Addressing </p>

</div>
</div>
<a class="anchor" id="aac47fbc530764b091c4a4a6108f9712d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_DENSITY_BANKS_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramDensityAndBanks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 SDRAM Density and Banks </p>

</div>
</div>
<a class="anchor" id="a67e9f032f5df5cbdf165e0d0ead41594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 SDRAM Optional Features </p>

</div>
</div>
<a class="anchor" id="a78c039d357bda8c89fbc8c5ccd5e3b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_PACKAGE_TYPE_STRUCT</a> SPD_LPDDR_BASE_SECTION::SdramPackageType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 SDRAM Package Type </p>

</div>
</div>
<a class="anchor" id="a156af554467206126cfcf0a1737a4b18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___s_i_g_n_a_l___l_o_a_d_i_n_g___s_t_r_u_c_t.html">SPD_LPDDR_SIGNAL_LOADING_STRUCT</a> SPD_LPDDR_BASE_SECTION::SignalLoading</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Signal Loading </p>

</div>
</div>
<a class="anchor" id="a53a426a16132059d66237880d5c56de0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TAA_MIN_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tAAmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24 Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a class="anchor" id="a8b689327b473d694fa6d000339e2010b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TAA_MIN_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tAAminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>123 Fine Offset for Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a class="anchor" id="a370e2e50facb3541c6e2cf9d71404c28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MAX_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKmax</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>19 SDRAM Maximum Cycle Time (tCKmax) </p>

</div>
</div>
<a class="anchor" id="acf5a1d9a59d14b002ee684c85947df21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MAX_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKmaxFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>124 Fine Offset for SDRAM Maximum Cycle Time (tCKmax) </p>

</div>
</div>
<a class="anchor" id="a3f0a9b16fbe74b4994be8ba1c432bc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MIN_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>18 SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a class="anchor" id="aaa003ba79a3f397fba4fd581b11066f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TCK_MIN_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tCKminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>125 Fine Offset for SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a class="anchor" id="aa1fb550c97a2126494d9da2bf37801da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html">SPD_LPDDR_SDRAM_THERMAL_REFRESH_STRUCT</a> SPD_LPDDR_BASE_SECTION::ThermalAndRefreshOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 SDRAM Thermal and Refresh Options </p>

</div>
</div>
<a class="anchor" id="a72a2cb6dda29e41c2f88610631d4d40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html">SPD_LPDDR_TIMEBASE_STRUCT</a> SPD_LPDDR_BASE_SECTION::Timebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>17 Timebases </p>

</div>
</div>
<a class="anchor" id="a1c7fa6860a94648877fdc4598288f98e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRCD_MIN_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRCDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26 Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a class="anchor" id="a7364fc92e4c55c6ec7674600d1be572a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRCD_MIN_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRCDminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a class="anchor" id="aeae026bb6f21e37b3aa0ca6398ebb75f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_f_c___a_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRFC_AB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRFCab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>29-30 Minimum Refresh Recovery Delay Time (tRFCab), all banks </p>

</div>
</div>
<a class="anchor" id="abad513147be296c55b5a9f9ef16cb2ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_f_c___p_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRFC_PB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRFCpb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>31-32 Minimum Refresh Recovery Delay Time (tRFCpb), per bank </p>

</div>
</div>
<a class="anchor" id="ae4d070f74c5004e899ef5c1df71ee999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___a_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_AB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPab</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>27 Minimum Row Precharge Delay Time (tRPab), all banks </p>

</div>
</div>
<a class="anchor" id="a9a0b684358e17b3c60a9413487a4e7cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___a_b___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_AB_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPabFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>121 Fine Offset for Minimum Row Precharge Delay Time (tRPabFine), all ranks </p>

</div>
</div>
<a class="anchor" id="a58e239ef1ab4b6b48077f28faa4b9577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___p_b___m_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_PB_MTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPpb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>28 Minimum Row Precharge Delay Time (tRPpb), per bank </p>

</div>
</div>
<a class="anchor" id="a963eb49feca71ab407995d1917711e52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d___l_p_d_d_r___t_r_p___p_b___f_t_b___s_t_r_u_c_t.html">SPD_LPDDR_TRP_PB_FTB_STRUCT</a> SPD_LPDDR_BASE_SECTION::tRPpbFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>120 Fine Offset for Minimum Row Precharge Delay Time (tRPpbFine), per bank </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html">SPD_LPDDR_BASE_SECTION</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:41 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
