{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674368535192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674368535196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 14:22:15 2023 " "Processing started: Sun Jan 22 14:22:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674368535196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368535196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368535196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674368535657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674368535657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/rom6x256/rom6x256.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/rom6x256/rom6x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom6x256 " "Found entity 1: rom6x256" {  } { { "ip/rom6x256/rom6x256.v" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_player_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_player_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_player_itf " "Found entity 1: tb_player_itf" {  } { { "../sim/tb_player_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_player_itf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/translater.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/translater.v" { { "Info" "ISGN_ENTITY_NAME" "1 translater " "Found entity 1: translater" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/player_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/player_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_itf " "Found entity 1: player_itf" {  } { { "../rtl/player_itf/player_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_cnt_addr " "Found entity 1: dp_cnt_addr" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_cnt_addr " "Found entity 1: ctrl_cnt_addr" {  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/player_itf/cnt_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/player_itf/cnt_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_addr " "Found entity 1: cnt_addr" {  } { { "../rtl/player_itf/cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../sim/tb_top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sd_itf " "Found entity 1: tb_sd_itf" {  } { { "../sim/tb_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_sd_itf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/sim/tb_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/sim/tb_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clock " "Found entity 1: tb_clock" {  } { { "../sim/tb_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/sim/tb_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "../rtl/clock/equal.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/datapath_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/datapath_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_clock " "Found entity 1: datapath_clock" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/datan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/datan.v" { { "Info" "ISGN_ENTITY_NAME" "1 datan " "Found entity 1: datan" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/ctrl_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/ctrl_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clock " "Found entity 1: ctrl_clock" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../rtl/clock/clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/clock/alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/clock/alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../rtl/clock/alarm.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/led_itf/tw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/led_itf/tw.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw " "Found entity 1: tw" {  } { { "../rtl/led_itf/tw.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/led_itf/led_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/led_itf/led_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_itf " "Found entity 1: led_itf" {  } { { "../rtl/led_itf/led_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/pb_itf/sp_lp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/sp_lp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_lp " "Found entity 1: sp_lp" {  } { { "../rtl/pb_itf/sp_lp.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/sp_lp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/pb_itf/smooth.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/smooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 mooth " "Found entity 1: mooth" {  } { { "../rtl/pb_itf/smooth.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/smooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/pb_itf/pb_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/pb_itf/pb_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 pb_itf " "Found entity 1: pb_itf" {  } { { "../rtl/pb_itf/pb_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_itf " "Found entity 1: sd_itf" {  } { { "../rtl/sd_itf/sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/decoder4_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/decoder4_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_7 " "Found entity 1: decoder4_7" {  } { { "../rtl/sd_itf/decoder4_7.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/decoder4_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_sd_itf " "Found entity 1: datapath_sd_itf" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_sd_itf " "Found entity 1: ctrl_sd_itf" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chb/desktop/digital_clock/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368543607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chb/desktop/digital_clock/rtl/para.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/chb/desktop/digital_clock/rtl/para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368543614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_p datapath_sd_itf.v(121) " "Verilog HDL Implicit Net warning at datapath_sd_itf.v(121): created implicit net for \"d_p\"" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674368543906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_itf pb_itf:inst1_pb_itf " "Elaborating entity \"pb_itf\" for hierarchy \"pb_itf:inst1_pb_itf\"" {  } { { "../rtl/top.v" "inst1_pb_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mooth pb_itf:inst1_pb_itf\|mooth:inst_mooth " "Elaborating entity \"mooth\" for hierarchy \"pb_itf:inst1_pb_itf\|mooth:inst_mooth\"" {  } { { "../rtl/pb_itf/pb_itf.v" "inst_mooth" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_lp pb_itf:inst1_pb_itf\|sp_lp:inst_sp_lp " "Elaborating entity \"sp_lp\" for hierarchy \"pb_itf:inst1_pb_itf\|sp_lp:inst_sp_lp\"" {  } { { "../rtl/pb_itf/pb_itf.v" "inst_sp_lp" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/pb_itf.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst_clock " "Elaborating entity \"clock\" for hierarchy \"clock:inst_clock\"" {  } { { "../rtl/top.v" "inst_clock" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clock clock:inst_clock\|ctrl_clock:inst_ctrl_clock " "Elaborating entity \"ctrl_clock\" for hierarchy \"clock:inst_clock\|ctrl_clock:inst_ctrl_clock\"" {  } { { "../rtl/clock/clock.v" "inst_ctrl_clock" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_clock clock:inst_clock\|datapath_clock:inst_datapath_clcok " "Elaborating entity \"datapath_clock\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\"" {  } { { "../rtl/clock/clock.v" "inst_datapath_clcok" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/clock.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543981 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l9 datapath_clock.v(41) " "Output port \"l9\" at datapath_clock.v(41) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543982 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l8 datapath_clock.v(42) " "Output port \"l8\" at datapath_clock.v(42) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l7 datapath_clock.v(43) " "Output port \"l7\" at datapath_clock.v(43) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l6 datapath_clock.v(44) " "Output port \"l6\" at datapath_clock.v(44) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l5 datapath_clock.v(45) " "Output port \"l5\" at datapath_clock.v(45) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l4 datapath_clock.v(46) " "Output port \"l4\" at datapath_clock.v(46) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l3 datapath_clock.v(47) " "Output port \"l3\" at datapath_clock.v(47) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l2 datapath_clock.v(48) " "Output port \"l2\" at datapath_clock.v(48) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "l1 datapath_clock.v(49) " "Output port \"l1\" at datapath_clock.v(49) has no driver" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674368543983 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm clock:inst_clock\|datapath_clock:inst_datapath_clcok\|alarm:inst6_alarm " "Elaborating entity \"alarm\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\|alarm:inst6_alarm\"" {  } { { "../rtl/clock/datapath_clock.v" "inst6_alarm" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368543990 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alarm.v(27) " "Verilog HDL Case Statement information at alarm.v(27): all case item expressions in this case statement are onehot" {  } { { "../rtl/clock/alarm.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/alarm.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674368543991 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|alarm:inst6_alarm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datan clock:inst_clock\|datapath_clock:inst_datapath_clcok\|datan:inst6_data " "Elaborating entity \"datan\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\|datan:inst6_data\"" {  } { { "../rtl/clock/datapath_clock.v" "inst6_data" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datan.v(22) " "Verilog HDL assignment warning at datan.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674368544010 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datan.v(25) " "Verilog HDL assignment warning at datan.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674368544010 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datan.v(28) " "Verilog HDL Case Statement information at datan.v(28): all case item expressions in this case statement are onehot" {  } { { "../rtl/clock/datan.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datan.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674368544010 "|top|clock:inst_clock|datapath_clock:inst_datapath_clcok|datan:inst6_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal clock:inst_clock\|datapath_clock:inst_datapath_clcok\|equal:inst6 " "Elaborating entity \"equal\" for hierarchy \"clock:inst_clock\|datapath_clock:inst_datapath_clcok\|equal:inst6\"" {  } { { "../rtl/clock/datapath_clock.v" "inst6" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_itf sd_itf:inst_sd_itf " "Elaborating entity \"sd_itf\" for hierarchy \"sd_itf:inst_sd_itf\"" {  } { { "../rtl/top.v" "inst_sd_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_sd_itf sd_itf:inst_sd_itf\|ctrl_sd_itf:inst_ctrl_sd_itf " "Elaborating entity \"ctrl_sd_itf\" for hierarchy \"sd_itf:inst_sd_itf\|ctrl_sd_itf:inst_ctrl_sd_itf\"" {  } { { "../rtl/sd_itf/sd_itf.v" "inst_ctrl_sd_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544074 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ctrl_sd_itf.v(73) " "Verilog HDL Case Statement information at ctrl_sd_itf.v(73): all case item expressions in this case statement are onehot" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674368544076 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctrl_sd_itf.v(172) " "Verilog HDL assignment warning at ctrl_sd_itf.v(172): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674368544076 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_sd_itf.v(189) " "Verilog HDL assignment warning at ctrl_sd_itf.v(189): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674368544076 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ctrl_sd_itf.v(206) " "Verilog HDL assignment warning at ctrl_sd_itf.v(206): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674368544076 "|top|sd_itf:inst_sd_itf|ctrl_sd_itf:inst_ctrl_sd_itf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_sd_itf sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf " "Elaborating entity \"datapath_sd_itf\" for hierarchy \"sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf\"" {  } { { "../rtl/sd_itf/sd_itf.v" "inst_datapath_sd_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/sd_itf.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544087 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_sd_itf.v(109) " "Verilog HDL Case Statement information at datapath_sd_itf.v(109): all case item expressions in this case statement are onehot" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674368544089 "|top|sd_itf:inst_sd_itf|datapath_sd_itf:inst_datapath_sd_itf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_7 sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf\|decoder4_7:inst6_decoder4_7 " "Elaborating entity \"decoder4_7\" for hierarchy \"sd_itf:inst_sd_itf\|datapath_sd_itf:inst_datapath_sd_itf\|decoder4_7:inst6_decoder4_7\"" {  } { { "../rtl/sd_itf/datapath_sd_itf.v" "inst6_decoder4_7" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_itf player_itf:inst_player_itf " "Elaborating entity \"player_itf\" for hierarchy \"player_itf:inst_player_itf\"" {  } { { "../rtl/top.v" "inst_player_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_addr player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr " "Elaborating entity \"cnt_addr\" for hierarchy \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\"" {  } { { "../rtl/player_itf/player_itf.v" "inst_cnt_addr" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_cnt_addr player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr " "Elaborating entity \"ctrl_cnt_addr\" for hierarchy \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\"" {  } { { "../rtl/player_itf/cnt_addr.v" "inst_ctrl_cnt_addr" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_cnt_addr player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|dp_cnt_addr:inst_dp_cnt_addr " "Elaborating entity \"dp_cnt_addr\" for hierarchy \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|dp_cnt_addr:inst_dp_cnt_addr\"" {  } { { "../rtl/player_itf/cnt_addr.v" "inst_dp_cnt_addr" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/cnt_addr.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544177 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(24) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(24): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1674368544178 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(25) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(25): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1674368544178 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(26) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(26): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1674368544178 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "dp_cnt_addr.v(27) " "Verilog HDL Case Statement warning at dp_cnt_addr.v(27): case item expression never matches the case expression" {  } { { "../rtl/player_itf/dp_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/dp_cnt_addr.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1674368544178 "|top|player_itf:inst_player_itf|cnt_addr:inst_cnt_addr|dp_cnt_addr:inst_dp_cnt_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom6x256 player_itf:inst_player_itf\|rom6x256:inst_rom6x256 " "Elaborating entity \"rom6x256\" for hierarchy \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\"" {  } { { "../rtl/player_itf/player_itf.v" "inst_rom6x256" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\"" {  } { { "ip/rom6x256/rom6x256.v" "altsyncram_component" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\"" {  } { { "ip/rom6x256/rom6x256.v" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component " "Instantiated megafunction \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif " "Parameter \"init_file\" = \"C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368544294 ""}  } { { "ip/rom6x256/rom6x256.v" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/ip/rom6x256/rom6x256.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674368544294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fe1 " "Found entity 1: altsyncram_0fe1" {  } { { "db/altsyncram_0fe1.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/altsyncram_0fe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368544364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368544364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0fe1 player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated " "Elaborating entity \"altsyncram_0fe1\" for hierarchy \"player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpgatools/quartus ii 18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translater player_itf:inst_player_itf\|translater:inst_translater " "Elaborating entity \"translater\" for hierarchy \"player_itf:inst_player_itf\|translater:inst_translater\"" {  } { { "../rtl/player_itf/player_itf.v" "inst_translater" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/player_itf.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544400 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "translater.v(153) " "Verilog HDL Case Statement warning at translater.v(153): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1674368544402 "|top|player_itf:inst_player_itf|translater:inst_translater"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "translater.v(94) " "Verilog HDL Case Statement information at translater.v(94): all case item expressions in this case statement are onehot" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674368544402 "|top|player_itf:inst_player_itf|translater:inst_translater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_itf led_itf:inst_led_itf " "Elaborating entity \"led_itf\" for hierarchy \"led_itf:inst_led_itf\"" {  } { { "../rtl/top.v" "inst_led_itf" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544416 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "led_itf.v(46) " "Verilog HDL Case Statement information at led_itf.v(46): all case item expressions in this case statement are onehot" {  } { { "../rtl/led_itf/led_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674368544417 "|top|led_itf:inst_led_itf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw led_itf:inst_led_itf\|tw:label\[9\].inst_tw " "Elaborating entity \"tw\" for hierarchy \"led_itf:inst_led_itf\|tw:label\[9\].inst_tw\"" {  } { { "../rtl/led_itf/led_itf.v" "label\[9\].inst_tw" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/led_itf.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368544422 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player_itf:inst_player_itf\|translater:inst_translater\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player_itf:inst_player_itf\|translater:inst_translater\|Div4\"" {  } { { "../rtl/player_itf/translater.v" "Div4" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674368547465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|Div0\"" {  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "Div0" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674368547465 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674368547465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4\"" {  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368547536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4 " "Instantiated megafunction \"player_itf:inst_player_itf\|translater:inst_translater\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547536 ""}  } { { "../rtl/player_itf/translater.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/translater.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674368547536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0\"" {  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368547831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0 " "Instantiated megafunction \"player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674368547831 ""}  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674368547831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/chb/Desktop/digital_clock/pro/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674368547992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368547992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674368548370 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/led_itf/tw.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/led_itf/tw.v" 7 -1 0 } } { "../rtl/sd_itf/ctrl_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/ctrl_sd_itf.v" 68 -1 0 } } { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "../rtl/pb_itf/smooth.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/pb_itf/smooth.v" 17 -1 0 } } { "../rtl/sd_itf/datapath_sd_itf.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/datapath_sd_itf.v" 128 -1 0 } } { "../rtl/sd_itf/decoder4_7.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/sd_itf/decoder4_7.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1674368548399 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1674368548399 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe_n GND " "Pin \"oe_n\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674368551718 "|top|oe_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674368551718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674368551818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674368552812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674368553153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674368553153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2115 " "Implemented 2115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674368553291 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674368553291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2098 " "Implemented 2098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674368553291 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674368553291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674368553291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674368553307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 14:22:33 2023 " "Processing ended: Sun Jan 22 14:22:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674368553307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674368553307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674368553307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674368553307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674368554464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674368554469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 14:22:34 2023 " "Processing started: Sun Jan 22 14:22:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674368554469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674368554469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674368554469 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674368554565 ""}
{ "Info" "0" "" "Project  = clock" {  } {  } 0 0 "Project  = clock" 0 0 "Fitter" 0 0 1674368554566 ""}
{ "Info" "0" "" "Revision = clock" {  } {  } 0 0 "Revision = clock" 0 0 "Fitter" 0 0 1674368554566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1674368554647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674368554648 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674368554673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674368554724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674368554724 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674368554812 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674368554943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674368554943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1674368554943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1674368554943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674368554947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674368554947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674368554947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674368554947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpgatools/quartus ii 18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1674368554947 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1674368554947 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674368554949 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1674368554966 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/clock.out.sdc " "Reading SDC File: 'sdc/clock.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674368555429 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Node: clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a4~porta_address_reg0 clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a4~porta_address_reg0 is being clocked by clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674368555448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1674368555448 "|top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|state[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1674368555458 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674368555458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674368555458 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       sysclk " "  20.000       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674368555458 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1674368555458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sysclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|datapath_clock:inst_datapath_clcok\|l0 " "Destination node clock:inst_clock\|datapath_clock:inst_datapath_clcok\|l0" {  } { { "../rtl/clock/datapath_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/datapath_clock.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[3\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[3\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[5\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[5\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[4\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[4\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[1\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[1\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[8\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[8\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[7\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[7\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[2\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[2\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[6\] " "Destination node clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[6\]" {  } { { "../rtl/clock/ctrl_clock.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/clock/ctrl_clock.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1674368555604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1674368555604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1674368555604 ""}  } { { "../rtl/top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674368555604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|rom_clock  " "Automatically promoted node player_itf:inst_player_itf\|cnt_addr:inst_cnt_addr\|ctrl_cnt_addr:inst_ctrl_cnt_addr\|rom_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674368555604 ""}  } { { "../rtl/player_itf/ctrl_cnt_addr.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/player_itf/ctrl_cnt_addr.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674368555604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1674368555604 ""}  } { { "../rtl/top.v" "" { Text "C:/Users/chb/Desktop/digital_clock/rtl/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 0 { 0 ""} 0 4322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674368555604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674368555853 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674368555854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674368555854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674368555855 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674368555857 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674368555859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674368555859 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674368555859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674368555907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1674368555909 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674368555909 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674368555942 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1674368555946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674368556334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674368556564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674368556582 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674368558707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674368558708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674368559047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/chb/Desktop/digital_clock/pro/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1674368559904 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674368559904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1674368563122 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674368563122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674368563125 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674368563236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674368563246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674368563441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674368563441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674368563689 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674368564111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chb/Desktop/digital_clock/pro/output_files/clock.fit.smsg " "Generated suppressed messages file C:/Users/chb/Desktop/digital_clock/pro/output_files/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674368564492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6160 " "Peak virtual memory: 6160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674368565116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 14:22:45 2023 " "Processing ended: Sun Jan 22 14:22:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674368565116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674368565116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674368565116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674368565116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674368566109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674368566114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 14:22:46 2023 " "Processing started: Sun Jan 22 14:22:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674368566114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674368566114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674368566114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1674368566425 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1674368566677 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674368566694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674368566868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 14:22:46 2023 " "Processing ended: Sun Jan 22 14:22:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674368566868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674368566868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674368566868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674368566868 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674368567471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674368568027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674368568033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 14:22:47 2023 " "Processing started: Sun Jan 22 14:22:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674368568033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674368568033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674368568033 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1674368568137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674368568477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674368568478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368568526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368568526 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/clock.out.sdc " "Reading SDC File: 'sdc/clock.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674368568731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Node: clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a0~porta_address_reg0 clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674368568748 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674368568748 "|top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|state[0]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674368568753 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674368568762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674368569060 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674368569060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.640 " "Worst-case setup slack is -99.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.640           -5342.469 sysclk  " "  -99.640           -5342.469 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368569062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 sysclk  " "    0.452               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368569067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674368569069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674368569071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.261 " "Worst-case minimum pulse width slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 sysclk  " "    0.261               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368569073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368569073 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674368573649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674368573670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674368573952 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Node: clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a0~porta_address_reg0 clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674368574082 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674368574082 "|top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|state[0]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674368574096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674368574096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -89.044 " "Worst-case setup slack is -89.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.044           -4774.625 sysclk  " "  -89.044           -4774.625 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368574099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sysclk  " "    0.400               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368574106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674368574109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674368574112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.227 " "Worst-case minimum pulse width slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 sysclk  " "    0.227               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368574114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368574114 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674368578940 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Node: clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a0~porta_address_reg0 clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\] " "Register player_itf:inst_player_itf\|rom6x256:inst_rom6x256\|altsyncram:altsyncram_component\|altsyncram_0fe1:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clock:inst_clock\|ctrl_clock:inst_ctrl_clock\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674368579071 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674368579071 "|top|clock:inst_clock|ctrl_clock:inst_ctrl_clock|state[0]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1674368579075 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1674368579075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.011 " "Worst-case setup slack is -32.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.011           -1713.945 sysclk  " "  -32.011           -1713.945 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368579078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 sysclk  " "    0.186               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368579086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674368579089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674368579092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 sysclk  " "    0.500               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674368579095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674368579095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674368585057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674368585060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674368585108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 14:23:05 2023 " "Processing ended: Sun Jan 22 14:23:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674368585108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674368585108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674368585108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674368585108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1674368586122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674368586127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 14:23:06 2023 " "Processing started: Sun Jan 22 14:23:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674368586127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674368586127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1674368586127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1674368586569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_85c_slow.vo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_85c_slow.vo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368586970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_0c_slow.vo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_0c_slow.vo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368587206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_0c_fast.vo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_0c_fast.vo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368587443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock.vo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock.vo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368587679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_85c_v_slow.sdo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368587827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_8_1200mv_0c_v_slow.sdo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368587977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_0c_v_fast.sdo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368588128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_v.sdo C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/ simulation " "Generated file clock_v.sdo in folder \"C:/Users/chb/Desktop/digital_clock/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1674368588277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674368588326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 14:23:08 2023 " "Processing ended: Sun Jan 22 14:23:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674368588326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674368588326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674368588326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674368588326 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1674368588954 ""}
