Warning (10268): Verilog HDL information at regFile.v(41): always construct contains both blocking and non-blocking assignments
