{
  "high_level":{
    "base_part_number":"VNF1048F",
    "device_type":"HIGH_SIDE_DRIVER",
    "manufacturer":"STMicroelectronics",
    "packages":[
      "QFN32L"
    ],
    "part_numbers":{
      "VNF1048FTR":{
        "options":{
          "package":"QFN32L",
          "packing":"Tape and reel"
        }
      }
    },
    "serial_busses":[
      "SPI"
    ]
  },
  "pins":{
    "CP":{
      "description":"Charge pump output.",
      "direction":"OUTPUT",
      "name":"CP",
      "output_voltage":{
        "max":"V_S+15.5",
        "min":"V_S+7",
        "units":"V"
      },
      "pin_id":"27",
      "type":"POWER"
    },
    "CP1M":{
      "description":"Charge pump\u2013Negative terminal of the flying capacitor C_P1.",
      "input_voltage":{
        "max":"V_S+0.3",
        "min":-0.3,
        "units":"V"
      },
      "name":"CP1M",
      "pin_id":"31",
      "type":"GENERIC"
    },
    "CP1P":{
      "description":"Charge pump\u2013Positive terminal of the flying capacitor C_P1.",
      "input_voltage":{
        "max":"V_S+20",
        "min":"V_S-0.3",
        "units":"V"
      },
      "name":"CP1P",
      "pin_id":"30",
      "type":"GENERIC"
    },
    "CP2M":{
      "description":"Charge pump\u2013Negative terminal of the flying capacitor C_P2.",
      "input_voltage":{
        "max":"V_S+0.3",
        "min":-0.3,
        "units":"V"
      },
      "name":"CP2M",
      "pin_id":"29",
      "type":"GENERIC"
    },
    "CP2P":{
      "description":"Charge pump\u2013Positive terminal of the flying capacitor C_P2.",
      "input_voltage":{
        "max":"V_S+20",
        "min":"V_S-0.6",
        "units":"V"
      },
      "name":"CP2P",
      "pin_id":"28",
      "type":"GENERIC"
    },
    "CSN":{
      "description":"Chip select not (active low) for SPI communication. It is the selection pin of the device. CMOS compatible input.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"CSN",
      "pin_id":"2",
      "polarity":"ACTIVE_LOW",
      "type":"DIGITAL",
      "vih":{
        "min":"0.7 * V_SPI",
        "units":"V"
      },
      "vil":{
        "max":"0.3 * V_SPI",
        "units":"V"
      }
    },
    "DIAG":{
      "description":"Open-drain logic output. Diagnostic feedback. DIAG = '0' if (SR1.WAKEUPM = '1') or (GSB.DIAGS = '1') or (GSB.DE = '1') else '1'",
      "direction":"OUTPUT",
      "name":"DIAG",
      "output_type":"OPEN_DRAIN",
      "pin_id":"6",
      "type":"DIGITAL",
      "vol":{
        "max":0.2,
        "units":"V"
      }
    },
    "GND":{
      "description":"Ground connection. TAB connection must be to ground. TAB is not intended as device reference ground (dedicated pin shall be used).",
      "direction":"INPUT",
      "name":"GND",
      "pin_id":"[13, TAB]",
      "type":"POWER"
    },
    "HS_GATE":{
      "description":"Output of the gate driver for the external FET. Gate-On voltage (Vgs): min 6V (at Vs=6V), 12V-15V (at Vs>10V). Gate-Off voltage (Vgs): max 0.5V. Max gate voltage (Vgs): 20V.",
      "direction":"OUTPUT",
      "name":"HS_GATE",
      "output_voltage":{
        "max":"V_OUT+20",
        "min":"V_OUT-0.3",
        "units":"V"
      },
      "pin_id":"24",
      "type":"ANALOG"
    },
    "HWLO":{
      "description":"Active high input pin compatible with 3.3 V and 5 V CMOS; it causes transitions to states where the registers are locked from writing.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"HWLO",
      "pin_id":"10",
      "polarity":"ACTIVE_HIGH",
      "type":"DIGITAL",
      "vih":{
        "min":2.1,
        "units":"V"
      },
      "vil":{
        "max":0.9,
        "units":"V"
      }
    },
    "ISNS_N":{
      "description":"Current sense amplifier negative input. Common mode input voltage range: 0V to 70V. Input current: 560 uA (typ).",
      "direction":"INPUT",
      "input_voltage":{
        "max":"V_S+0.3",
        "min":"V_S-3.3",
        "units":"V"
      },
      "name":"ISNS_N",
      "pin_id":"20",
      "type":"ANALOG"
    },
    "ISNS_P":{
      "description":"Current sense amplifier positive input. Common mode input voltage range: 0V to 70V. Differential input voltage FSR: 0 to 160 mV. Input current: 400 uA (typ).",
      "direction":"INPUT",
      "input_voltage":{
        "max":"V_S+0.3",
        "min":"V_S-0.3",
        "units":"V"
      },
      "name":"ISNS_P",
      "pin_id":"21",
      "type":"ANALOG"
    },
    "NC":{
      "description":"Not connected pin.",
      "direction":"INPUT",
      "name":"NC",
      "pin_id":"[9, 11, 14, 15, 16, 17, 22, 26, 32]",
      "type":"OTHER"
    },
    "NTC":{
      "description":"Positive input pin for external NTC resistor. Senses voltage proportional to NTC resistance. Input Voltage Full Scale Range: VSENSE_N - 1.2 V to VSENSE_N V. Accuracy +/- 3mV.",
      "direction":"INPUT",
      "input_voltage":{
        "max":"V_S+0.3",
        "min":"V_S-3.3",
        "units":"V"
      },
      "name":"NTC",
      "pin_id":"19",
      "type":"ANALOG"
    },
    "NTC_M":{
      "description":"Negative input pin for external NTC resistor. Outputs bias voltage for NTC bridge (V_SENSE_N - 1.2V nom).",
      "direction":"OUTPUT",
      "name":"NTC_M",
      "output_voltage":{
        "nom":"V_SENSE_N - 1.2",
        "units":"V"
      },
      "pin_id":"18",
      "type":"POWER"
    },
    "OUT":{
      "description":"External FET source connection. Senses FET source voltage for VDS monitoring and ADC. Also connected internally to bypass switch output.",
      "direction":"INPUT",
      "input_voltage":{
        "max":"V_S+3",
        "min":-2.0,
        "units":"V"
      },
      "name":"OUT",
      "pin_id":"23",
      "type":"ANALOG"
    },
    "SCK":{
      "description":"Serial clock for SPI communication. It is a CMOS compatible input.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"SCK",
      "pin_id":"5",
      "type":"DIGITAL",
      "vih":{
        "min":"0.7 * V_SPI",
        "units":"V"
      },
      "vil":{
        "max":"0.3 * V_SPI",
        "units":"V"
      }
    },
    "SDI":{
      "description":"Serial data input for SPI communication. Data is transferred serially into the device on the SCK rising edge.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"SDI",
      "pin_id":"3",
      "type":"DIGITAL",
      "vih":{
        "min":"0.7 * V_SPI",
        "units":"V"
      },
      "vil":{
        "max":"0.3 * V_SPI",
        "units":"V"
      }
    },
    "SDO":{
      "description":"Serial data output for SPI communication. Data is transferred serially out of the device on the SCK falling edge.",
      "direction":"OUTPUT",
      "name":"SDO",
      "pin_id":"4",
      "type":"DIGITAL",
      "voh":{
        "min":"0.8 * V_SPI",
        "units":"V"
      },
      "vol":{
        "max":"0.2 * V_SPI",
        "units":"V"
      }
    },
    "TEST1":{
      "description":"Test mode pin 1- must be connected to the ground.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"TEST1",
      "pin_id":"7",
      "type":"DIGITAL"
    },
    "TEST2":{
      "description":"Test mode pin 2- must be connected to the ground.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":-0.3,
        "units":"V"
      },
      "name":"TEST2",
      "pin_id":"8",
      "type":"DIGITAL"
    },
    "V3V3":{
      "description":"Output of the 3.3 V internal LDO voltage regulator (logic and I/O supply). Connect a low ESR capacitor (1 uF) close to this pin.",
      "direction":"OUTPUT",
      "name":"V3V3",
      "output_voltage":{
        "max":4.6,
        "min":-0.3,
        "units":"V"
      },
      "pin_id":"12",
      "type":"POWER"
    },
    "VS":{
      "description":"Input supply pin. Connect to the 12 V, 24 V, 48 V battery voltage. Extended operating voltage up to 70V (100ms max). Undervoltage shutdown < 4.5V, reset > 6V. POR threshold ~2.4V.",
      "direction":"INPUT",
      "input_voltage":{
        "max":60.0,
        "min":6.0,
        "units":"V"
      },
      "name":"VS",
      "pin_id":"25",
      "type":"POWER"
    },
    "VSPI":{
      "description":"DC supply input for the SPI interface. 3.3 V and 5 V compatible.",
      "direction":"INPUT",
      "input_voltage":{
        "max":5.5,
        "min":3.0,
        "units":"V"
      },
      "name":"VSPI",
      "pin_id":"1",
      "type":"POWER"
    }
  },
  "serial_bus":{
    "fields":[
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":12,
            "register_address":1
          }
        ],
        "reserved":true
      },
      {
        "description":"GOSTBY can be set to 1 only if UNLOCK = 1; trying to set this bit to 1 when UNLOCK = 0 will have no effects and it maintains its previous value. GOSTBY can be reset to 0 also when UNLOCK = 0. To send a GOToStandby sequence it is necessary to send two consecutive SPI frames, as follows: 1st SPI writes operation to set UNLOCK bit to 1 2nd SPI write operation to set GOSTBY bit to 1 and EN bit to 0. A transition to standby state causes GOSTBY to be reset to 0.",
        "name":"GOSTBY",
        "register_location":[
          {
            "reg_end_bit":11,
            "reg_start_bit":11,
            "register_address":1
          }
        ]
      },
      {
        "description":"EN can be set to 1 only if UNLOCK = 1; trying to set this bit to 1 when UNLOCK = 0 will have no effects and it maintains its previous value. EN can be reset to 0 also when UNLOCK = 0. To send a GOToUnlocked sequence it is necessary to send two consecutive SPI frames as follows: 1st SPI writes operation to set UNLOCK bit to 1 2nd SPI write operation to set GOSTBY bit to 0 and EN bit to 1. A transition to unlocked state causes EN to be set to 1. A transition to locked state causes EN to be reset to 0.",
        "name":"EN",
        "register_location":[
          {
            "reg_end_bit":10,
            "reg_start_bit":10,
            "register_address":1
          }
        ]
      },
      {
        "description":"When it is set to 1, starts selected self-test. If current state is unlocked and S_T_CFG is not 000, then setting this bit causes a transition to self-test state. This bit is automatically reset.",
        "name":"S_T_START",
        "register_location":[
          {
            "reg_end_bit":9,
            "reg_start_bit":9,
            "register_address":1
          }
        ]
      },
      {
        "description":"When it is set to 1, stops execution of selected self-test. This bit is automatically reset.",
        "name":"S_T_STOP",
        "register_location":[
          {
            "reg_end_bit":8,
            "reg_start_bit":8,
            "register_address":1
          }
        ]
      },
      {
        "description":"Self-test selection",
        "digital_physical_map":{
          "0":"000: No selection",
          "1":"001: Current sense",
          "2":"010: VDS detection",
          "3":"011: Current sense + VDS detection",
          "4":"100: Power switch stuck-on",
          "5":"101: Current sense + power switch stuck-on",
          "6":"110: VDS detection + power switch stuck-on",
          "7":"111: Current sense + VDS detection + power switch stuck-on"
        },
        "name":"S_T_CFG",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":5,
            "register_address":1
          }
        ]
      },
      {
        "description":"Enables high-side through SPI 1: HS gate driver commanded on 0: HS gate driver commanded off",
        "name":"OUTCTL",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":1
          }
        ]
      },
      {
        "description":"Enables low current bypass through SPI 1: LCB commanded on 0: LCB commanded off",
        "name":"BYPASSCTL",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":1
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":1
          }
        ],
        "reserved":true
      },
      {
        "description":"Mirror of WD_TRIG bit in CR3",
        "name":"WD_TRIG_MIRROR_CR1",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":1
          }
        ]
      },
      {
        "description":"Odd parity bit check for CR1",
        "name":"PARITY_CR1",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":1
          }
        ]
      },
      {
        "description":"Configures the value of nominal time, required for the fuse emulation. Nominal time corresponds to the trip time obtained when current is equal to the nominal overcurrent threshold (OVC_THR). Equation: t_NOM (s) = T_NOM_digital + 1",
        "digital_physical_map":{
          "0":"1 s",
          "255":"511 s"
        },
        "name":"T_NOM",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":16,
            "register_address":2
          }
        ]
      },
      {
        "description":"Configures the value of nominal overcurrent threshold.",
        "digital_physical_map":{
          "0":"6 mV",
          "1":"7.2 mV",
          "10":"17.9 mV",
          "11":"19.1 mV",
          "12":"20.4 mV",
          "13":"21.8 mV",
          "14":"23.3 mV",
          "15":"24.8 mV",
          "16":"26.5 mV",
          "17":"28.2 mV",
          "18":"30.1 mV",
          "19":"32.2 mV",
          "2":"8.7 mV",
          "20":"34.3 mV",
          "21":"36.6 mV",
          "22":"39.1 mV",
          "23":"41.7 mV",
          "24":"44.5 mV",
          "25":"47.5 mV",
          "26":"50.6 mV",
          "27":"54 mV",
          "28":"61.3 mV",
          "29":"69.5 mV",
          "3":"10.4 mV",
          "30":"78.8 mV",
          "31":"89.3 mV",
          "4":"11.8 mV",
          "5":"13 mV",
          "6":"13.8 mV",
          "7":"14.8 mV",
          "8":"15.8 mV",
          "9":"16.8 mV"
        },
        "name":"OVC_THR",
        "register_location":[
          {
            "reg_end_bit":15,
            "reg_start_bit":11,
            "register_address":2
          }
        ]
      },
      {
        "description":"Configures a threshold for hard short circuit latch-off.",
        "digital_physical_map":{
          "0":"20 mV",
          "1":"23 mV",
          "10":"80 mV",
          "11":"91.9 mV",
          "12":"105.6 mV",
          "13":"121.3 mV",
          "14":"139.3 mV",
          "15":"160.0 mV",
          "2":"26.4 mV",
          "3":"30.3 mV",
          "4":"34.8 mV",
          "5":"40 mV",
          "6":"45.9 mV",
          "7":"52.8 mV",
          "8":"60.6 mV",
          "9":"69.6 mV"
        },
        "name":"HSHT_THR",
        "register_location":[
          {
            "reg_end_bit":10,
            "reg_start_bit":7,
            "register_address":2
          }
        ]
      },
      {
        "description":"Configures a threshold for external MOSFET desaturation shutdown. Configuration 0x1F is reserved. Equation: V_DS_THR (mV) = 300 + VDS_THR_digital * 50",
        "digital_physical_map":{
          "0":"300 mV",
          "1":"350 mV",
          "10":"800 mV",
          "11":"850 mV",
          "12":"900 mV",
          "13":"950 mV",
          "14":"1000 mV",
          "15":"1050 mV",
          "16":"1100 mV",
          "17":"1150 mV",
          "18":"1200 mV",
          "19":"1250 mV",
          "2":"400 mV",
          "20":"1300 mV",
          "21":"1350 mV",
          "22":"1400 mV",
          "23":"1450 mV",
          "24":"1500 mV",
          "25":"1550 mV",
          "26":"1600 mV",
          "27":"1650 mV",
          "28":"1700 mV",
          "29":"1750 mV",
          "3":"450 mV",
          "30":"1800 mV",
          "4":"500 mV",
          "5":"550 mV",
          "6":"600 mV",
          "7":"650 mV",
          "8":"700 mV",
          "9":"750 mV"
        },
        "name":"VDS_THR",
        "register_location":[
          {
            "reg_end_bit":6,
            "reg_start_bit":2,
            "register_address":2
          }
        ]
      },
      {
        "description":"Mirror of WD_TRIG bit in CR3",
        "name":"WD_TRIG_MIRROR_CR2",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":2
          }
        ]
      },
      {
        "description":"Odd parity bit check for CR2",
        "name":"PARITY_CR2",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":2
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":10,
            "register_address":3
          }
        ],
        "reserved":true
      },
      {
        "description":"0: bits GOSTBY, EN cannot be set to 1 but can be reset; 1: bits GOSTBY, EN can be set to 1, but only with the next valid SPI frame. When UNLOCK = 1, it is automatically reset with the next valid SPI frame.",
        "name":"UNLOCK",
        "register_location":[
          {
            "reg_end_bit":9,
            "reg_start_bit":9,
            "register_address":3
          }
        ]
      },
      {
        "description":"Configures a threshold for external MOSFET overtemperature shutdown via NTC.",
        "digital_physical_map":{
          "0":"110.92 mV",
          "1":"98.76 mV",
          "10":"37.50 mV",
          "11":"37.50 mV",
          "12":"37.50 mV",
          "13":"37.50 mV",
          "14":"37.50 mV",
          "15":"37.50 mV",
          "2":"88.07 mV",
          "3":"78.66 mV",
          "4":"70.38 mV",
          "5":"63.08 mV",
          "6":"56.64 mV",
          "7":"50.95 mV",
          "8":"45.92 mV",
          "9":"41.46 mV"
        },
        "name":"NTC_THR",
        "register_location":[
          {
            "reg_end_bit":8,
            "reg_start_bit":5,
            "register_address":3
          }
        ]
      },
      {
        "description":"Watchdog time selection",
        "digital_physical_map":{
          "0":"50 ms",
          "1":"100 ms",
          "2":"150 ms",
          "3":"200 ms"
        },
        "name":"WD_TIME",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":3,
            "register_address":3
          }
        ]
      },
      {
        "description":"Outputs status in locked state: 0: leave output and bypass as they are (default) 1: shut off output and bypass",
        "name":"DIS_OUT_MODE",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":3
          }
        ]
      },
      {
        "description":"In order to keep device in unlocked mode, this bit must be cyclically toggled within a period equal to tWD to refresh the watchdog.",
        "name":"WD_TRIG",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":3
          }
        ]
      },
      {
        "description":"Odd parity bit check for CR3",
        "name":"PARITY_CR3",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":3
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":19,
            "register_address":17
          }
        ],
        "reserved":true
      },
      {
        "description":"Disable output fault: a transition to locked mode state causes this bit to be set to 1, but only when DIS_OUT_MODE = 1. When DIS_OUT_FAULT = 1, both high-side and bypass are switched off. Access: R/C",
        "name":"DIS_OUT_FAULT",
        "register_location":[
          {
            "reg_end_bit":18,
            "reg_start_bit":18,
            "register_address":17
          }
        ]
      },
      {
        "description":"Self-test state flag bit. Access: R",
        "name":"SELFTEST",
        "register_location":[
          {
            "reg_end_bit":17,
            "reg_start_bit":17,
            "register_address":17
          }
        ]
      },
      {
        "description":"High-side gate driver status bit 1: HS gate driver turned on 0: HS gate driver turned off. Access: R",
        "name":"OUTST",
        "register_location":[
          {
            "reg_end_bit":16,
            "reg_start_bit":16,
            "register_address":17
          }
        ]
      },
      {
        "description":"Low current bypass status bit 1: LCB turned on 0: LCB turned off. Access: R",
        "name":"BYPASS_ST",
        "register_location":[
          {
            "reg_end_bit":15,
            "reg_start_bit":15,
            "register_address":17
          }
        ]
      },
      {
        "description":"Wake up mode flag bit. Access: R",
        "name":"WAKEUPM",
        "register_location":[
          {
            "reg_end_bit":14,
            "reg_start_bit":14,
            "register_address":17
          }
        ]
      },
      {
        "description":"Locked mode flag bit. Access: R",
        "name":"LOCKEDM",
        "register_location":[
          {
            "reg_end_bit":13,
            "reg_start_bit":13,
            "register_address":17
          }
        ]
      },
      {
        "description":"HWLO mirror bit: provides the logical level of HWLO pin after having applied a symmetrical filter on both its rising and falling edges (filtering time is tHWLO). Access: R",
        "name":"HWLO_ST",
        "register_location":[
          {
            "reg_end_bit":12,
            "reg_start_bit":12,
            "register_address":17
          }
        ]
      },
      {
        "description":"VS undervoltage 'real-time' bit 0: VS > VS_USD + VS_USD_HYS 1: VS <= VS_USD if the battery supply voltage VS falls below the undervoltage shutdown threshold, then the external MOSFET, the charge pump and the bypass switch are switched off. Access: R",
        "name":"VS_UV",
        "register_location":[
          {
            "reg_end_bit":11,
            "reg_start_bit":11,
            "register_address":17
          }
        ]
      },
      {
        "description":"Hard short circuit latch-off: a hard short circuit shutdown of the MOSFET (HSHT = 1) and the bypass switch occurs when the current sense voltage exceeds the preset threshold. The MOSFET and the bypass switch are re-armed via SPI. Access: R/C",
        "name":"HSHT",
        "register_location":[
          {
            "reg_end_bit":10,
            "reg_start_bit":10,
            "register_address":17
          }
        ]
      },
      {
        "description":"External MOSFET desaturation shutdown: a desaturation shutdown of the MOSFET (VDS_MAX = 1) and the bypass switch occurs if the VDS exceeds the preset threshold when HS is in on-state after VDS_DEGLITCH time. The MOSFET and the bypass switch are re-armed via SPI. Access: R/C",
        "name":"VDS_MAX",
        "register_location":[
          {
            "reg_end_bit":9,
            "reg_start_bit":9,
            "register_address":17
          }
        ]
      },
      {
        "description":"Low current bypass desaturation shutdown: a desaturation shutdown of the Low current bypass (BYPASS_SAT = 1) occurs if the VDS exceeds the fixed threshold when HS is in off-state and bypass is in on-state. When BYPASS_SAT = 1, external MOSFET is automatically commanded on, independently of OUTCTL bit value. The Low current bypass is rearmed via SPI. A transition to wake-up mode causes this bit to be set to 1. Access: R/C",
        "name":"BYPASS_SAT",
        "register_location":[
          {
            "reg_end_bit":8,
            "reg_start_bit":8,
            "register_address":17
          }
        ]
      },
      {
        "description":"Current vs time latch-off: an overcurrent shutdown of the MOSFET (FUSE_LATCH = 1) and the bypass switch occurs when the current sense voltage exceeds the preset threshold for longer than the preset time (I2-t curve emulating a traditional fuse). The MOSFET and bypass switch are rearmed via SPI. Access: R/C",
        "name":"FUSE_LATCH",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":7,
            "register_address":17
          }
        ]
      },
      {
        "description":"Overcurrent warning: an overcurrent warning (OVC = 1) occurs even when average current sense value evaluated in a time interval equal to tI_SAMPLING (time basis used by fuse emulation algorithm) exceeds current threshold programmed through OVC_THR. This is a 'real-time' bit OVC bit keeps memory of the previous events: once this bit is set, it will be reset automatically after a time depending on current level previously reached and on the related timings. Moreover, after a FUSE_LATCH bit setting, OVC will be automatically reset in a time interval proportional to the TNOM value previously programmed (provided that in the meantime FUSE_LATCH is not cleared, high-side restarts and current is again above OVC_THR). Resetting FUSE_LATCH bit when OVC bit is still set to 1 is possible, but in this case user can expect that trip time will be lower than expected. Access: R",
        "name":"OVC",
        "register_location":[
          {
            "reg_end_bit":6,
            "reg_start_bit":6,
            "register_address":17
          }
        ]
      },
      {
        "description":"Overtemperature shutdown ('real-time' bit). When DEV_OVT = 1, the MOSFET, the charge pump and the bypass switch are turned off. Access: R",
        "name":"DEV_OVT",
        "register_location":[
          {
            "reg_end_bit":5,
            "reg_start_bit":5,
            "register_address":17
          }
        ]
      },
      {
        "description":"External MOS overtemperature: this bit is latched when NTC is lower than NTC_THR. When NTC_OVT = 1 both external MOS and bypass switch are turned off. The MOSFET and the bypass switch are rearmed via SPI. Access: R/C",
        "name":"NTC_OVT",
        "register_location":[
          {
            "reg_end_bit":4,
            "reg_start_bit":4,
            "register_address":17
          }
        ]
      },
      {
        "description":"This bit is set in on-state when VGS falls below UV threshold (VGS_UVLO_10V) for more than VG_UVLO_DEGLITCH. When this bit is set, external FET is switched off. Access: R/C",
        "name":"VGS_LOW",
        "register_location":[
          {
            "reg_end_bit":3,
            "reg_start_bit":3,
            "register_address":17
          }
        ]
      },
      {
        "description":"This bit is set when VCP falls below VCP_LOW threshold for more than tCP_RISE. When this bit is set, external FET driver is disabled. This is a 'real-time' bit. Access: R",
        "name":"CP_LOW",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":2,
            "register_address":17
          }
        ]
      },
      {
        "description":"Watchdog failure bit: 0: Watchdog OK; 1: Watchdog failure in unlocked / self-test states When this bit is set, device goes to locked state. To go back to the unlocked mode through the GoToUnlocked sequence this bit must be cleared. Access: R/C",
        "name":"WD_FAIL",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":17
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR1. Access: R",
        "name":"PARITY_SR1",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":17
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":15,
            "register_address":18
          }
        ],
        "reserved":true
      },
      {
        "description":"13 bit ADC conversion related to current sense amplifier, ranging from 0 V to 160 mV; unidirectional current through an external sense resistor. Equation: V_SENSE (mV) = CURR_SENSE_digital * 160 / 8192. Access: R",
        "digital_physical_map":{
          "0":"0 mV",
          "8191":"160 mV"
        },
        "name":"CURR_SENSE",
        "register_location":[
          {
            "reg_end_bit":14,
            "reg_start_bit":2,
            "register_address":18
          }
        ]
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R",
        "name":"UPDT_CURR",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":18
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR2. Access: R",
        "name":"PARITY_SR2",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":18
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":23,
            "register_address":19
          }
        ],
        "reserved":true
      },
      {
        "description":"10 bit ADC conversion related to TJ (device temperature). Equation: T_J (\u00b0C) = (TJ_digital / 3) - 72. Access: R",
        "name":"TJ",
        "register_location":[
          {
            "reg_end_bit":22,
            "reg_start_bit":13,
            "register_address":19
          }
        ]
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R",
        "name":"UPDT_TJ",
        "register_location":[
          {
            "reg_end_bit":12,
            "reg_start_bit":12,
            "register_address":19
          }
        ]
      },
      {
        "description":"10 bit ADC conversion related to NTC (external MOSFET temperature sensing through an external NTC resistor). Equation: V_NTC (V) = V_SENSE_N - (NTC_digital * 1.2 / 1024). Access: R",
        "name":"NTC",
        "register_location":[
          {
            "reg_end_bit":11,
            "reg_start_bit":2,
            "register_address":19
          }
        ]
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R",
        "name":"UPDT_NTC",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":19
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR3. Access: R",
        "name":"PARITY_SR3",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":19
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":12,
            "register_address":20
          }
        ],
        "reserved":true
      },
      {
        "description":"10 bit ADC conversion of the voltage across HS switch (VS-OUT). This register is not refreshed during VDS self-test execution. Equation: VDS (V) = VDS_digital * 2 / 1024. Access: R",
        "name":"VDS",
        "register_location":[
          {
            "reg_end_bit":22,
            "reg_start_bit":13,
            "register_address":20
          }
        ]
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R",
        "name":"UPDT_VDS",
        "register_location":[
          {
            "reg_end_bit":12,
            "reg_start_bit":12,
            "register_address":20
          }
        ]
      },
      {
        "description":"10 bit ADC conversion of the OUT pin. Equation: VOUT (V) = VOUT_digital * 51 * 1.2 / 1024. Access: R",
        "name":"VOUT",
        "register_location":[
          {
            "reg_end_bit":11,
            "reg_start_bit":2,
            "register_address":20
          }
        ]
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R",
        "name":"UPDT_VOUT",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":20
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR4. Access: R",
        "name":"PARITY_SR4",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":20
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":14,
            "register_address":21
          }
        ],
        "reserved":true
      },
      {
        "description":"This bit is set if VDS_THR is reached during VDS self-test. Access: R/C",
        "name":"S_T_VDS_MAX1",
        "register_location":[
          {
            "reg_end_bit":13,
            "reg_start_bit":13,
            "register_address":21
          }
        ]
      },
      {
        "description":"Difference between 10 bit ADC conversion of the VDS, performed during VDS self-test and content of VDS register latched during self-test execution. Access: R/C",
        "name":"S_T_VDS",
        "register_location":[
          {
            "reg_end_bit":12,
            "reg_start_bit":3,
            "register_address":21
          }
        ]
      },
      {
        "description":"Status of VDS self-test 00: IDLE: self-test not started 01: RUN: self-test execution in progress 10: END: self-test completed successfully (consistent data available on dedicated registers) 11: ABORT: self-test aborted (watchdog timeout, HWLO, S_T_STOP when not required). Access: R/C",
        "name":"S_T_VDS_STATUS",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":1,
            "register_address":21
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR5. Access: R",
        "name":"PARITY_SR5",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":21
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":15,
            "register_address":22
          }
        ],
        "reserved":true
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R/C",
        "name":"UPDT_S_T_STUCK",
        "register_location":[
          {
            "reg_end_bit":14,
            "reg_start_bit":14,
            "register_address":22
          }
        ]
      },
      {
        "description":"This bit is set if VDS_THR is reached during STUCK ON self-test. Access: R/C",
        "name":"S_T_VDS_MAX2",
        "register_location":[
          {
            "reg_end_bit":13,
            "reg_start_bit":13,
            "register_address":22
          }
        ]
      },
      {
        "description":"10 bit ADC conversion of the VDS, performed during STUCK ON self-test. Access: R/C",
        "name":"S_T_STUCK",
        "register_location":[
          {
            "reg_end_bit":12,
            "reg_start_bit":3,
            "register_address":22
          }
        ]
      },
      {
        "description":"Status of STUCK_ON self-test 00: IDLE: self-test not started 01: RUN: self-test execution in progress 10: END: self-test completed successfully (consistent data available on dedicated registers) 11: ABORT: self-test aborted (watchdog timeout, HWLO, S_T_STOP when not required). Access: R/C",
        "name":"S_T_STUCK_STATUS",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":1,
            "register_address":22
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR6. Access: R",
        "name":"PARITY_SR6",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":22
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":15,
            "register_address":23
          }
        ],
        "reserved":true
      },
      {
        "description":"This bit is set if HSHT_THR is reached during CURRENT SENSE self-test. Access: R/C",
        "name":"S_T_HSHT",
        "register_location":[
          {
            "reg_end_bit":14,
            "reg_start_bit":14,
            "register_address":23
          }
        ]
      },
      {
        "description":"This bit is set if OVC_THR is reached during CURRENT SENSE self-test. Access: R/C",
        "name":"S_T_OVC",
        "register_location":[
          {
            "reg_end_bit":13,
            "reg_start_bit":13,
            "register_address":23
          }
        ]
      },
      {
        "description":"Difference between 10 bit ADC conversion of the CURRENT SENSE, performed during CURRENT SENSE self-test and content of HSHT_SAR register latched during self-test execution. Access: R/C",
        "name":"S_T_CURR",
        "register_location":[
          {
            "reg_end_bit":12,
            "reg_start_bit":3,
            "register_address":23
          }
        ]
      },
      {
        "description":"Status of CURRENT SENSE self-test 00: IDLE: self-test not started 01: RUN: self-test execution in progress 10: END: self-test completed successfully (consistent data available on dedicated registers) 11: ABORT: self-test aborted (watchdog timeout, HWLO, S_T_STOP when not required). Access: R/C",
        "name":"S_T_CURR_STATUS",
        "register_location":[
          {
            "reg_end_bit":2,
            "reg_start_bit":1,
            "register_address":23
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR7. Access: R",
        "name":"PARITY_SR7",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":23
          }
        ]
      },
      {
        "description":"Unused",
        "name":"Reserved",
        "register_location":[
          {
            "reg_end_bit":23,
            "reg_start_bit":12,
            "register_address":24
          }
        ],
        "reserved":true
      },
      {
        "description":"10 bit ADC SAR fast conversion related to current sense amplifier, ranging from 0 V to 160 mV; unidirectional current through an external sense resistor. This register is not refreshed during current sense self-test execution. Equation: V_SENSE (mV) = HSHT_SAR_digital * 160 / 1024. Access: R",
        "name":"HSHT_SAR",
        "register_location":[
          {
            "reg_end_bit":11,
            "reg_start_bit":2,
            "register_address":24
          }
        ]
      },
      {
        "description":"Updated status bit. This bit is set when value is updated and cleared when register is read. Access: R",
        "name":"UPDT_HSHT",
        "register_location":[
          {
            "reg_end_bit":1,
            "reg_start_bit":1,
            "register_address":24
          }
        ]
      },
      {
        "description":"Odd parity bit check for SR8. Access: R",
        "name":"PARITY_SR8",
        "register_location":[
          {
            "reg_end_bit":0,
            "reg_start_bit":0,
            "register_address":24
          }
        ]
      },
      {
        "description":"STMicroelectronics company code",
        "name":"CompanyCodeValue",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":0
          }
        ]
      },
      {
        "description":"Product family code",
        "name":"DeviceFamilyValue",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":1
          }
        ]
      },
      {
        "description":"First product letter code",
        "name":"ProductCode1Value",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":2
          }
        ]
      },
      {
        "description":"Second product letter code",
        "name":"ProductCode2Value",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":3
          }
        ]
      },
      {
        "description":"Third product letter code",
        "name":"ProductCode3Value",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":4
          }
        ]
      },
      {
        "description":"Fourth product letter code",
        "name":"ProductCode4Value",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":5
          }
        ]
      },
      {
        "description":"AD silicon version",
        "name":"SiliconVersionValue",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":10
          }
        ]
      },
      {
        "description":"Bit7 = 0, burst read is disabled, SPI data length = 32bit Bit6, DL2 = 0 Bit5, DL1 = 1 Bit4, DL0 = 1 Bit3, SPI8 =0: 8-bit frame option not available Bit2 =0: Parity check is used Bit1, S1=0 Bit0, S0=1",
        "name":"SPIModeValue",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":16
          }
        ]
      },
      {
        "description":"A WD is implemented Bit7, WD1 =0 Bit6, WD0 =1 WD period 5ms = 10*ms -> WT[5:0] = 0xA Bit5, WT5 = 0 Bit4, WT4 = 0 Bit3, WT3 = 1 Bit2, WT2 = 0 Bit1, WT1 = 1 Bit0, WT0 = 0",
        "name":"WDTypeValue",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":17
          }
        ]
      },
      {
        "description":"Bit7,WB1 = 0 Bit6,WB2 = 1 WBA[5-0], Bit[5-0] = address of the config. register, where the WD bit is located = 03h = 000011b",
        "name":"WDBitPos1Value",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":19
          }
        ]
      },
      {
        "description":"Bit7,WB1 = 1 Bit6,WB0 = 1 Bit position of the WD bit within the corresponding configuration register = 01d = 000001b",
        "name":"WDBitPos2Value",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":20
          }
        ]
      },
      {
        "description":"Access to this address provokes a SW reset (all control registers are set to their default values; in addition, all clearable status registers are cleared too). Note: data field should not be 'all ones', otherwise an 'SDI stuck at' error occurs.",
        "name":"AdvancedOpCodeValue",
        "register_location":[
          {
            "reg_end_bit":7,
            "reg_start_bit":0,
            "register_address":63
          }
        ]
      }
    ],
    "registers":[
      {
        "address":1,
        "bit_width":24,
        "description":"Control Register 1 (CONTROLS)",
        "init_value":0,
        "name":"CR1",
        "read_only":false
      },
      {
        "address":2,
        "bit_width":24,
        "description":"Control Register 2 (CONFIG 1)",
        "init_value":0,
        "name":"CR2",
        "read_only":false
      },
      {
        "address":3,
        "bit_width":24,
        "description":"Control Register 3 (CONFIG 2)",
        "init_value":0,
        "name":"CR3",
        "read_only":false
      },
      {
        "address":17,
        "bit_width":24,
        "description":"Status Register 1 (DIAGNOSTICS + PROTECTIONS). Read/Clear register.",
        "init_value":0,
        "name":"SR1",
        "read_only":false
      },
      {
        "address":18,
        "bit_width":24,
        "description":"Status Register 2 (CURRENT SENSE)",
        "init_value":0,
        "name":"SR2",
        "read_only":true
      },
      {
        "address":19,
        "bit_width":24,
        "description":"Status Register 3 (NTC + TJ)",
        "init_value":0,
        "name":"SR3",
        "read_only":true
      },
      {
        "address":20,
        "bit_width":24,
        "description":"Status Register 4 (VOUT + VDS)",
        "init_value":0,
        "name":"SR4",
        "read_only":true
      },
      {
        "address":21,
        "bit_width":24,
        "description":"Status Register 5 (SELFTEST VDS). Read/Clear register.",
        "init_value":0,
        "name":"SR5",
        "read_only":false
      },
      {
        "address":22,
        "bit_width":24,
        "description":"Status Register 6 (SELFTEST STUCK ON). Read/Clear register.",
        "init_value":0,
        "name":"SR6",
        "read_only":false
      },
      {
        "address":23,
        "bit_width":24,
        "description":"Status Register 7 (SELFTEST CURRENT SENSE). Read/Clear register.",
        "init_value":0,
        "name":"SR7",
        "read_only":false
      },
      {
        "address":24,
        "bit_width":24,
        "description":"Status Register 8 (HSHT)",
        "init_value":0,
        "name":"SR8",
        "read_only":true
      },
      {
        "address":0,
        "bit_width":8,
        "description":"STMicroelectronics company code",
        "init_value":0,
        "name":"CompanyCode",
        "read_only":true
      },
      {
        "address":1,
        "bit_width":8,
        "description":"Product family code",
        "init_value":1,
        "name":"DeviceFamily",
        "read_only":true
      },
      {
        "address":2,
        "bit_width":8,
        "description":"First product letter code",
        "init_value":85,
        "name":"ProductCode1",
        "read_only":true
      },
      {
        "address":3,
        "bit_width":8,
        "description":"Second product letter code",
        "init_value":82,
        "name":"ProductCode2",
        "read_only":true
      },
      {
        "address":4,
        "bit_width":8,
        "description":"Third product letter code",
        "init_value":5,
        "name":"ProductCode3",
        "read_only":true
      },
      {
        "address":5,
        "bit_width":8,
        "description":"Fourth product letter code",
        "init_value":74,
        "name":"ProductCode4",
        "read_only":true
      },
      {
        "address":10,
        "bit_width":8,
        "description":"AD silicon version",
        "init_value":2,
        "name":"SiliconVersion",
        "read_only":true
      },
      {
        "address":16,
        "bit_width":8,
        "description":"SPI Mode configuration",
        "init_value":49,
        "name":"SPIMode",
        "read_only":true
      },
      {
        "address":17,
        "bit_width":8,
        "description":"Watchdog Type 1 configuration",
        "init_value":74,
        "name":"WDType1",
        "read_only":true
      },
      {
        "address":19,
        "bit_width":8,
        "description":"Watchdog bit position 1 configuration",
        "init_value":67,
        "name":"WDBitPos1",
        "read_only":true
      },
      {
        "address":20,
        "bit_width":8,
        "description":"Watchdog bit position 2 configuration",
        "init_value":193,
        "name":"WDBitPos2",
        "read_only":true
      },
      {
        "address":63,
        "bit_width":8,
        "description":"Advanced Operation Code (ROM access)",
        "init_value":0,
        "name":"AdvancedOpCodeROM",
        "read_only":true
      }
    ]
  }
}