[2025-09-17 12:27:04] START suite=qualcomm_srv trace=srv694_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv694_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2581013 heartbeat IPC: 3.874 cumulative IPC: 3.874 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4996197 heartbeat IPC: 4.14 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4996197 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4996197 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13170276 heartbeat IPC: 1.223 cumulative IPC: 1.223 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21319430 heartbeat IPC: 1.227 cumulative IPC: 1.225 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29460353 heartbeat IPC: 1.228 cumulative IPC: 1.226 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37623758 heartbeat IPC: 1.225 cumulative IPC: 1.226 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45858453 heartbeat IPC: 1.214 cumulative IPC: 1.224 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 54041642 heartbeat IPC: 1.222 cumulative IPC: 1.223 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv694_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 62360248 heartbeat IPC: 1.202 cumulative IPC: 1.22 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 70679950 heartbeat IPC: 1.202 cumulative IPC: 1.218 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 79000271 heartbeat IPC: 1.202 cumulative IPC: 1.216 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82335236 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82335236 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv694_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.215 instructions: 100000002 cycles: 82335236
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.13 Average ROB Occupancy at Mispredict: 29.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08578
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.3
BRANCH_DIRECT_CALL: 0.4212
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4061


====Backend Stall Breakdown====
ROB_STALL: 15115
LQ_STALL: 0
SQ_STALL: 59171


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 198.5
REPLAY_LOAD: 157.25
NON_REPLAY_LOAD: 4.5070376

== Total ==
ADDR_TRANS: 397
REPLAY_LOAD: 629
NON_REPLAY_LOAD: 14089

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 3126

cpu0->cpu0_STLB TOTAL        ACCESS:    2121428 HIT:    2120727 MISS:        701 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121428 HIT:    2120727 MISS:        701 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 141.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9464989 HIT:    8735725 MISS:     729264 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7734301 HIT:    7134173 MISS:     600128 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581239 HIT:     493545 MISS:      87694 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148168 HIT:    1107535 MISS:      40633 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1281 HIT:        472 MISS:        809 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15848690 HIT:    7701832 MISS:    8146858 MSHR_MERGE:    2040503
cpu0->cpu0_L1I LOAD         ACCESS:   15848690 HIT:    7701832 MISS:    8146858 MSHR_MERGE:    2040503
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30627832 HIT:   26711933 MISS:    3915899 MSHR_MERGE:    1705430
cpu0->cpu0_L1D LOAD         ACCESS:   16747787 HIT:   14618712 MISS:    2129075 MSHR_MERGE:     501129
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13878626 HIT:   12093114 MISS:    1785512 MSHR_MERGE:    1204270
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1419 HIT:        107 MISS:       1312 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12982379 HIT:   10694513 MISS:    2287866 MSHR_MERGE:    1156967
cpu0->cpu0_ITLB LOAD         ACCESS:   12982379 HIT:   10694513 MISS:    2287866 MSHR_MERGE:    1156967
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29100658 HIT:   27777906 MISS:    1322752 MSHR_MERGE:     332223
cpu0->cpu0_DTLB LOAD         ACCESS:   29100658 HIT:   27777906 MISS:    1322752 MSHR_MERGE:     332223
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.099 cycles
cpu0->LLC TOTAL        ACCESS:     854970 HIT:     844994 MISS:       9976 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     600128 HIT:     590455 MISS:       9673 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      87694 HIT:      87661 MISS:         33 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     166339 HIT:     166337 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        809 HIT:        541 MISS:        268 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         87
  ROW_BUFFER_MISS:       9887
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6861

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       550024       530834        59200          714
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           38           52           25
  STLB miss resolved @ L2C                0           34          230          263           32
  STLB miss resolved @ LLC                0           15          238          344           56
  STLB miss resolved @ MEM                0            0           77          115          154

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200012        46884      1571908        98750            7
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            5           10
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5            3           16            5
  STLB miss resolved @ MEM                0            0            2           12           21
[2025-09-17 12:39:30] END   suite=qualcomm_srv trace=srv694_ap (rc=0)
