// Seed: 1180335448
module module_0 ();
  assign id_1 = 1 == id_1;
  assign id_2 = id_2;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
  for (id_9 = id_9; id_1; id_8 = id_6) tri0 id_10 = 1'b0;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  bit id_9;
  assign id_3 = (-1);
  assign id_5 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_3 <= -1;
    $display({id_7{1}});
    id_3 = id_9;
    disable id_10;
  end
endmodule
