#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 15 15:49:45 2023
# Process ID: 16408
# Current directory: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33708 D:\Project\FPGA\Whac_A_Mole_Verilog\Sevensegment\Sevensegment.xpr
# Log file: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/vivado.log
# Journal file: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment\vivado.jou
# Running On: Smile, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Project/FPGA/Sevensegment' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.473 ; gain = 225.328
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v]
set_property is_enabled true [get_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v w ]
add_files -fileset sim_1 D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linedecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register t is not permitted, left-hand side should be reg/integer/time/genvar [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v:47]
ERROR: [VRFC 10-8530] module 'test1_tb' is ignored due to previous errors [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linedecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_tb_behav xil_defaultlib.test1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_tb_behav xil_defaultlib.test1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SEG_COM' [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" Line 1. Module SevenSeg_CTRL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" Line 1. Module SevenSeg_CTRL doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.linedecoder
Compiling module xil_defaultlib.binary_to_bcd
Compiling module xil_defaultlib.BCD_to_7segment
Compiling module xil_defaultlib.SevenSeg_CTRL
Compiling module xil_defaultlib.sevensegment
Compiling module xil_defaultlib.test1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test1_tb_behav -key {Behavioral:sim_1:Functional:test1_tb} -tclbatch {test1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.273 ; gain = 29.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linedecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_tb_behav xil_defaultlib.test1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_tb_behav xil_defaultlib.test1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" Line 1. Module SevenSeg_CTRL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" Line 1. Module BCD_to_7segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" Line 1. Module SevenSeg_CTRL doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.linedecoder
Compiling module xil_defaultlib.binary_to_bcd
Compiling module xil_defaultlib.BCD_to_7segment
Compiling module xil_defaultlib.SevenSeg_CTRL
Compiling module xil_defaultlib.sevensegment
Compiling module xil_defaultlib.test1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test1_tb_behav -key {Behavioral:sim_1:Functional:test1_tb} -tclbatch {test1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
file mkdir D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v w ]
add_files D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Dec 15 16:29:45 2023] Launched synth_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/synth_1/runme.log
[Fri Dec 15 16:29:45 2023] Launched impl_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Dec 15 16:33:13 2023] Launched impl_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: sevensegment
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.902 ; gain = 399.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary_bcd' [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_bcd' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_7segment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_7segment' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_CTRL' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_CTRL' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'oS_ENS' does not match port width (7) of module 'SevenSeg_CTRL' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2071.605 ; gain = 490.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.562 ; gain = 503.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.562 ; gain = 503.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2084.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.836 ; gain = 624.703
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.836 ; gain = 980.574
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list I7]]
set_property IOSTANDARD LVCMOS33 [get_ports [list N_Reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SEG_DATA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEG_COM[0]}]]
place_ports CLK B6
place_ports I0 AB3
place_ports I1 AB4
place_ports I2 Y4
place_ports I3 Y5
place_ports I4 W5
place_ports I5 V6
place_ports I6 AB5
place_ports I7 AB6
place_ports N_Reset Y6
file mkdir D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc w ]
add_files -fileset constrs_1 D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc
set_property target_constrs_file D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc [current_fileset -constrset]
save_constraints -force
set_property package_pin "" [get_ports [list  SEG_DATA]]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_constraints -force
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_tb_behav xil_defaultlib.test1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test1_tb_behav xil_defaultlib.test1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2264.406 ; gain = 27.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary_bcd' [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_bcd' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_7segment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_7segment' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_CTRL' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_CTRL' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v:1]
WARNING: [Synth 8-689] width (9) of port connection 'oS_ENS' does not match port width (7) of module 'SevenSeg_CTRL' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
WARNING: [Synth 8-3917] design sevensegment has port SEG_DATA[8] driven by constant 0
WARNING: [Synth 8-3917] design sevensegment has port SEG_DATA[7] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2355.121 ; gain = 117.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2377.957 ; gain = 140.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2377.957 ; gain = 140.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2393.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc]
Finished Parsing XDC File [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.598 ; gain = 156.234
update_compile_order -fileset sources_1
place_ports {SEG_COM[7]} P2
place_ports {SEG_COM[6]} P3
place_ports {SEG_COM[5]} R2
place_ports {SEG_COM[4]} R3
place_ports {SEG_COM[3]} R4
place_ports {SEG_COM[2]} R5
place_ports {SEG_COM[1]} T1
place_ports {SEG_COM[0]} T2
save_constraints -force
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
ERROR: [Synth 8-439] module 'binary_to_bcd' not found [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:16]
ERROR: [Synth 8-6156] failed synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.598 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property package_pin "" [get_ports [list  {SEG_DATA[8]}]]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2420.152 ; gain = 26.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
ERROR: [Synth 8-439] module 'binary_bcd' not found [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:14]
ERROR: [Synth 8-6156] failed synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.152 ; gain = 26.555
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.152 ; gain = 26.555
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2420.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary_bcd' [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_bcd' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_7segment' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_7segment' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_CTRL' [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_CTRL' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (0#1) [D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.152 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2430.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc]
WARNING: [Vivado 12-584] No ports matched 'SEG_DATA[8]'. [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG_DATA[7]'. [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/constrs_1/new/sevensegement.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2430.590 ; gain = 10.438
place_ports {SEG_DATA[6]} P1
place_ports {SEG_DATA[5]} N5
place_ports {SEG_DATA[4]} N4
place_ports {SEG_DATA[3]} N3
place_ports {SEG_DATA[2]} N1
place_ports {SEG_DATA[1]} M5
place_ports {SEG_DATA[0]} M4
save_constraints
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/synth_1/sevensegment.dcp to D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Dec 15 16:42:46 2023] Launched synth_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/synth_1/runme.log
[Fri Dec 15 16:42:46 2023] Launched impl_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/sevensegment.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/sevensegment.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4435.199 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/utils_1/imports/synth_1/sevensegment.dcp with file D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/synth_1/sevensegment.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Fri Dec 15 16:52:45 2023] Launched synth_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/synth_1/runme.log
[Fri Dec 15 16:52:45 2023] Launched impl_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4438.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4976.430 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4976.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4976.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5041.930 ; gain = 606.730
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
[Fri Dec 15 16:58:38 2023] Launched impl_1...
Run output will be captured here: D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.runs/impl_1/sevensegment.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5085.137 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 18:15:36 2023...
