<profile>

<section name = "Vitis HLS Report for 'chunkIter'" level="0">
<item name = "Date">Mon Jul 14 16:40:14 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">chunkIteration</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aspartan7</item>
<item name = "Target device">xa7s6-cpga196-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.116 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 615, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 201, -</column>
<column name="Register">-, -, 262, -, -</column>
<specialColumn name="Available">10, 10, 7500, 3750, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 21, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_1_fu_449_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln13_2_fu_455_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln13_fu_444_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_1_fu_493_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_fu_489_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln19_fu_499_p2">+, 0, 0, 39, 32, 32</column>
<column name="t1_fu_460_p2">+, 0, 0, 32, 32, 32</column>
<column name="and_ln13_1_fu_433_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln13_fu_427_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln15_1_fu_477_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln15_fu_472_p2">and, 0, 0, 32, 32, 32</column>
<column name="or_ln13_fu_438_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln15_3_fu_483_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln15_fu_466_p2">or, 0, 0, 32, 32, 32</column>
<column name="xor_ln13_1_fu_331_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln13_2_fu_337_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln13_fu_421_p2">xor, 0, 0, 32, 32, 2</column>
<column name="xor_ln15_1_fu_415_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln15_fu_409_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">36, 7, 1, 7</column>
<column name="reg_259">9, 2, 32, 64</column>
<column name="wvarsin_address0_local">27, 5, 3, 15</column>
<column name="wvarsin_address1_local">27, 5, 3, 15</column>
<column name="wvarsout_address0_local">33, 6, 3, 18</column>
<column name="wvarsout_address1_local">21, 4, 3, 12</column>
<column name="wvarsout_d0_local">27, 5, 32, 160</column>
<column name="wvarsout_d1_local">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="or_ln13_reg_561">32, 0, 32, 0</column>
<column name="or_ln15_3_reg_572">32, 0, 32, 0</column>
<column name="reg_259">32, 0, 32, 0</column>
<column name="t1_reg_566">32, 0, 32, 0</column>
<column name="wvarsin_load_1_reg_525">32, 0, 32, 0</column>
<column name="wvarsin_load_2_reg_530">32, 0, 32, 0</column>
<column name="xor_ln13_2_reg_520">32, 0, 32, 0</column>
<column name="xor_ln15_1_reg_546">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, chunkIter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, chunkIter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, chunkIter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, chunkIter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, chunkIter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, chunkIter, return value</column>
<column name="kt">in, 32, ap_none, kt, scalar</column>
<column name="wt">in, 32, ap_none, wt, scalar</column>
<column name="wvarsin_address0">out, 3, ap_memory, wvarsin, array</column>
<column name="wvarsin_ce0">out, 1, ap_memory, wvarsin, array</column>
<column name="wvarsin_q0">in, 32, ap_memory, wvarsin, array</column>
<column name="wvarsin_address1">out, 3, ap_memory, wvarsin, array</column>
<column name="wvarsin_ce1">out, 1, ap_memory, wvarsin, array</column>
<column name="wvarsin_q1">in, 32, ap_memory, wvarsin, array</column>
<column name="wvarsout_address0">out, 3, ap_memory, wvarsout, array</column>
<column name="wvarsout_ce0">out, 1, ap_memory, wvarsout, array</column>
<column name="wvarsout_we0">out, 1, ap_memory, wvarsout, array</column>
<column name="wvarsout_d0">out, 32, ap_memory, wvarsout, array</column>
<column name="wvarsout_address1">out, 3, ap_memory, wvarsout, array</column>
<column name="wvarsout_ce1">out, 1, ap_memory, wvarsout, array</column>
<column name="wvarsout_we1">out, 1, ap_memory, wvarsout, array</column>
<column name="wvarsout_d1">out, 32, ap_memory, wvarsout, array</column>
</table>
</item>
</section>
</profile>
