// Seed: 1928419041
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3
);
  always begin : LABEL_0
    id_0 = -1'b0;
  end
  assign module_1.type_40 = 0;
  wire id_5, id_6;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output wor id_7,
    input wire id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri0 id_15,
    input uwire id_16,
    output tri0 id_17,
    input supply0 id_18,
    output wand id_19,
    input tri0 id_20,
    input wor id_21,
    input tri0 id_22,
    input uwire id_23,
    output tri id_24,
    output tri0 id_25,
    input wand id_26,
    output wire id_27
);
  wire id_29, id_30;
  wire id_31;
  assign id_9 = -1;
  wire id_32, id_33;
  module_0 modCall_1 (
      id_4,
      id_22,
      id_21,
      id_16
  );
endmodule
