{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 15:36:40 2017 " "Info: Processing started: Tue Sep 26 15:36:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } } { "c:/users/gchf/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gchf/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register state.DECODE state.AND 420.17 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 420.17 MHz between source register \"state.DECODE\" and destination register \"state.AND\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.918 ns + Longest register register " "Info: + Longest register to register delay is 1.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.DECODE 1 REG LCFF_X53_Y50_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y50_N1; Fanout = 11; REG Node = 'state.DECODE'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.DECODE } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.150 ns) 0.472 ns state~50 2 COMB LCCOMB_X53_Y50_N24 4 " "Info: 2: + IC(0.322 ns) + CELL(0.150 ns) = 0.472 ns; Loc. = LCCOMB_X53_Y50_N24; Fanout = 4; COMB Node = 'state~50'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { state.DECODE state~50 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.271 ns) 1.010 ns state~55 3 COMB LCCOMB_X53_Y50_N22 2 " "Info: 3: + IC(0.267 ns) + CELL(0.271 ns) = 1.010 ns; Loc. = LCCOMB_X53_Y50_N22; Fanout = 2; COMB Node = 'state~55'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { state~50 state~55 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 1.412 ns state~57 4 COMB LCCOMB_X53_Y50_N10 4 " "Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 1.412 ns; Loc. = LCCOMB_X53_Y50_N10; Fanout = 4; COMB Node = 'state~57'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { state~55 state~57 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 1.834 ns state~64 5 COMB LCCOMB_X53_Y50_N16 1 " "Info: 5: + IC(0.272 ns) + CELL(0.150 ns) = 1.834 ns; Loc. = LCCOMB_X53_Y50_N16; Fanout = 1; COMB Node = 'state~64'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { state~57 state~64 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.918 ns state.AND 6 REG LCFF_X53_Y50_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.918 ns; Loc. = LCFF_X53_Y50_N17; Fanout = 3; REG Node = 'state.AND'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state~64 state.AND } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.805 ns ( 41.97 % ) " "Info: Total cell delay = 0.805 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 58.03 % ) " "Info: Total interconnect delay = 1.113 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { state.DECODE state~50 state~55 state~57 state~64 state.AND } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "1.918 ns" { state.DECODE {} state~50 {} state~55 {} state~57 {} state~64 {} state.AND {} } { 0.000ns 0.322ns 0.267ns 0.252ns 0.272ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.883 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clk~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'Clk~clkctrl'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns state.AND 3 REG LCFF_X53_Y50_N17 3 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X53_Y50_N17; Fanout = 3; REG Node = 'state.AND'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Clk~clkctrl state.AND } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Clk Clk~clkctrl state.AND } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.AND {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.883 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clk~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'Clk~clkctrl'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns state.DECODE 3 REG LCFF_X53_Y50_N1 11 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X53_Y50_N1; Fanout = 11; REG Node = 'state.DECODE'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Clk~clkctrl state.DECODE } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Clk Clk~clkctrl state.DECODE } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Clk Clk~clkctrl state.AND } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.AND {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Clk Clk~clkctrl state.DECODE } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { state.DECODE state~50 state~55 state~57 state~64 state.AND } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "1.918 ns" { state.DECODE {} state~50 {} state~55 {} state~57 {} state~64 {} state.AND {} } { 0.000ns 0.322ns 0.267ns 0.252ns 0.272ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Clk Clk~clkctrl state.AND } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.AND {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { Clk Clk~clkctrl state.DECODE } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.DECODE {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.AND } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { state.AND {} } {  } {  } "" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.BEQ Funct\[1\] Clk 6.446 ns register " "Info: tsu for register \"state.BEQ\" (data pin = \"Funct\[1\]\", clock pin = \"Clk\") is 6.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.363 ns + Longest pin register " "Info: + Longest pin to register delay is 9.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Funct\[1\] 1 PIN PIN_G18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G18; Fanout = 7; PIN Node = 'Funct\[1\]'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[1] } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.056 ns) + CELL(0.438 ns) 6.304 ns Selector7~0 2 COMB LCCOMB_X56_Y50_N0 1 " "Info: 2: + IC(5.056 ns) + CELL(0.438 ns) = 6.304 ns; Loc. = LCCOMB_X56_Y50_N0; Fanout = 1; COMB Node = 'Selector7~0'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { Funct[1] Selector7~0 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.415 ns) 6.960 ns Selector7~1 3 COMB LCCOMB_X56_Y50_N2 2 " "Info: 3: + IC(0.241 ns) + CELL(0.415 ns) = 6.960 ns; Loc. = LCCOMB_X56_Y50_N2; Fanout = 2; COMB Node = 'Selector7~1'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { Selector7~0 Selector7~1 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.416 ns) 8.075 ns state~44 4 COMB LCCOMB_X52_Y50_N12 2 " "Info: 4: + IC(0.699 ns) + CELL(0.416 ns) = 8.075 ns; Loc. = LCCOMB_X52_Y50_N12; Fanout = 2; COMB Node = 'state~44'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { Selector7~1 state~44 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.398 ns) 8.739 ns state~46 5 COMB LCCOMB_X52_Y50_N8 2 " "Info: 5: + IC(0.266 ns) + CELL(0.398 ns) = 8.739 ns; Loc. = LCCOMB_X52_Y50_N8; Fanout = 2; COMB Node = 'state~46'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { state~44 state~46 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 9.279 ns state~65 6 COMB LCCOMB_X52_Y50_N20 1 " "Info: 6: + IC(0.265 ns) + CELL(0.275 ns) = 9.279 ns; Loc. = LCCOMB_X52_Y50_N20; Fanout = 1; COMB Node = 'state~65'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { state~46 state~65 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.363 ns state.BEQ 7 REG LCFF_X52_Y50_N21 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.363 ns; Loc. = LCFF_X52_Y50_N21; Fanout = 1; REG Node = 'state.BEQ'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state~65 state.BEQ } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.836 ns ( 30.29 % ) " "Info: Total cell delay = 2.836 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.527 ns ( 69.71 % ) " "Info: Total interconnect delay = 6.527 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "9.363 ns" { Funct[1] Selector7~0 Selector7~1 state~44 state~46 state~65 state.BEQ } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "9.363 ns" { Funct[1] {} Funct[1]~combout {} Selector7~0 {} Selector7~1 {} state~44 {} state~46 {} state~65 {} state.BEQ {} } { 0.000ns 0.000ns 5.056ns 0.241ns 0.699ns 0.266ns 0.265ns 0.000ns } { 0.000ns 0.810ns 0.438ns 0.415ns 0.416ns 0.398ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.881 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clk~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'Clk~clkctrl'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 2.881 ns state.BEQ 3 REG LCFF_X52_Y50_N21 1 " "Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X52_Y50_N21; Fanout = 1; REG Node = 'state.BEQ'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { Clk~clkctrl state.BEQ } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.97 % ) " "Info: Total cell delay = 1.526 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 47.03 % ) " "Info: Total interconnect delay = 1.355 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { Clk Clk~clkctrl state.BEQ } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.BEQ {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "9.363 ns" { Funct[1] Selector7~0 Selector7~1 state~44 state~46 state~65 state.BEQ } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "9.363 ns" { Funct[1] {} Funct[1]~combout {} Selector7~0 {} Selector7~1 {} state~44 {} state~46 {} state~65 {} state.BEQ {} } { 0.000ns 0.000ns 5.056ns 0.241ns 0.699ns 0.266ns 0.265ns 0.000ns } { 0.000ns 0.810ns 0.438ns 0.415ns 0.416ns 0.398ns 0.275ns 0.084ns } "" } } { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { Clk Clk~clkctrl state.BEQ } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.BEQ {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk PC_load state.J 11.297 ns register " "Info: tco from clock \"Clk\" to destination pin \"PC_load\" through register \"state.J\" is 11.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.881 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clk~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'Clk~clkctrl'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 2.881 ns state.J 3 REG LCFF_X52_Y50_N17 10 " "Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X52_Y50_N17; Fanout = 10; REG Node = 'state.J'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { Clk~clkctrl state.J } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.97 % ) " "Info: Total cell delay = 1.526 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 47.03 % ) " "Info: Total interconnect delay = 1.355 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { Clk Clk~clkctrl state.J } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.J {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.166 ns + Longest register pin " "Info: + Longest register to pin delay is 8.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.J 1 REG LCFF_X52_Y50_N17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y50_N17; Fanout = 10; REG Node = 'state.J'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.J } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.438 ns) 1.027 ns PCWrite~0 2 COMB LCCOMB_X51_Y50_N6 2 " "Info: 2: + IC(0.589 ns) + CELL(0.438 ns) = 1.027 ns; Loc. = LCCOMB_X51_Y50_N6; Fanout = 2; COMB Node = 'PCWrite~0'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { state.J PCWrite~0 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.351 ns) + CELL(2.788 ns) 8.166 ns PC_load 3 PIN PIN_AH16 0 " "Info: 3: + IC(4.351 ns) + CELL(2.788 ns) = 8.166 ns; Loc. = PIN_AH16; Fanout = 0; PIN Node = 'PC_load'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { PCWrite~0 PC_load } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 39.51 % ) " "Info: Total cell delay = 3.226 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.940 ns ( 60.49 % ) " "Info: Total interconnect delay = 4.940 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "8.166 ns" { state.J PCWrite~0 PC_load } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "8.166 ns" { state.J {} PCWrite~0 {} PC_load {} } { 0.000ns 0.589ns 4.351ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { Clk Clk~clkctrl state.J } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.J {} } { 0.000ns 0.000ns 0.114ns 1.241ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "8.166 ns" { state.J PCWrite~0 PC_load } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "8.166 ns" { state.J {} PCWrite~0 {} PC_load {} } { 0.000ns 0.589ns 4.351ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.FETCH_MEM_DELAY2 Reset_signal Clk -2.731 ns register " "Info: th for register \"state.FETCH_MEM_DELAY2\" (data pin = \"Reset_signal\", clock pin = \"Clk\") is -2.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.875 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clk~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'Clk~clkctrl'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 2.875 ns state.FETCH_MEM_DELAY2 3 REG LCFF_X49_Y50_N9 7 " "Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.875 ns; Loc. = LCFF_X49_Y50_N9; Fanout = 7; REG Node = 'state.FETCH_MEM_DELAY2'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { Clk~clkctrl state.FETCH_MEM_DELAY2 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.08 % ) " "Info: Total cell delay = 1.526 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 46.92 % ) " "Info: Total interconnect delay = 1.349 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { Clk Clk~clkctrl state.FETCH_MEM_DELAY2 } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.FETCH_MEM_DELAY2 {} } { 0.000ns 0.000ns 0.114ns 1.235ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.872 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Reset_signal 1 PIN PIN_B16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 8; PIN Node = 'Reset_signal'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_signal } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.798 ns) + CELL(0.150 ns) 5.788 ns state~42 2 COMB LCCOMB_X49_Y50_N8 1 " "Info: 2: + IC(4.798 ns) + CELL(0.150 ns) = 5.788 ns; Loc. = LCCOMB_X49_Y50_N8; Fanout = 1; COMB Node = 'state~42'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { Reset_signal state~42 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.872 ns state.FETCH_MEM_DELAY2 3 REG LCFF_X49_Y50_N9 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.872 ns; Loc. = LCFF_X49_Y50_N9; Fanout = 7; REG Node = 'state.FETCH_MEM_DELAY2'" {  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state~42 state.FETCH_MEM_DELAY2 } "NODE_NAME" } } { "Control.sv" "" { Text "C:/Users/gchf/Downloads/Mips/Control.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.074 ns ( 18.29 % ) " "Info: Total cell delay = 1.074 ns ( 18.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.798 ns ( 81.71 % ) " "Info: Total interconnect delay = 4.798 ns ( 81.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { Reset_signal state~42 state.FETCH_MEM_DELAY2 } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { Reset_signal {} Reset_signal~combout {} state~42 {} state.FETCH_MEM_DELAY2 {} } { 0.000ns 0.000ns 4.798ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { Clk Clk~clkctrl state.FETCH_MEM_DELAY2 } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { Clk {} Clk~combout {} Clk~clkctrl {} state.FETCH_MEM_DELAY2 {} } { 0.000ns 0.000ns 0.114ns 1.235ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gchf/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { Reset_signal state~42 state.FETCH_MEM_DELAY2 } "NODE_NAME" } } { "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gchf/downloads/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { Reset_signal {} Reset_signal~combout {} state~42 {} state.FETCH_MEM_DELAY2 {} } { 0.000ns 0.000ns 4.798ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 15:36:40 2017 " "Info: Processing ended: Tue Sep 26 15:36:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
