Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/student/Desktop/1/assgn4/top_isim_beh.exe" -prj "C:/Users/student/Desktop/1/assgn4/top_beh.prj" "work.top" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn4/regbank.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn4/datapath.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn4/controller.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn4/top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module controller
Compiling module ccgen
Compiling module alu
Compiling module zerodet
Compiling module flagff
Compiling module buffer16
Compiling module specreg
Compiling module dec
Compiling module dff
Compiling module rgtr8
Compiling module regfile
Compiling module regbank
Compiling module ygenmod
Compiling module signxtenbuf
Compiling module datapath
Compiling module memory
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 18 Verilog Units
Built simulation executable C:/Users/student/Desktop/1/assgn4/top_isim_beh.exe
Fuse Memory Usage: 28956 KB
Fuse CPU Usage: 483 ms
