JDF B
// Created by Version 1.5 
PROJECT Mach64_Verilog_Project
DESIGN mach64_verilog_project Normal
DEVKIT LC4064V-75T48I
ENTRY Pure Verilog HDL
MODULE gates_top.v
MODSTYLE gates Normal
MODSTYLE gates_top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE gates_top
