/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_qwen2_5_1/ram.v:27: warning: Numeric constant truncated to 7 bits.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_qwen2_5_1/ram.v:28: warning: Numeric constant truncated to 7 bits.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_qwen2_5_1/ram.v:51: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_float16_llama3/ram.v:12: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/ram.v:30: warning: Numeric constant truncated to 7 bits.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/ram.v:31: warning: Numeric constant truncated to 7 bits.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/ram.v:61: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/ram.v:26: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/ram.v:26: Syntax in assignment statement l-value.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/ram.v:37: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/ram.v:37: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/ram.v:47: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_llama3_8b/ram.v:47: error: Malformed statement

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_float16_qwen2_/ram.v:47: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int4_llama3_8b/ram.v:15: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_gemma2_9b/ram.v:17: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:33: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:33: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:36: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:36: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:37: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:37: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:38: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:38: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:42: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:42: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:43: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:43: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:44: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:44: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:48: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:48: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:52: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:52: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:56: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:56: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:57: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:57: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:58: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:58: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:59: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/ram.v:59: error: Malformed statement

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_llama3_8b/ram.v:22: error: Unbased SystemVerilog literal cannot have a size.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:32: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:32: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:33: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:35: Syntax in assignment statement l-value.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:44: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:44: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:44: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:44: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:44: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:46: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:46: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:46: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:46: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:46: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:47: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:47: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:47: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:47: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:47: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:49: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:49: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:49: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:49: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:49: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:50: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:50: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:50: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:50: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:50: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:51: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:51: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:51: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:51: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:51: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:52: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:52: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:52: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:52: error: Invalid module instantiation
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:52: error: Invalid module item.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/ram.v:55: syntax error
I give up.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_llama3_8b/ram.v:18: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_qwen2_5_14b/ram.v:16: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int8_qwen2_5_14b/ram.v:11: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/ram.v:18: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_gemma2_9b/ram.v:17: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_qwen2_5_14b/ram.v:16: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int4_qwen2_5_14b/ram.v:47: warning: Numeric constant truncated to 8 bits.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int4_qwen2_5_14b/ram.v:12: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/ram.v:16: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_gemma2_9b/ram.v:17: error: Unknown module type: ram_simple
2 error(s) during elaboration.
*** These modules were missing:
        ram_simple referenced 1 times.
***

