// Seed: 3620809824
module module_0 (
    output tri1 id_0,
    output supply0 id_1
);
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  wand  id_3,
    inout  tri1  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  uwire id_7,
    input  tri0  id_8,
    output tri   id_9,
    input  tri0  id_10,
    output tri   id_11
);
  wire id_13;
  module_0(
      id_11, id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_4 = id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1[1] = id_4 ** id_5 - ~(1);
  module_2(
      id_5, id_3, id_5, id_5, id_4, id_2, id_3, id_5, id_4
  );
endmodule
