{
  "format": "bin",
  "data": [
     {
      "actual_state": "s0",
      "next_state": "s1",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["IorD",0],
        ["AluSrcA",1],
        ["ALUSrcB",1],
        ["AlUop",0],
        ["PCSrc",0],
        ["IRWrite",1],
        ["PCWrite", 1],
        ["RegDst",0],
        ["MemtoReg",0],
        ["RegWrite",0],
        ["Branch",0],
        ["MemWrite",0]
      ]
    },
     {
      "actual_state": "s1",
      "next_state": "s2",
      "inputs": [
        ["OP",35]
      ],
      "outputs": [
        ["AluSrcA",1],
        ["ALUSrcB",1],
        ["AlUop",0],
        ["PCSrc",0],
        ["IRWrite",1],
        ["PCWrite",1]
      ]
    },
     {
      "actual_state": "s1",
      "next_state": "s2",
      "inputs": [
        ["OP",43]
      ],
      "outputs": [
        ["AluSrcA",0],
        ["ALUSrcB",3],
        ["AlUop",0],
        ["IRWrite",1],
        ["PCWrite",1]
      ]
    },
     {
      "actual_state": "s1",
      "next_state": "s2",
      "inputs": [
        ["OP",0]
      ],
      "outputs": [
        ["AluSrcA",0],
        ["ALUSrcB",3],
        ["AlUop",0],
        ["IRWrite",0],
        ["PCWrite",0]
      ]
    },
     {
      "actual_state": "s1",
      "next_state": "s8",
      "inputs": [
        ["OP",4]
      ],
      "outputs": [
        ["AluSrcA",0],
        ["ALUSrcB",3],
        ["AlUop",0],
        ["IRWrite",0],
        ["PCWrite",0]
      ]
    },
     {
      "actual_state": "s1",
      "next_state": "s9",
      "inputs": [
        ["OP",8]
      ],
      "outputs": [
        ["AluSrcA",0],
        ["ALUSrcB",3],
        ["AlUop",0],
        ["IRWrite",0],
        ["PCWrite",0]
      ]
    },
     {
      "actual_state": "s1",
      "next_state": "s11",
      "inputs": [
        ["OP",43]
      ],
      "outputs": [
        ["AluSrcA",0],
        ["ALUSrcB",0],
        ["AlUop",0],
        ["IRWrite",0],
        ["PCWrite",0]
      ]
    },
     {
      "actual_state": "s2",
      "next_state": "s3",
      "inputs": [
        ["OP",35]
      ],
      "outputs": [
        ["AluSrcA",1],
        ["ALUSrcB",2],
        ["AlUop",0]
      ]
    },
     {
      "actual_state": "s2",
      "next_state": "s5",
      "inputs": [
        ["OP",45]
      ],
      "outputs": [
        ["AluSrcA",1],
        ["ALUSrcB",2],
        ["AlUop",0]
      ]
    },
     {
      "actual_state": "s3",
      "next_state": "s4",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["IorD",1]
      ]
    },
     {
      "actual_state": "s4",
      "next_state": "s0",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["RegDst",0],
        ["MemtoReg",1],
        ["RegWrite",1]
      ]
    },
     {
      "actual_state": "s5",
      "next_state": "s6",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["IorD",1],
        ["MemWrite",1]


      ]
    },
     {
      "actual_state": "s6",
      "next_state": "s7",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["AluSrcA",1],
        ["ALUSrcB",0],
        ["AlUop",2]
      ]
    },
     {
      "actual_state": "s7",
      "next_state": "s0",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["RegDst",1],
        ["MemtoReg",0],
        ["RegWrite",1]
      ]
    },
     {
      "actual_state": "s8",
      "next_state": "s0",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["AluSrcA",1],
        ["ALUSrcB",0],
        ["AlUop",1],
        ["PcSrc", 1],
        ["Branch",1]
      ]
    },
     {
      "actual_state": "s9",
      "next_state": "s10",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["AluSrcA",1],
        ["ALUSrcB",1],
        ["AlUop",0]
      ]
    },
     {
      "actual_state": "s10",
      "next_state": "s0",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["RegDst",0],
        ["MemtoReg",0],
        ["RegWrite",1]
      ]
    },
     {
      "actual_state": "s11",
      "next_state": "s0",
      "inputs": [
        ["OP","x"]
      ],
      "outputs": [
        ["PCSrc",2],
        ["PCWrite",1]
      ]
    }
  ]
}