// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto_Crypto_Pipeline_POLY_SUB_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataRAM_31_address0,
        DataRAM_31_ce0,
        DataRAM_31_q0,
        DataRAM_30_address0,
        DataRAM_30_ce0,
        DataRAM_30_q0,
        DataRAM_29_address0,
        DataRAM_29_ce0,
        DataRAM_29_q0,
        DataRAM_28_address0,
        DataRAM_28_ce0,
        DataRAM_28_q0,
        DataRAM_27_address0,
        DataRAM_27_ce0,
        DataRAM_27_q0,
        DataRAM_26_address0,
        DataRAM_26_ce0,
        DataRAM_26_q0,
        DataRAM_25_address0,
        DataRAM_25_ce0,
        DataRAM_25_q0,
        DataRAM_24_address0,
        DataRAM_24_ce0,
        DataRAM_24_q0,
        DataRAM_23_address0,
        DataRAM_23_ce0,
        DataRAM_23_q0,
        DataRAM_22_address0,
        DataRAM_22_ce0,
        DataRAM_22_q0,
        DataRAM_21_address0,
        DataRAM_21_ce0,
        DataRAM_21_q0,
        DataRAM_20_address0,
        DataRAM_20_ce0,
        DataRAM_20_q0,
        DataRAM_19_address0,
        DataRAM_19_ce0,
        DataRAM_19_q0,
        DataRAM_18_address0,
        DataRAM_18_ce0,
        DataRAM_18_q0,
        DataRAM_17_address0,
        DataRAM_17_ce0,
        DataRAM_17_q0,
        DataRAM_16_address0,
        DataRAM_16_ce0,
        DataRAM_16_q0,
        DataRAM_15_address0,
        DataRAM_15_ce0,
        DataRAM_15_we0,
        DataRAM_15_d0,
        DataRAM_15_address1,
        DataRAM_15_ce1,
        DataRAM_15_q1,
        DataRAM_14_address0,
        DataRAM_14_ce0,
        DataRAM_14_we0,
        DataRAM_14_d0,
        DataRAM_14_address1,
        DataRAM_14_ce1,
        DataRAM_14_q1,
        DataRAM_13_address0,
        DataRAM_13_ce0,
        DataRAM_13_we0,
        DataRAM_13_d0,
        DataRAM_13_address1,
        DataRAM_13_ce1,
        DataRAM_13_q1,
        DataRAM_12_address0,
        DataRAM_12_ce0,
        DataRAM_12_we0,
        DataRAM_12_d0,
        DataRAM_12_address1,
        DataRAM_12_ce1,
        DataRAM_12_q1,
        DataRAM_11_address0,
        DataRAM_11_ce0,
        DataRAM_11_we0,
        DataRAM_11_d0,
        DataRAM_11_address1,
        DataRAM_11_ce1,
        DataRAM_11_q1,
        DataRAM_10_address0,
        DataRAM_10_ce0,
        DataRAM_10_we0,
        DataRAM_10_d0,
        DataRAM_10_address1,
        DataRAM_10_ce1,
        DataRAM_10_q1,
        DataRAM_9_address0,
        DataRAM_9_ce0,
        DataRAM_9_we0,
        DataRAM_9_d0,
        DataRAM_9_address1,
        DataRAM_9_ce1,
        DataRAM_9_q1,
        DataRAM_8_address0,
        DataRAM_8_ce0,
        DataRAM_8_we0,
        DataRAM_8_d0,
        DataRAM_8_address1,
        DataRAM_8_ce1,
        DataRAM_8_q1,
        DataRAM_7_address0,
        DataRAM_7_ce0,
        DataRAM_7_we0,
        DataRAM_7_d0,
        DataRAM_7_address1,
        DataRAM_7_ce1,
        DataRAM_7_q1,
        DataRAM_6_address0,
        DataRAM_6_ce0,
        DataRAM_6_we0,
        DataRAM_6_d0,
        DataRAM_6_address1,
        DataRAM_6_ce1,
        DataRAM_6_q1,
        DataRAM_5_address0,
        DataRAM_5_ce0,
        DataRAM_5_we0,
        DataRAM_5_d0,
        DataRAM_5_address1,
        DataRAM_5_ce1,
        DataRAM_5_q1,
        DataRAM_4_address0,
        DataRAM_4_ce0,
        DataRAM_4_we0,
        DataRAM_4_d0,
        DataRAM_4_address1,
        DataRAM_4_ce1,
        DataRAM_4_q1,
        DataRAM_3_address0,
        DataRAM_3_ce0,
        DataRAM_3_we0,
        DataRAM_3_d0,
        DataRAM_3_address1,
        DataRAM_3_ce1,
        DataRAM_3_q1,
        DataRAM_2_address0,
        DataRAM_2_ce0,
        DataRAM_2_we0,
        DataRAM_2_d0,
        DataRAM_2_address1,
        DataRAM_2_ce1,
        DataRAM_2_q1,
        DataRAM_1_address0,
        DataRAM_1_ce0,
        DataRAM_1_we0,
        DataRAM_1_d0,
        DataRAM_1_address1,
        DataRAM_1_ce1,
        DataRAM_1_q1,
        DataRAM_address0,
        DataRAM_ce0,
        DataRAM_we0,
        DataRAM_d0,
        DataRAM_address1,
        DataRAM_ce1,
        DataRAM_q1,
        zext_ln88
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] DataRAM_31_address0;
output   DataRAM_31_ce0;
input  [31:0] DataRAM_31_q0;
output  [7:0] DataRAM_30_address0;
output   DataRAM_30_ce0;
input  [31:0] DataRAM_30_q0;
output  [7:0] DataRAM_29_address0;
output   DataRAM_29_ce0;
input  [31:0] DataRAM_29_q0;
output  [7:0] DataRAM_28_address0;
output   DataRAM_28_ce0;
input  [31:0] DataRAM_28_q0;
output  [7:0] DataRAM_27_address0;
output   DataRAM_27_ce0;
input  [31:0] DataRAM_27_q0;
output  [7:0] DataRAM_26_address0;
output   DataRAM_26_ce0;
input  [31:0] DataRAM_26_q0;
output  [7:0] DataRAM_25_address0;
output   DataRAM_25_ce0;
input  [31:0] DataRAM_25_q0;
output  [7:0] DataRAM_24_address0;
output   DataRAM_24_ce0;
input  [31:0] DataRAM_24_q0;
output  [7:0] DataRAM_23_address0;
output   DataRAM_23_ce0;
input  [31:0] DataRAM_23_q0;
output  [7:0] DataRAM_22_address0;
output   DataRAM_22_ce0;
input  [31:0] DataRAM_22_q0;
output  [7:0] DataRAM_21_address0;
output   DataRAM_21_ce0;
input  [31:0] DataRAM_21_q0;
output  [7:0] DataRAM_20_address0;
output   DataRAM_20_ce0;
input  [31:0] DataRAM_20_q0;
output  [7:0] DataRAM_19_address0;
output   DataRAM_19_ce0;
input  [31:0] DataRAM_19_q0;
output  [7:0] DataRAM_18_address0;
output   DataRAM_18_ce0;
input  [31:0] DataRAM_18_q0;
output  [7:0] DataRAM_17_address0;
output   DataRAM_17_ce0;
input  [31:0] DataRAM_17_q0;
output  [7:0] DataRAM_16_address0;
output   DataRAM_16_ce0;
input  [31:0] DataRAM_16_q0;
output  [7:0] DataRAM_15_address0;
output   DataRAM_15_ce0;
output   DataRAM_15_we0;
output  [31:0] DataRAM_15_d0;
output  [7:0] DataRAM_15_address1;
output   DataRAM_15_ce1;
input  [31:0] DataRAM_15_q1;
output  [7:0] DataRAM_14_address0;
output   DataRAM_14_ce0;
output   DataRAM_14_we0;
output  [31:0] DataRAM_14_d0;
output  [7:0] DataRAM_14_address1;
output   DataRAM_14_ce1;
input  [31:0] DataRAM_14_q1;
output  [7:0] DataRAM_13_address0;
output   DataRAM_13_ce0;
output   DataRAM_13_we0;
output  [31:0] DataRAM_13_d0;
output  [7:0] DataRAM_13_address1;
output   DataRAM_13_ce1;
input  [31:0] DataRAM_13_q1;
output  [7:0] DataRAM_12_address0;
output   DataRAM_12_ce0;
output   DataRAM_12_we0;
output  [31:0] DataRAM_12_d0;
output  [7:0] DataRAM_12_address1;
output   DataRAM_12_ce1;
input  [31:0] DataRAM_12_q1;
output  [7:0] DataRAM_11_address0;
output   DataRAM_11_ce0;
output   DataRAM_11_we0;
output  [31:0] DataRAM_11_d0;
output  [7:0] DataRAM_11_address1;
output   DataRAM_11_ce1;
input  [31:0] DataRAM_11_q1;
output  [7:0] DataRAM_10_address0;
output   DataRAM_10_ce0;
output   DataRAM_10_we0;
output  [31:0] DataRAM_10_d0;
output  [7:0] DataRAM_10_address1;
output   DataRAM_10_ce1;
input  [31:0] DataRAM_10_q1;
output  [7:0] DataRAM_9_address0;
output   DataRAM_9_ce0;
output   DataRAM_9_we0;
output  [31:0] DataRAM_9_d0;
output  [7:0] DataRAM_9_address1;
output   DataRAM_9_ce1;
input  [31:0] DataRAM_9_q1;
output  [7:0] DataRAM_8_address0;
output   DataRAM_8_ce0;
output   DataRAM_8_we0;
output  [31:0] DataRAM_8_d0;
output  [7:0] DataRAM_8_address1;
output   DataRAM_8_ce1;
input  [31:0] DataRAM_8_q1;
output  [7:0] DataRAM_7_address0;
output   DataRAM_7_ce0;
output   DataRAM_7_we0;
output  [31:0] DataRAM_7_d0;
output  [7:0] DataRAM_7_address1;
output   DataRAM_7_ce1;
input  [31:0] DataRAM_7_q1;
output  [7:0] DataRAM_6_address0;
output   DataRAM_6_ce0;
output   DataRAM_6_we0;
output  [31:0] DataRAM_6_d0;
output  [7:0] DataRAM_6_address1;
output   DataRAM_6_ce1;
input  [31:0] DataRAM_6_q1;
output  [7:0] DataRAM_5_address0;
output   DataRAM_5_ce0;
output   DataRAM_5_we0;
output  [31:0] DataRAM_5_d0;
output  [7:0] DataRAM_5_address1;
output   DataRAM_5_ce1;
input  [31:0] DataRAM_5_q1;
output  [7:0] DataRAM_4_address0;
output   DataRAM_4_ce0;
output   DataRAM_4_we0;
output  [31:0] DataRAM_4_d0;
output  [7:0] DataRAM_4_address1;
output   DataRAM_4_ce1;
input  [31:0] DataRAM_4_q1;
output  [7:0] DataRAM_3_address0;
output   DataRAM_3_ce0;
output   DataRAM_3_we0;
output  [31:0] DataRAM_3_d0;
output  [7:0] DataRAM_3_address1;
output   DataRAM_3_ce1;
input  [31:0] DataRAM_3_q1;
output  [7:0] DataRAM_2_address0;
output   DataRAM_2_ce0;
output   DataRAM_2_we0;
output  [31:0] DataRAM_2_d0;
output  [7:0] DataRAM_2_address1;
output   DataRAM_2_ce1;
input  [31:0] DataRAM_2_q1;
output  [7:0] DataRAM_1_address0;
output   DataRAM_1_ce0;
output   DataRAM_1_we0;
output  [31:0] DataRAM_1_d0;
output  [7:0] DataRAM_1_address1;
output   DataRAM_1_ce1;
input  [31:0] DataRAM_1_q1;
output  [7:0] DataRAM_address0;
output   DataRAM_ce0;
output   DataRAM_we0;
output  [31:0] DataRAM_d0;
output  [7:0] DataRAM_address1;
output   DataRAM_ce1;
input  [31:0] DataRAM_q1;
input  [30:0] zext_ln88;

reg ap_idle;
reg DataRAM_31_ce0;
reg DataRAM_30_ce0;
reg DataRAM_29_ce0;
reg DataRAM_28_ce0;
reg DataRAM_27_ce0;
reg DataRAM_26_ce0;
reg DataRAM_25_ce0;
reg DataRAM_24_ce0;
reg DataRAM_23_ce0;
reg DataRAM_22_ce0;
reg DataRAM_21_ce0;
reg DataRAM_20_ce0;
reg DataRAM_19_ce0;
reg DataRAM_18_ce0;
reg DataRAM_17_ce0;
reg DataRAM_16_ce0;
reg DataRAM_15_ce0;
reg DataRAM_15_we0;
reg[31:0] DataRAM_15_d0;
reg DataRAM_15_ce1;
reg DataRAM_14_ce0;
reg DataRAM_14_we0;
reg[31:0] DataRAM_14_d0;
reg DataRAM_14_ce1;
reg DataRAM_13_ce0;
reg DataRAM_13_we0;
reg[31:0] DataRAM_13_d0;
reg DataRAM_13_ce1;
reg DataRAM_12_ce0;
reg DataRAM_12_we0;
reg[31:0] DataRAM_12_d0;
reg DataRAM_12_ce1;
reg DataRAM_11_ce0;
reg DataRAM_11_we0;
reg[31:0] DataRAM_11_d0;
reg DataRAM_11_ce1;
reg DataRAM_10_ce0;
reg DataRAM_10_we0;
reg[31:0] DataRAM_10_d0;
reg DataRAM_10_ce1;
reg DataRAM_9_ce0;
reg DataRAM_9_we0;
reg[31:0] DataRAM_9_d0;
reg DataRAM_9_ce1;
reg DataRAM_8_ce0;
reg DataRAM_8_we0;
reg[31:0] DataRAM_8_d0;
reg DataRAM_8_ce1;
reg DataRAM_7_ce0;
reg DataRAM_7_we0;
reg[31:0] DataRAM_7_d0;
reg DataRAM_7_ce1;
reg DataRAM_6_ce0;
reg DataRAM_6_we0;
reg[31:0] DataRAM_6_d0;
reg DataRAM_6_ce1;
reg DataRAM_5_ce0;
reg DataRAM_5_we0;
reg[31:0] DataRAM_5_d0;
reg DataRAM_5_ce1;
reg DataRAM_4_ce0;
reg DataRAM_4_we0;
reg[31:0] DataRAM_4_d0;
reg DataRAM_4_ce1;
reg DataRAM_3_ce0;
reg DataRAM_3_we0;
reg[31:0] DataRAM_3_d0;
reg DataRAM_3_ce1;
reg DataRAM_2_ce0;
reg DataRAM_2_we0;
reg[31:0] DataRAM_2_d0;
reg DataRAM_2_ce1;
reg DataRAM_1_ce0;
reg DataRAM_1_we0;
reg[31:0] DataRAM_1_d0;
reg DataRAM_1_ce1;
reg DataRAM_ce0;
reg DataRAM_we0;
reg[31:0] DataRAM_d0;
reg DataRAM_ce1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln88_reg_775;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] zext_ln88_cast_fu_624_p1;
reg   [31:0] zext_ln88_cast_reg_770;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln88_fu_636_p2;
wire   [3:0] trunc_ln88_fu_648_p1;
reg   [3:0] trunc_ln88_reg_779;
reg   [3:0] trunc_ln88_reg_779_pp0_iter1_reg;
reg   [7:0] DataRAM_addr_reg_785;
reg   [7:0] DataRAM_addr_reg_785_pp0_iter1_reg;
reg   [7:0] DataRAM_1_addr_reg_791;
reg   [7:0] DataRAM_1_addr_reg_791_pp0_iter1_reg;
reg   [7:0] DataRAM_2_addr_reg_797;
reg   [7:0] DataRAM_2_addr_reg_797_pp0_iter1_reg;
reg   [7:0] DataRAM_3_addr_reg_803;
reg   [7:0] DataRAM_3_addr_reg_803_pp0_iter1_reg;
reg   [7:0] DataRAM_4_addr_reg_809;
reg   [7:0] DataRAM_4_addr_reg_809_pp0_iter1_reg;
reg   [7:0] DataRAM_5_addr_reg_815;
reg   [7:0] DataRAM_5_addr_reg_815_pp0_iter1_reg;
reg   [7:0] DataRAM_6_addr_reg_821;
reg   [7:0] DataRAM_6_addr_reg_821_pp0_iter1_reg;
reg   [7:0] DataRAM_7_addr_reg_827;
reg   [7:0] DataRAM_7_addr_reg_827_pp0_iter1_reg;
reg   [7:0] DataRAM_8_addr_reg_833;
reg   [7:0] DataRAM_8_addr_reg_833_pp0_iter1_reg;
reg   [7:0] DataRAM_9_addr_reg_839;
reg   [7:0] DataRAM_9_addr_reg_839_pp0_iter1_reg;
reg   [7:0] DataRAM_10_addr_reg_845;
reg   [7:0] DataRAM_10_addr_reg_845_pp0_iter1_reg;
reg   [7:0] DataRAM_11_addr_reg_851;
reg   [7:0] DataRAM_11_addr_reg_851_pp0_iter1_reg;
reg   [7:0] DataRAM_12_addr_reg_857;
reg   [7:0] DataRAM_12_addr_reg_857_pp0_iter1_reg;
reg   [7:0] DataRAM_13_addr_reg_863;
reg   [7:0] DataRAM_13_addr_reg_863_pp0_iter1_reg;
reg   [7:0] DataRAM_14_addr_reg_869;
reg   [7:0] DataRAM_14_addr_reg_869_pp0_iter1_reg;
reg   [7:0] DataRAM_15_addr_reg_875;
reg   [7:0] DataRAM_15_addr_reg_875_pp0_iter1_reg;
reg   [31:0] DataRAM_load_reg_961;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] DataRAM_1_load_reg_966;
reg   [31:0] DataRAM_2_load_reg_971;
reg   [31:0] DataRAM_3_load_reg_976;
reg   [31:0] DataRAM_4_load_reg_981;
reg   [31:0] DataRAM_5_load_reg_986;
reg   [31:0] DataRAM_6_load_reg_991;
reg   [31:0] DataRAM_7_load_reg_996;
reg   [31:0] DataRAM_8_load_reg_1001;
reg   [31:0] DataRAM_9_load_reg_1006;
reg   [31:0] DataRAM_10_load_reg_1011;
reg   [31:0] DataRAM_11_load_reg_1016;
reg   [31:0] DataRAM_12_load_reg_1021;
reg   [31:0] DataRAM_13_load_reg_1026;
reg   [31:0] DataRAM_14_load_reg_1031;
reg   [31:0] DataRAM_15_load_reg_1036;
reg   [31:0] DataRAM_16_load_reg_1041;
reg   [31:0] DataRAM_17_load_reg_1046;
reg   [31:0] DataRAM_18_load_reg_1051;
reg   [31:0] DataRAM_19_load_reg_1056;
reg   [31:0] DataRAM_20_load_reg_1061;
reg   [31:0] DataRAM_21_load_reg_1066;
reg   [31:0] DataRAM_22_load_reg_1071;
reg   [31:0] DataRAM_23_load_reg_1076;
reg   [31:0] DataRAM_24_load_reg_1081;
reg   [31:0] DataRAM_25_load_reg_1086;
reg   [31:0] DataRAM_26_load_reg_1091;
reg   [31:0] DataRAM_27_load_reg_1096;
reg   [31:0] DataRAM_28_load_reg_1101;
reg   [31:0] DataRAM_29_load_reg_1106;
reg   [31:0] DataRAM_30_load_reg_1111;
reg   [31:0] DataRAM_31_load_reg_1116;
wire   [31:0] sub_ln53_fu_745_p2;
reg   [31:0] sub_ln53_reg_1121;
reg   [0:0] tmp_reg_1142;
wire   [31:0] add_ln56_fu_759_p2;
reg   [31:0] add_ln56_reg_1146;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln88_1_fu_662_p1;
wire    ap_block_pp0_stage0;
reg   [12:0] i_fu_134;
wire   [12:0] add_ln88_fu_642_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_i_4;
wire    ap_block_pp0_stage1;
wire   [7:0] lshr_ln4_fu_652_p4;
wire   [31:0] tmp_5_fu_703_p18;
wire   [31:0] tmp_6_fu_724_p18;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U462(
    .din0(DataRAM_load_reg_961),
    .din1(DataRAM_1_load_reg_966),
    .din2(DataRAM_2_load_reg_971),
    .din3(DataRAM_3_load_reg_976),
    .din4(DataRAM_4_load_reg_981),
    .din5(DataRAM_5_load_reg_986),
    .din6(DataRAM_6_load_reg_991),
    .din7(DataRAM_7_load_reg_996),
    .din8(DataRAM_8_load_reg_1001),
    .din9(DataRAM_9_load_reg_1006),
    .din10(DataRAM_10_load_reg_1011),
    .din11(DataRAM_11_load_reg_1016),
    .din12(DataRAM_12_load_reg_1021),
    .din13(DataRAM_13_load_reg_1026),
    .din14(DataRAM_14_load_reg_1031),
    .din15(DataRAM_15_load_reg_1036),
    .din16(trunc_ln88_reg_779),
    .dout(tmp_5_fu_703_p18)
);

Crypto_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U463(
    .din0(DataRAM_16_load_reg_1041),
    .din1(DataRAM_17_load_reg_1046),
    .din2(DataRAM_18_load_reg_1051),
    .din3(DataRAM_19_load_reg_1056),
    .din4(DataRAM_20_load_reg_1061),
    .din5(DataRAM_21_load_reg_1066),
    .din6(DataRAM_22_load_reg_1071),
    .din7(DataRAM_23_load_reg_1076),
    .din8(DataRAM_24_load_reg_1081),
    .din9(DataRAM_25_load_reg_1086),
    .din10(DataRAM_26_load_reg_1091),
    .din11(DataRAM_27_load_reg_1096),
    .din12(DataRAM_28_load_reg_1101),
    .din13(DataRAM_29_load_reg_1106),
    .din14(DataRAM_30_load_reg_1111),
    .din15(DataRAM_31_load_reg_1116),
    .din16(trunc_ln88_reg_779),
    .dout(tmp_6_fu_724_p18)
);

Crypto_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln88_fu_636_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_134 <= add_ln88_fu_642_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_134 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln88_fu_636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_addr_reg_845 <= zext_ln88_1_fu_662_p1;
        DataRAM_11_addr_reg_851 <= zext_ln88_1_fu_662_p1;
        DataRAM_12_addr_reg_857 <= zext_ln88_1_fu_662_p1;
        DataRAM_13_addr_reg_863 <= zext_ln88_1_fu_662_p1;
        DataRAM_14_addr_reg_869 <= zext_ln88_1_fu_662_p1;
        DataRAM_15_addr_reg_875 <= zext_ln88_1_fu_662_p1;
        DataRAM_1_addr_reg_791 <= zext_ln88_1_fu_662_p1;
        DataRAM_2_addr_reg_797 <= zext_ln88_1_fu_662_p1;
        DataRAM_3_addr_reg_803 <= zext_ln88_1_fu_662_p1;
        DataRAM_4_addr_reg_809 <= zext_ln88_1_fu_662_p1;
        DataRAM_5_addr_reg_815 <= zext_ln88_1_fu_662_p1;
        DataRAM_6_addr_reg_821 <= zext_ln88_1_fu_662_p1;
        DataRAM_7_addr_reg_827 <= zext_ln88_1_fu_662_p1;
        DataRAM_8_addr_reg_833 <= zext_ln88_1_fu_662_p1;
        DataRAM_9_addr_reg_839 <= zext_ln88_1_fu_662_p1;
        DataRAM_addr_reg_785 <= zext_ln88_1_fu_662_p1;
        trunc_ln88_reg_779 <= trunc_ln88_fu_648_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_addr_reg_845_pp0_iter1_reg <= DataRAM_10_addr_reg_845;
        DataRAM_11_addr_reg_851_pp0_iter1_reg <= DataRAM_11_addr_reg_851;
        DataRAM_12_addr_reg_857_pp0_iter1_reg <= DataRAM_12_addr_reg_857;
        DataRAM_13_addr_reg_863_pp0_iter1_reg <= DataRAM_13_addr_reg_863;
        DataRAM_14_addr_reg_869_pp0_iter1_reg <= DataRAM_14_addr_reg_869;
        DataRAM_15_addr_reg_875_pp0_iter1_reg <= DataRAM_15_addr_reg_875;
        DataRAM_1_addr_reg_791_pp0_iter1_reg <= DataRAM_1_addr_reg_791;
        DataRAM_2_addr_reg_797_pp0_iter1_reg <= DataRAM_2_addr_reg_797;
        DataRAM_3_addr_reg_803_pp0_iter1_reg <= DataRAM_3_addr_reg_803;
        DataRAM_4_addr_reg_809_pp0_iter1_reg <= DataRAM_4_addr_reg_809;
        DataRAM_5_addr_reg_815_pp0_iter1_reg <= DataRAM_5_addr_reg_815;
        DataRAM_6_addr_reg_821_pp0_iter1_reg <= DataRAM_6_addr_reg_821;
        DataRAM_7_addr_reg_827_pp0_iter1_reg <= DataRAM_7_addr_reg_827;
        DataRAM_8_addr_reg_833_pp0_iter1_reg <= DataRAM_8_addr_reg_833;
        DataRAM_9_addr_reg_839_pp0_iter1_reg <= DataRAM_9_addr_reg_839;
        DataRAM_addr_reg_785_pp0_iter1_reg <= DataRAM_addr_reg_785;
        icmp_ln88_reg_775 <= icmp_ln88_fu_636_p2;
        sub_ln53_reg_1121 <= sub_ln53_fu_745_p2;
        tmp_reg_1142 <= sub_ln53_fu_745_p2[32'd31];
        trunc_ln88_reg_779_pp0_iter1_reg <= trunc_ln88_reg_779;
        zext_ln88_cast_reg_770[30 : 0] <= zext_ln88_cast_fu_624_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_reg_775 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_load_reg_1011 <= DataRAM_10_q1;
        DataRAM_11_load_reg_1016 <= DataRAM_11_q1;
        DataRAM_12_load_reg_1021 <= DataRAM_12_q1;
        DataRAM_13_load_reg_1026 <= DataRAM_13_q1;
        DataRAM_14_load_reg_1031 <= DataRAM_14_q1;
        DataRAM_15_load_reg_1036 <= DataRAM_15_q1;
        DataRAM_1_load_reg_966 <= DataRAM_1_q1;
        DataRAM_2_load_reg_971 <= DataRAM_2_q1;
        DataRAM_3_load_reg_976 <= DataRAM_3_q1;
        DataRAM_4_load_reg_981 <= DataRAM_4_q1;
        DataRAM_5_load_reg_986 <= DataRAM_5_q1;
        DataRAM_6_load_reg_991 <= DataRAM_6_q1;
        DataRAM_7_load_reg_996 <= DataRAM_7_q1;
        DataRAM_8_load_reg_1001 <= DataRAM_8_q1;
        DataRAM_9_load_reg_1006 <= DataRAM_9_q1;
        DataRAM_load_reg_961 <= DataRAM_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_reg_775 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_16_load_reg_1041 <= DataRAM_16_q0;
        DataRAM_17_load_reg_1046 <= DataRAM_17_q0;
        DataRAM_18_load_reg_1051 <= DataRAM_18_q0;
        DataRAM_19_load_reg_1056 <= DataRAM_19_q0;
        DataRAM_20_load_reg_1061 <= DataRAM_20_q0;
        DataRAM_21_load_reg_1066 <= DataRAM_21_q0;
        DataRAM_22_load_reg_1071 <= DataRAM_22_q0;
        DataRAM_23_load_reg_1076 <= DataRAM_23_q0;
        DataRAM_24_load_reg_1081 <= DataRAM_24_q0;
        DataRAM_25_load_reg_1086 <= DataRAM_25_q0;
        DataRAM_26_load_reg_1091 <= DataRAM_26_q0;
        DataRAM_27_load_reg_1096 <= DataRAM_27_q0;
        DataRAM_28_load_reg_1101 <= DataRAM_28_q0;
        DataRAM_29_load_reg_1106 <= DataRAM_29_q0;
        DataRAM_30_load_reg_1111 <= DataRAM_30_q0;
        DataRAM_31_load_reg_1116 <= DataRAM_31_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln56_reg_1146 <= add_ln56_fu_759_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_10_ce0 = 1'b1;
    end else begin
        DataRAM_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_ce1 = 1'b1;
    end else begin
        DataRAM_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_10_we0 = 1'b1;
    end else begin
        DataRAM_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_11_ce0 = 1'b1;
    end else begin
        DataRAM_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_11_ce1 = 1'b1;
    end else begin
        DataRAM_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_11_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_11_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_11_we0 = 1'b1;
    end else begin
        DataRAM_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_12_ce0 = 1'b1;
    end else begin
        DataRAM_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_12_ce1 = 1'b1;
    end else begin
        DataRAM_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_12_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_12_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_12_we0 = 1'b1;
    end else begin
        DataRAM_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_13_ce0 = 1'b1;
    end else begin
        DataRAM_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_13_ce1 = 1'b1;
    end else begin
        DataRAM_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_13_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_13_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_13_we0 = 1'b1;
    end else begin
        DataRAM_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_14_ce0 = 1'b1;
    end else begin
        DataRAM_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_14_ce1 = 1'b1;
    end else begin
        DataRAM_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_14_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_14_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_14_we0 = 1'b1;
    end else begin
        DataRAM_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_15_ce0 = 1'b1;
    end else begin
        DataRAM_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_15_ce1 = 1'b1;
    end else begin
        DataRAM_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_15_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_15_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_15_we0 = 1'b1;
    end else begin
        DataRAM_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_16_ce0 = 1'b1;
    end else begin
        DataRAM_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_17_ce0 = 1'b1;
    end else begin
        DataRAM_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_18_ce0 = 1'b1;
    end else begin
        DataRAM_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_19_ce0 = 1'b1;
    end else begin
        DataRAM_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_1_ce0 = 1'b1;
    end else begin
        DataRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_ce1 = 1'b1;
    end else begin
        DataRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_1_we0 = 1'b1;
    end else begin
        DataRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_20_ce0 = 1'b1;
    end else begin
        DataRAM_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_21_ce0 = 1'b1;
    end else begin
        DataRAM_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_22_ce0 = 1'b1;
    end else begin
        DataRAM_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_23_ce0 = 1'b1;
    end else begin
        DataRAM_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_24_ce0 = 1'b1;
    end else begin
        DataRAM_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_25_ce0 = 1'b1;
    end else begin
        DataRAM_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_26_ce0 = 1'b1;
    end else begin
        DataRAM_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_27_ce0 = 1'b1;
    end else begin
        DataRAM_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_28_ce0 = 1'b1;
    end else begin
        DataRAM_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_29_ce0 = 1'b1;
    end else begin
        DataRAM_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_ce0 = 1'b1;
    end else begin
        DataRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_2_ce1 = 1'b1;
    end else begin
        DataRAM_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_2_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_2_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_2_we0 = 1'b1;
    end else begin
        DataRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_30_ce0 = 1'b1;
    end else begin
        DataRAM_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_31_ce0 = 1'b1;
    end else begin
        DataRAM_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_ce0 = 1'b1;
    end else begin
        DataRAM_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_ce1 = 1'b1;
    end else begin
        DataRAM_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_3_we0 = 1'b1;
    end else begin
        DataRAM_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_4_ce0 = 1'b1;
    end else begin
        DataRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_ce1 = 1'b1;
    end else begin
        DataRAM_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_4_we0 = 1'b1;
    end else begin
        DataRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_5_ce0 = 1'b1;
    end else begin
        DataRAM_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_ce1 = 1'b1;
    end else begin
        DataRAM_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_5_we0 = 1'b1;
    end else begin
        DataRAM_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_ce0 = 1'b1;
    end else begin
        DataRAM_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_6_ce1 = 1'b1;
    end else begin
        DataRAM_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_6_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_6_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_6_we0 = 1'b1;
    end else begin
        DataRAM_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_ce0 = 1'b1;
    end else begin
        DataRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_ce1 = 1'b1;
    end else begin
        DataRAM_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_7_we0 = 1'b1;
    end else begin
        DataRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_8_ce0 = 1'b1;
    end else begin
        DataRAM_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_8_ce1 = 1'b1;
    end else begin
        DataRAM_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_8_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_8_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_8_we0 = 1'b1;
    end else begin
        DataRAM_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_9_ce0 = 1'b1;
    end else begin
        DataRAM_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_9_ce1 = 1'b1;
    end else begin
        DataRAM_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_9_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_9_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_9_we0 = 1'b1;
    end else begin
        DataRAM_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_ce0 = 1'b1;
    end else begin
        DataRAM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_ce1 = 1'b1;
    end else begin
        DataRAM_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_d0 = add_ln56_reg_1146;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_d0 = sub_ln53_reg_1121;
    end else begin
        DataRAM_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1142 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln88_reg_779_pp0_iter1_reg == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_we0 = 1'b1;
    end else begin
        DataRAM_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_775 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_reg_775 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_134;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataRAM_10_address0 = DataRAM_10_addr_reg_845_pp0_iter1_reg;

assign DataRAM_10_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_11_address0 = DataRAM_11_addr_reg_851_pp0_iter1_reg;

assign DataRAM_11_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_12_address0 = DataRAM_12_addr_reg_857_pp0_iter1_reg;

assign DataRAM_12_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_13_address0 = DataRAM_13_addr_reg_863_pp0_iter1_reg;

assign DataRAM_13_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_14_address0 = DataRAM_14_addr_reg_869_pp0_iter1_reg;

assign DataRAM_14_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_15_address0 = DataRAM_15_addr_reg_875_pp0_iter1_reg;

assign DataRAM_15_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_16_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_17_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_18_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_19_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_1_address0 = DataRAM_1_addr_reg_791_pp0_iter1_reg;

assign DataRAM_1_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_20_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_21_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_22_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_23_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_24_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_25_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_26_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_27_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_28_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_29_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_2_address0 = DataRAM_2_addr_reg_797_pp0_iter1_reg;

assign DataRAM_2_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_30_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_31_address0 = zext_ln88_1_fu_662_p1;

assign DataRAM_3_address0 = DataRAM_3_addr_reg_803_pp0_iter1_reg;

assign DataRAM_3_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_4_address0 = DataRAM_4_addr_reg_809_pp0_iter1_reg;

assign DataRAM_4_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_5_address0 = DataRAM_5_addr_reg_815_pp0_iter1_reg;

assign DataRAM_5_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_6_address0 = DataRAM_6_addr_reg_821_pp0_iter1_reg;

assign DataRAM_6_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_7_address0 = DataRAM_7_addr_reg_827_pp0_iter1_reg;

assign DataRAM_7_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_8_address0 = DataRAM_8_addr_reg_833_pp0_iter1_reg;

assign DataRAM_8_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_9_address0 = DataRAM_9_addr_reg_839_pp0_iter1_reg;

assign DataRAM_9_address1 = zext_ln88_1_fu_662_p1;

assign DataRAM_address0 = DataRAM_addr_reg_785_pp0_iter1_reg;

assign DataRAM_address1 = zext_ln88_1_fu_662_p1;

assign add_ln56_fu_759_p2 = (sub_ln53_reg_1121 + zext_ln88_cast_reg_770);

assign add_ln88_fu_642_p2 = (ap_sig_allocacmp_i_4 + 13'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign icmp_ln88_fu_636_p2 = ((ap_sig_allocacmp_i_4 == 13'd4096) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_652_p4 = {{ap_sig_allocacmp_i_4[11:4]}};

assign sub_ln53_fu_745_p2 = (tmp_5_fu_703_p18 - tmp_6_fu_724_p18);

assign trunc_ln88_fu_648_p1 = ap_sig_allocacmp_i_4[3:0];

assign zext_ln88_1_fu_662_p1 = lshr_ln4_fu_652_p4;

assign zext_ln88_cast_fu_624_p1 = zext_ln88;

always @ (posedge ap_clk) begin
    zext_ln88_cast_reg_770[31] <= 1'b0;
end

endmodule //Crypto_Crypto_Pipeline_POLY_SUB_LOOP
