$date
	Tue Jul 26 07:57:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! PC_CURR [3:0] $end
$var reg 4 " PC_INIT [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ set_pc $end
$scope module my_pc $end
$var wire 4 % PC_INIT [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ set_pc $end
$var wire 4 & PC_REG_IN [3:0] $end
$var wire 4 ' PC_PLUS_1 [3:0] $end
$var wire 4 ( PC_CURR_INV [3:0] $end
$var wire 4 ) PC_CURR [3:0] $end
$scope module mux_2_1_4b_0 $end
$var wire 4 * B [3:0] $end
$var wire 1 $ sel $end
$var wire 4 + RES [3:0] $end
$var wire 4 , A [3:0] $end
$scope module mux_2_1_1b_0[0] $end
$var wire 1 - a $end
$var wire 1 . a_out $end
$var wire 1 / b $end
$var wire 1 0 b_out $end
$var wire 1 1 not_sel $end
$var wire 1 2 res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_2_1_1b_0[1] $end
$var wire 1 3 a $end
$var wire 1 4 a_out $end
$var wire 1 5 b $end
$var wire 1 6 b_out $end
$var wire 1 7 not_sel $end
$var wire 1 8 res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_2_1_1b_0[2] $end
$var wire 1 9 a $end
$var wire 1 : a_out $end
$var wire 1 ; b $end
$var wire 1 < b_out $end
$var wire 1 = not_sel $end
$var wire 1 > res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_2_1_1b_0[3] $end
$var wire 1 ? a $end
$var wire 1 @ a_out $end
$var wire 1 A b $end
$var wire 1 B b_out $end
$var wire 1 C not_sel $end
$var wire 1 D res $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$scope module pc_adder $end
$var wire 4 E A [3:0] $end
$var wire 1 F c_out3 $end
$var wire 1 G c_out2 $end
$var wire 1 H c_out1 $end
$var wire 1 I c_out0 $end
$var wire 4 J SUM [3:0] $end
$var wire 4 K B [3:0] $end
$scope module fa0 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 N c_in $end
$var wire 1 I c_out $end
$var wire 1 O sum $end
$var wire 1 P w0 $end
$var wire 1 Q w1 $end
$var wire 1 R w2 $end
$upscope $end
$scope module fa1 $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 I c_in $end
$var wire 1 H c_out $end
$var wire 1 U sum $end
$var wire 1 V w0 $end
$var wire 1 W w1 $end
$var wire 1 X w2 $end
$upscope $end
$scope module fa2 $end
$var wire 1 Y a $end
$var wire 1 Z b $end
$var wire 1 H c_in $end
$var wire 1 G c_out $end
$var wire 1 [ sum $end
$var wire 1 \ w0 $end
$var wire 1 ] w1 $end
$var wire 1 ^ w2 $end
$upscope $end
$scope module fa3 $end
$var wire 1 _ a $end
$var wire 1 ` b $end
$var wire 1 G c_in $end
$var wire 1 F c_out $end
$var wire 1 a sum $end
$var wire 1 b w0 $end
$var wire 1 c w1 $end
$var wire 1 d w2 $end
$upscope $end
$upscope $end
$scope module pc_reg $end
$var wire 4 e D [3:0] $end
$var wire 1 # clk $end
$var wire 4 f QB [3:0] $end
$var wire 4 g Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 # clk $end
$var wire 1 h d $end
$var wire 1 i nclk $end
$var wire 1 j qb_tmp $end
$var wire 1 k qb $end
$var wire 1 l q_tmp $end
$var wire 1 m q $end
$scope module d_latch_0 $end
$var wire 1 h d $end
$var wire 1 i g $end
$var wire 1 n nd $end
$var wire 1 o r $end
$var wire 1 p s $end
$var wire 1 j qb $end
$var wire 1 l q $end
$scope module sr_latch_0 $end
$var wire 1 l q $end
$var wire 1 j qb $end
$var wire 1 o r $end
$var wire 1 p s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 l d $end
$var wire 1 # g $end
$var wire 1 q nd $end
$var wire 1 r r $end
$var wire 1 s s $end
$var wire 1 k qb $end
$var wire 1 m q $end
$scope module sr_latch_0 $end
$var wire 1 m q $end
$var wire 1 k qb $end
$var wire 1 r r $end
$var wire 1 s s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 # clk $end
$var wire 1 t d $end
$var wire 1 u nclk $end
$var wire 1 v qb_tmp $end
$var wire 1 w qb $end
$var wire 1 x q_tmp $end
$var wire 1 y q $end
$scope module d_latch_0 $end
$var wire 1 t d $end
$var wire 1 u g $end
$var wire 1 z nd $end
$var wire 1 { r $end
$var wire 1 | s $end
$var wire 1 v qb $end
$var wire 1 x q $end
$scope module sr_latch_0 $end
$var wire 1 x q $end
$var wire 1 v qb $end
$var wire 1 { r $end
$var wire 1 | s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 x d $end
$var wire 1 # g $end
$var wire 1 } nd $end
$var wire 1 ~ r $end
$var wire 1 !" s $end
$var wire 1 w qb $end
$var wire 1 y q $end
$scope module sr_latch_0 $end
$var wire 1 y q $end
$var wire 1 w qb $end
$var wire 1 ~ r $end
$var wire 1 !" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 # clk $end
$var wire 1 "" d $end
$var wire 1 #" nclk $end
$var wire 1 $" qb_tmp $end
$var wire 1 %" qb $end
$var wire 1 &" q_tmp $end
$var wire 1 '" q $end
$scope module d_latch_0 $end
$var wire 1 "" d $end
$var wire 1 #" g $end
$var wire 1 (" nd $end
$var wire 1 )" r $end
$var wire 1 *" s $end
$var wire 1 $" qb $end
$var wire 1 &" q $end
$scope module sr_latch_0 $end
$var wire 1 &" q $end
$var wire 1 $" qb $end
$var wire 1 )" r $end
$var wire 1 *" s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 &" d $end
$var wire 1 # g $end
$var wire 1 +" nd $end
$var wire 1 ," r $end
$var wire 1 -" s $end
$var wire 1 %" qb $end
$var wire 1 '" q $end
$scope module sr_latch_0 $end
$var wire 1 '" q $end
$var wire 1 %" qb $end
$var wire 1 ," r $end
$var wire 1 -" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 # clk $end
$var wire 1 ." d $end
$var wire 1 /" nclk $end
$var wire 1 0" qb_tmp $end
$var wire 1 1" qb $end
$var wire 1 2" q_tmp $end
$var wire 1 3" q $end
$scope module d_latch_0 $end
$var wire 1 ." d $end
$var wire 1 /" g $end
$var wire 1 4" nd $end
$var wire 1 5" r $end
$var wire 1 6" s $end
$var wire 1 0" qb $end
$var wire 1 2" q $end
$scope module sr_latch_0 $end
$var wire 1 2" q $end
$var wire 1 0" qb $end
$var wire 1 5" r $end
$var wire 1 6" s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 2" d $end
$var wire 1 # g $end
$var wire 1 7" nd $end
$var wire 1 8" r $end
$var wire 1 9" s $end
$var wire 1 1" qb $end
$var wire 1 3" q $end
$scope module sr_latch_0 $end
$var wire 1 3" q $end
$var wire 1 1" qb $end
$var wire 1 8" r $end
$var wire 1 9" s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
bx g
bx f
bx e
xd
xc
xb
xa
x`
0_
x^
x]
x\
x[
xZ
0Y
xX
xW
xV
xU
xT
0S
xR
xQ
xP
xO
0N
xM
1L
bx K
bx J
xI
xH
xG
xF
b1 E
xD
xC
xB
0A
x@
x?
x>
x=
x<
0;
x:
x9
x8
x7
x6
05
x4
x3
x2
x1
x0
0/
x.
x-
bx ,
bx +
b0 *
bx )
bx (
bx '
bx &
b0 %
1$
0#
b0 "
bx !
$end
#1
1i
1u
1#"
1/"
01
07
0=
0C
#3
00
06
0<
0B
09"
08"
0-"
0,"
0!"
0~
0s
0r
0c
0]
0W
0R
#4
0.
04
0:
0@
#7
0h
0t
0""
0."
02
08
0>
b0 &
b0 +
b0 e
0D
#8
1n
1z
1("
14"
#10
0p
0|
0*"
06"
#11
1o
1{
1)"
15"
#13
0l
0x
0&"
02"
#14
1q
1}
1+"
17"
#15
1j
1v
1$"
10"
#24
1#
#25
0i
0u
0#"
0/"
#27
1r
1~
1,"
18"
#28
0o
0{
0)"
05"
#29
0M
0T
0Z
0`
0m
0y
0'"
b0 !
b0 )
b0 K
b0 g
03"
#31
1k
1w
1%"
b1111 (
b1111 f
11"
#32
0Q
#33
1P
0V
0\
0b
#35
0I
#36
0X
0^
0d
#37
1-
bx1 '
bx1 ,
bx1 J
1O
#39
03
0H
0G
0F
bx01 '
bx01 ,
bx01 J
0U
#43
09
0?
0[
b1 '
b1 ,
b1 J
0a
#81
0#
0$
#82
1i
1u
1#"
1/"
11
17
1=
1C
#84
0r
0~
0,"
08"
#85
1o
1{
1)"
15"
1.
#88
1h
b1 &
b1 +
b1 e
12
#89
0n
#91
1p
#92
0o
#93
0j
#95
1l
#96
0q
#105
1#
#106
0i
0u
0#"
0/"
#108
1s
1~
1,"
18"
#109
0p
0{
0)"
05"
#110
b1110 (
b1110 f
0k
#112
1M
b1 !
b1 )
b1 K
b1 g
1m
#115
1Q
#116
0P
#118
1I
#120
0-
b0 '
b0 ,
b0 J
0O
#122
13
b10 '
b10 ,
b10 J
1U
#123
0.
#125
14
#126
0h
b0 &
b0 +
b0 e
02
#127
1n
#128
1t
b10 &
b10 +
b10 e
18
#129
0z
#162
0#
#163
1i
1u
1#"
1/"
#165
0s
0~
0,"
08"
#166
1o
1|
1)"
15"
#168
0l
0v
#169
1q
#170
1j
1x
#171
0}
#186
1#
#187
0i
0u
0#"
0/"
#189
1r
1!"
1,"
18"
#190
0o
0|
0)"
05"
#191
0M
b0 !
b0 )
b0 K
b0 g
0m
b1100 (
b1100 f
0w
#193
1T
b1101 (
b1101 f
1k
b10 !
b10 )
b10 K
b10 g
1y
#194
0Q
#195
1P
#197
0I
1V
#199
1-
b11 '
b11 ,
b11 J
1O
#202
1.
#205
1h
b11 &
b11 +
b11 e
12
#206
0n
#243
0#
#244
1i
1u
1#"
1/"
#246
0r
0!"
0,"
08"
#247
1p
1|
1)"
15"
#249
0j
#251
1l
#252
0q
#267
1#
#268
0i
0u
0#"
0/"
#270
1s
1!"
1,"
18"
#271
0p
0|
0)"
05"
#272
b1100 (
b1100 f
0k
#274
1M
b11 !
b11 )
b11 K
b11 g
1m
#277
1Q
#278
0P
#280
1I
#282
0-
b10 '
b10 ,
b10 J
0O
#283
1X
#284
03
b0 '
b0 ,
b0 J
0U
#285
0.
#286
1H
#287
04
#288
0h
b10 &
b10 +
b10 e
02
#289
1n
#290
0t
19
b0 &
b0 +
b0 e
08
b100 '
b100 ,
b100 J
1[
#291
1z
#293
1:
#296
1""
b100 &
b100 +
b100 e
1>
#297
0("
#324
