Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
<<<<<<< HEAD
| Date         : Wed Mar 22 11:59:13 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
=======
| Date         : Tue Mar 21 14:13:24 2023
| Host         : DESKTOP-ORRMO2Q running 64-bit major release  (build 9200)
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      0.302        0.000                      0                 5304        0.015        0.000                      0                 5290        1.845        0.000                       0                  2563  
=======
      0.275        0.000                      0                 4995        0.012        0.000                      0                 4981        1.845        0.000                       0                  2304  
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
adc_clk                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                     {0.000 4.000}        8.000           125.000         
rx_clk                                         {0.000 2.000}        4.000           250.000         
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
adc_clk                                              0.302        0.000                      0                 1623        0.015        0.000                      0                 1609        3.500        0.000                       0                   927  
clk_fpga_0                                           1.174        0.000                      0                 3591        0.058        0.000                      0                 3591        3.020        0.000                       0                  1628  
=======
adc_clk                                              0.275        0.000                      0                 1314        0.012        0.000                      0                 1300        3.500        0.000                       0                   668  
clk_fpga_0                                           1.345        0.000                      0                 3591        0.050        0.000                      0                 3591        3.020        0.000                       0                  1628  
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
<<<<<<< HEAD
clk_fpga_0    adc_clk             1.352        0.000                      0                  588        0.151        0.000                      0                  588  
=======
clk_fpga_0    adc_clk             1.089        0.000                      0                  588        0.128        0.000                      0                  588  
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[2]/C
=======
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.456ns (16.656%)  route 2.282ns (83.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.662     4.823    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X23Y34         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           2.282     7.561    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.544     8.456    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.035     8.670    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     7.836    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.456ns (16.867%)  route 2.247ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.249ns
=======
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 3.743ns (53.721%)  route 3.224ns (46.279%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.663     4.824    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X29Y31         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[2]/Q
                         net (fo=1, routed)           2.247     7.528    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.538     8.450    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.035     8.664    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     7.830    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.456ns (17.125%)  route 2.207ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.249ns
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.345 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.937     6.282    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.406    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.939 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.065    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/O[2]
                         net (fo=2, routed)           1.599     9.020    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[30]
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.330     9.350 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.679    10.029    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.360 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    10.360    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.736 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.736    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.970 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.970    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.087 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.087    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.204 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.204    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.321 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.438    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.555    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.878 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    11.878    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.501    12.413    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    12.750    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 3.735ns (53.668%)  route 3.224ns (46.332%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.663     4.824    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X29Y31         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           2.207     7.487    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.540     8.452    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.035     8.666    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.832    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/C
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.345 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.937     6.282    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.406    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.939 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.065    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/O[2]
                         net (fo=2, routed)           1.599     9.020    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[30]
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.330     9.350 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.679    10.029    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.360 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    10.360    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.736 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.736    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.970 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.970    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.087 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.087    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.204 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.204    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.321 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.438    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.555    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.870 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    11.870    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.501    12.413    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    12.750    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.319%)  route 2.177ns (82.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.249ns
=======
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 3.659ns (53.156%)  route 3.224ns (46.844%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.663     4.824    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X29Y31         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           2.177     7.457    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.540     8.452    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.035     8.666    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.832    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.792%)  route 2.107ns (82.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.345 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.937     6.282    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.406    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.939 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.065    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/O[2]
                         net (fo=2, routed)           1.599     9.020    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[30]
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.330     9.350 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.679    10.029    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.360 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    10.360    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.736 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.736    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.970 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.970    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.087 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.087    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.204 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.204    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.321 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.438    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.555    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.794 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    11.794    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.501    12.413    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    12.750    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 3.639ns (53.020%)  route 3.224ns (46.980%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.673     4.834    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X27Y46         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           2.107     7.397    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.544     8.456    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.035     8.670    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.836    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/C
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.345 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.937     6.282    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.406    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.939 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.065    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/O[2]
                         net (fo=2, routed)           1.599     9.020    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[30]
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.330     9.350 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.679    10.029    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.360 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    10.360    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.736 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.736    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.970 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.970    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.087 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.087    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.204 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.204    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.321 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.438    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.555    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.774 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    11.774    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.501    12.413    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X12Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    12.750    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.456ns (18.237%)  route 2.044ns (81.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.249ns
=======
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 3.626ns (52.930%)  route 3.224ns (47.070%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.673     4.834    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X27Y46         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           2.044     7.335    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.544     8.456    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.035     8.670    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     7.836    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/C
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.345 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.937     6.282    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.406    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.939 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.065    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/O[2]
                         net (fo=2, routed)           1.599     9.020    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[30]
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.330     9.350 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.679    10.029    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.360 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    10.360    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.736 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.736    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.970 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.970    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.087 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.087    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.204 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.204    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.321 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.438    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.761 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000    11.761    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X12Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.500    12.412    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X12Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)        0.109    12.749    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.073%)  route 1.935ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
=======
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 3.618ns (52.875%)  route 3.224ns (47.125%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.263ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.674     4.835    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X29Y44         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           1.935     7.226    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.535     8.447    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.035     8.661    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.827    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/C
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.345 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.937     6.282    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.406    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.939 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.065    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.182    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.421 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/O[2]
                         net (fo=2, routed)           1.599     9.020    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[30]
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.330     9.350 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1/O
                         net (fo=2, routed)           0.679    10.029    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_1_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.360 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5/O
                         net (fo=1, routed)           0.000    10.360    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_5_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.736 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.736    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.970 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.970    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.087 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.087    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.204 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.204    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.321 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.438    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.753 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000    11.753    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X12Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.500    12.412    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X12Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)        0.109    12.749    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        2.340ns  (logic 0.456ns (19.484%)  route 1.884ns (80.516%))
=======
  Data Path Delay:        2.110ns  (logic 0.518ns (24.554%)  route 1.592ns (75.446%))
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.674     4.835    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X29Y45         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/Q
                         net (fo=1, routed)           1.884     7.175    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/D2
=======
                         net (fo=674, routed)         1.661     4.822    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X32Y60         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           1.592     6.932    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/D2
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.535     8.447    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.035     8.661    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     7.827    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.518ns (22.348%)  route 1.800ns (77.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.674     4.835    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X28Y44         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.518     5.353 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[3]/Q
                         net (fo=1, routed)           1.800     7.153    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.538     8.450    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.035     8.664    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     7.830    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -7.153    
=======
                         net (fo=674, routed)         1.540     8.452    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.932    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------
                         slack                                  1.014    

<<<<<<< HEAD
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
=======
Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 3.863ns (55.485%)  route 3.099ns (44.515%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.263ns
=======
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.518ns (24.892%)  route 1.563ns (75.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.363ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.341 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.788     6.128    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.252 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.252    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.785 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.902    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.019    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.136    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.262    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.379    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.694 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__5/O[3]
                         net (fo=2, routed)           1.486     9.180    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[43]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.332     9.512 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.817    10.329    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y27         LUT4 (Prop_lut4_I3_O)        0.332    10.661 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    10.661    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.193 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.193    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.421    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.869 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    11.869    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X13Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.497    12.409    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.263    12.673    
                         clock uncertainty           -0.035    12.637    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.062    12.699    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
=======
                         net (fo=674, routed)         1.661     4.822    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X32Y60         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           1.563     6.903    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.535     8.447    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 3.842ns (55.350%)  route 3.099ns (44.650%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.263ns
=======
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.518ns (24.934%)  route 1.559ns (75.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.363ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.341 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/P[0]
                         net (fo=2, routed)           0.788     6.128    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0_n_105
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.252 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.252    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_i_3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.785 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.785    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.902    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.019    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.136    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.262    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.379    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.694 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0_carry__5/O[3]
                         net (fo=2, routed)           1.486     9.180    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__1[43]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.332     9.512 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.817    10.329    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X13Y27         LUT4 (Prop_lut4_I3_O)        0.332    10.661 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    10.661    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.193 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.193    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.421    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.848 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    11.848    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X13Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=931, routed)         1.497    12.409    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.263    12.673    
                         clock uncertainty           -0.035    12.637    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)        0.062    12.699    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  0.851    
=======
                         net (fo=674, routed)         1.661     4.822    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X32Y60         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.518     5.340 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[5]/Q
                         net (fo=1, routed)           1.559     6.900    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=674, routed)         1.535     8.447    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  1.042    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[11]/D
=======
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[5]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.351ns  (logic 0.141ns (40.125%)  route 0.210ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.614ns
=======
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.612ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.559     1.614    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X22Y40         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[11]/Q
                         net (fo=1, routed)           0.210     1.966    system_i/Custom_System_0/inst/Test_Filter/Q[11]
    SLICE_X21Y41         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[11]/D
=======
                         net (fo=674, routed)         0.557     1.612    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X21Y37         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[5]/Q
                         net (fo=1, routed)           0.199     1.952    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[5]
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[5]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.829     1.975    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X21Y41         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[11]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.071     1.951    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Test_Filter/input_register_reg[9]/D
=======
                         net (fo=674, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[5]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.066     1.940    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[7]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.613ns
=======
  Data Path Delay:        0.357ns  (logic 0.141ns (39.500%)  route 0.216ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.616ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.558     1.613    system_i/Custom_System_0/inst/Test_Mixer/AD_CLK_in
    SLICE_X22Y39         FDRE                                         r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/Test_Mixer/Dout_reg[9]/Q
                         net (fo=1, routed)           0.231     1.985    system_i/Custom_System_0/inst/Test_Filter/Q[9]
    SLICE_X20Y41         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[9]/D
=======
                         net (fo=674, routed)         0.561     1.616    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X17Y38         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[7]/Q
                         net (fo=1, routed)           0.216     1.973    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[7]
    SLICE_X22Y37         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[7]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.829     1.975    system_i/Custom_System_0/inst/Test_Filter/AD_CLK_in
    SLICE_X20Y41         FDRE                                         r  system_i/Custom_System_0/inst/Test_Filter/input_register_reg[9]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.053     1.933    system_i/Custom_System_0/inst/Test_Filter/input_register_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]/D
=======
                         net (fo=674, routed)         0.824     1.970    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X22Y37         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[7]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066     1.941    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.407ns  (logic 0.226ns (55.465%)  route 0.181ns (44.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.610ns
=======
  Data Path Delay:        0.366ns  (logic 0.141ns (38.497%)  route 0.225ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.555     1.610    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X21Y33         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.128     1.738 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr_reg[7]/Q
                         net (fo=12, routed)          0.181     1.920    system_i/Custom_System_0/inst/ADC_Debug_NCO/dataAddr[7]
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.098     2.018 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[0]_i_1_n_0
    SLICE_X25Y33         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]/D
=======
                         net (fo=674, routed)         0.559     1.614    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X17Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[9]/Q
                         net (fo=1, routed)           0.225     1.980    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[9]
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.821     1.967    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X25Y33         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.091     1.963    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[7]/C
=======
                         net (fo=674, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.072     1.946    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.455ns  (logic 0.250ns (54.995%)  route 0.205ns (45.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.605ns
=======
  Data Path Delay:        0.347ns  (logic 0.164ns (47.212%)  route 0.183ns (52.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.613ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.550     1.605    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y22         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[7]/Q
                         net (fo=4, routed)           0.205     1.951    system_i/Custom_System_0/inst/Loop_Controller/Q[7]
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.996 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[7]_i_2/O
                         net (fo=1, routed)           0.000     1.996    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[7]_i_2_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.060 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.060    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]_i_1_n_4
    SLICE_X20Y19         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]/D
=======
                         net (fo=674, routed)         0.558     1.613    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X20Y38         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[0]/Q
                         net (fo=1, routed)           0.183     1.961    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[0]
    SLICE_X24Y34         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.820     1.966    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X20Y19         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDSE (Hold_fdse_C_D)         0.134     2.005    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[2]/C
=======
                         net (fo=674, routed)         0.822     1.968    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X24Y34         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X24Y34         FDRE (Hold_fdre_C_D)         0.052     1.925    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[8]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.458ns  (logic 0.251ns (54.748%)  route 0.207ns (45.252%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.603ns
=======
  Data Path Delay:        0.382ns  (logic 0.164ns (42.929%)  route 0.218ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.548     1.603    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[2]/Q
                         net (fo=4, routed)           0.207     1.952    system_i/Custom_System_0/inst/Loop_Controller/Q[2]
    SLICE_X20Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[3]_i_3/O
                         net (fo=1, routed)           0.000     1.997    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[3]_i_3_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.062 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]_i_1_n_5
    SLICE_X20Y18         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[2]/D
=======
                         net (fo=674, routed)         0.556     1.611    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X20Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[8]/Q
                         net (fo=1, routed)           0.218     1.993    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[8]
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[8]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.821     1.967    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X20Y18         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[2]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X20Y18         FDSE (Hold_fdse_C_D)         0.134     2.006    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[11]/D
=======
                         net (fo=674, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[8]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.070     1.944    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[4]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.411ns  (logic 0.164ns (39.870%)  route 0.247ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns
=======
  Data Path Delay:        0.423ns  (logic 0.279ns (65.892%)  route 0.144ns (34.108%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y49         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[11]/Q
                         net (fo=1, routed)           0.247     2.031    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[11]
    SLICE_X35Y56         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[11]/D
=======
                         net (fo=674, routed)         0.547     1.602    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X20Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.164     1.766 r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[4]/Q
                         net (fo=1, routed)           0.144     1.911    system_i/Custom_System_0/inst/Loop_Filter/diff2[4]
    SLICE_X23Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.956    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_1_carry__0_i_4_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.026 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_1_carry__0/O[0]
                         net (fo=3, routed)           0.000     2.026    system_i/Custom_System_0/inst/Loop_Filter/cic_pipeline3_reg[24]_0[4]
    SLICE_X23Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[4]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.831     1.977    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X35Y56         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[11]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.066     1.953    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[17]/C
=======
                         net (fo=674, routed)         0.812     1.958    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X23Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[4]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.102     1.965    system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/cic_pipeline3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[5]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.489ns  (logic 0.252ns (51.565%)  route 0.237ns (48.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
=======
  Data Path Delay:        0.379ns  (logic 0.164ns (43.229%)  route 0.215ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.547     1.602    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[17]/Q
                         net (fo=5, routed)           0.237     1.980    system_i/Custom_System_0/inst/Loop_Controller/Q[17]
    SLICE_X20Y22         LUT2 (Prop_lut2_I1_O)        0.045     2.025 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[19]_i_4/O
                         net (fo=1, routed)           0.000     2.025    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[19]_i_4_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.091 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.091    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[19]_i_1_n_6
    SLICE_X20Y22         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[17]/D
=======
                         net (fo=674, routed)         0.547     1.602    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X24Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/cic_pipeline3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     1.766 r  system_i/Custom_System_0/inst/Loop_Filter/cic_pipeline3_reg[5]/Q
                         net (fo=3, routed)           0.215     1.982    system_i/Custom_System_0/inst/Loop_Filter/cic_pipeline3[5]
    SLICE_X20Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[5]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.817     1.963    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X20Y22         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[17]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X20Y22         FDSE (Hold_fdse_C_D)         0.134     2.002    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Accumulated_Output_reg[27]/D
=======
                         net (fo=674, routed)         0.814     1.960    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X20Y25         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[5]/C
                         clock pessimism             -0.095     1.865    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.052     1.917    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.426ns  (logic 0.164ns (38.518%)  route 0.262ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.602ns
=======
  Data Path Delay:        0.397ns  (logic 0.141ns (35.496%)  route 0.256ns (64.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.614ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.547     1.602    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X20Y24         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDSE (Prop_fdse_C_Q)         0.164     1.766 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[27]/Q
                         net (fo=3, routed)           0.262     2.028    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[27]
    SLICE_X22Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Accumulated_Output_reg[27]/D
=======
                         net (fo=674, routed)         0.559     1.614    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X19Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/Q
                         net (fo=2, routed)           0.256     2.011    system_i/Custom_System_0/inst/PLL_NCO/phase[31]
    SLICE_X22Y37         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.813     1.959    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X22Y26         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Accumulated_Output_reg[27]/C
                         clock pessimism             -0.095     1.864    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.075     1.939    system_i/Custom_System_0/inst/Loop_Controller/Accumulated_Output_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[2]/C
=======
                         net (fo=674, routed)         0.824     1.970    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X22Y37         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.070     1.945    system_i/Custom_System_0/inst/PLL_NCO/OffsetPhase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.494ns  (logic 0.287ns (58.043%)  route 0.207ns (41.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.603ns
=======
  Data Path Delay:        0.403ns  (logic 0.164ns (40.670%)  route 0.239ns (59.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.611ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.548     1.603    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[2]/Q
                         net (fo=4, routed)           0.207     1.952    system_i/Custom_System_0/inst/Loop_Controller/Q[2]
    SLICE_X20Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[3]_i_3/O
                         net (fo=1, routed)           0.000     1.997    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[3]_i_3_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.098 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.098    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]_i_1_n_4
    SLICE_X20Y18         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]/D
=======
                         net (fo=674, routed)         0.556     1.611    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X20Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[11]/Q
                         net (fo=1, routed)           0.239     2.014    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[11]
    SLICE_X25Y33         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.821     1.967    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X20Y18         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X20Y18         FDSE (Hold_fdse_C_D)         0.134     2.006    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[5]/C
=======
                         net (fo=674, routed)         0.821     1.967    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X25Y33         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X25Y33         FDRE (Hold_fdre_C_D)         0.066     1.938    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.498ns  (logic 0.252ns (50.612%)  route 0.246ns (49.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns
=======
  Data Path Delay:        0.396ns  (logic 0.164ns (41.405%)  route 0.232ns (58.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.548     1.603    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X23Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/Custom_System_0/inst/Loop_Filter/output_register_reg[5]/Q
                         net (fo=4, routed)           0.246     1.990    system_i/Custom_System_0/inst/Loop_Controller/Q[5]
    SLICE_X20Y19         LUT2 (Prop_lut2_I1_O)        0.045     2.035 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[7]_i_4/O
                         net (fo=1, routed)           0.000     2.035    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage[7]_i_4_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.101 r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.101    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[7]_i_1_n_6
    SLICE_X20Y19         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[5]/D
=======
                         net (fo=674, routed)         0.564     1.619    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y47         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg[8]/Q
                         net (fo=1, routed)           0.232     2.015    system_i/Custom_System_0/inst/PLL_NCO/databuffer_reg_n_0_[8]
    SLICE_X32Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.820     1.966    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X20Y19         FDSE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[5]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y19         FDSE (Hold_fdse_C_D)         0.134     2.005    system_i/Custom_System_0/inst/Loop_Controller/Integral_Stage_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.097    
=======
                         net (fo=674, routed)         0.830     1.976    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X32Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.052     1.938    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.078    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
<<<<<<< HEAD
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y12    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y9     system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y13    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y11    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y13    system_i/Custom_System_0/inst/Phase_Mixer/Dout_reg/CLK
=======
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y13    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y11    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y11    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y9     system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y16    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y13    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y14    system_i/Custom_System_0/inst/Phase_Mixer/Dout_reg/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y9     system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y7     system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
<<<<<<< HEAD
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y31   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y31   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y31   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y31   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y30   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
=======
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y34   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y32   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
=======
Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.567ns  (logic 2.535ns (38.603%)  route 4.032ns (61.397%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.503ns  (logic 2.470ns (37.982%)  route 4.033ns (62.018%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.324    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.639 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.647     9.286    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.307     9.593 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.593    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.406 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.782     9.188    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.303     9.491 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.491    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.552    10.744    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    10.766    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
=======
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)        0.031    10.836    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.530ns  (logic 2.568ns (39.326%)  route 3.962ns (60.674%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.506ns  (logic 2.497ns (38.380%)  route 4.009ns (61.620%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.324    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.647 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.577     9.224    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.332     9.556 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.556    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.186    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.408 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.758     9.166    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.328     9.494 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.494    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.552    10.744    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.075    10.810    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
=======
                         net (fo=1629, routed)        1.500    10.692    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.118    10.916    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.463ns  (logic 2.453ns (37.953%)  route 4.010ns (62.047%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        5.368ns  (logic 1.210ns (22.542%)  route 4.158ns (77.458%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.266ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.324    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.543 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.625     9.168    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.321     9.489 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.489    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
=======
                         net (fo=1629, routed)        1.718     3.026    system_i/GPIO_Interface/GPIO_ADC_Override/U0/s_axi_aclk
    SLICE_X1Y35          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.966     4.448    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     4.572 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.916     5.488    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I1_O)        0.150     5.638 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.862     6.500    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.332     6.832 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.672     7.504    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.148     7.652 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.742     8.394    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.552    10.744    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.075    10.810    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
=======
                         net (fo=1629, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.266    11.048    
                         clock uncertainty           -0.125    10.923    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.087     9.836    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.378ns  (logic 2.425ns (38.023%)  route 3.953ns (61.977%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.433ns  (logic 2.566ns (39.886%)  route 3.867ns (60.114%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.530 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.568     9.098    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.306     9.404 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.404    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.186    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.499 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.616     9.115    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.306     9.421 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.421    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.551    10.743    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.031    10.765    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
=======
                         net (fo=1629, routed)        1.500    10.692    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.079    10.877    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.399ns  (logic 2.444ns (38.196%)  route 3.955ns (61.804%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.423ns  (logic 2.579ns (40.153%)  route 3.844ns (59.847%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.570     9.092    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.333     9.425 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.425    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.186    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.520 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.593     9.113    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.298     9.411 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.411    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.551    10.743    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.075    10.809    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
=======
                         net (fo=1629, routed)        1.500    10.692    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.118    10.916    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.334ns  (logic 2.453ns (38.727%)  route 3.881ns (61.273%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.373ns  (logic 2.448ns (38.409%)  route 3.925ns (61.591%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.324    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.563 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.496     9.059    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.301     9.360 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.360    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.385 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.674     9.059    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.302     9.361 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.361    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.552    10.744    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.029    10.764    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
=======
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)        0.075    10.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.276ns  (logic 2.310ns (36.810%)  route 3.966ns (63.190%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.365ns  (logic 2.400ns (37.708%)  route 3.965ns (62.292%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.426 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.581     9.007    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.295     9.302 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.302    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.311 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.714     9.025    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.328     9.353 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.551    10.743    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.029    10.763    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
=======
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)        0.075    10.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.246ns  (logic 2.226ns (35.641%)  route 4.020ns (64.359%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.281ns  (logic 2.354ns (37.476%)  route 3.927ns (62.524%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.302 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.635     8.937    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.335     9.272 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.272    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X2Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.294 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.676     8.970    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.299     9.269 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.269    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.551    10.743    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.075    10.809    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
=======
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y45         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)        0.031    10.836    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        5.190ns  (logic 1.174ns (22.622%)  route 4.016ns (77.378%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.266ns
=======
  Data Path Delay:        6.241ns  (logic 2.255ns (36.133%)  route 3.986ns (63.867%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.715     3.023    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X1Y33          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.249     4.728    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     4.852 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.673     5.525    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[4]
    SLICE_X6Y32          LUT5 (Prop_lut5_I1_O)        0.146     5.671 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.821     6.492    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.328     6.820 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.416     7.236    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.120     7.356 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.857     8.213    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.162 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.735     8.897    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X12Y44         LUT3 (Prop_lut3_I0_O)        0.332     9.229 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.229    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X12Y44         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.266    11.048    
                         clock uncertainty           -0.125    10.923    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.086     9.837    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
=======
                         net (fo=1629, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y44         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.118    10.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.128ns  (logic 2.330ns (38.021%)  route 3.798ns (61.979%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
=======
  Data Path Delay:        6.184ns  (logic 2.488ns (40.234%)  route 3.696ns (59.766%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.908     4.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.649 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.584     5.233    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     5.357 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.111    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.116     6.227 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.139     7.366    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.328     7.694 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.694    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.207 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.446 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.413     8.859    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.295     9.154 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.154    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
=======
                         net (fo=1629, routed)        1.680     2.988    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     3.407 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.841     4.248    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.296     4.544 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.790     5.334    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.458 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.754     6.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.116     6.328 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.866     7.194    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X15Y44         LUT4 (Prop_lut4_I3_O)        0.328     7.522 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.522    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.072    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.186    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.425 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.445     8.870    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.302     9.172 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.172    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.551    10.743    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.075    10.809    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  1.655    
=======
                         net (fo=1629, routed)        1.500    10.692    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X16Y46         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.079    10.877    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  1.705    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.494%)  route 0.188ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
=======
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.728%)  route 0.166ns (40.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.239    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
=======
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.166     1.236    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.334 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.334    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
=======
                         net (fo=1629, routed)        0.852     1.222    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
=======
  Data Path Delay:        0.374ns  (logic 0.164ns (43.891%)  route 0.210ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.229     1.293    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[0]
=======
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.210     1.298    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[0]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
<<<<<<< HEAD
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
=======
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
=======
  Data Path Delay:        0.447ns  (logic 0.246ns (55.021%)  route 0.201ns (44.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
=======
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.201     1.272    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.370 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.370    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.791%)  route 0.232ns (62.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns
=======
                         net (fo=1629, routed)        0.852     1.222    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.232     1.296    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
=======
                         net (fo=1629, routed)        0.564     0.905    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.169     1.215    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
=======
                         net (fo=1629, routed)        0.833     1.203    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
=======
  Data Path Delay:        0.467ns  (logic 0.187ns (40.077%)  route 0.280ns (59.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.233     1.297    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
=======
                         net (fo=1629, routed)        0.586     0.927    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.280     1.347    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.046     1.393 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.393    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns
=======
                         net (fo=1629, routed)        0.853     1.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.562     0.903    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y36          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.056     1.099    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X8Y36          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
=======
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.166    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y50          SRL16E                                       r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.829     1.199    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y36          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X8Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.033    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
=======
                         net (fo=1629, routed)        0.853     1.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.068    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.452ns  (logic 0.227ns (50.246%)  route 0.225ns (49.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns
=======
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.225     1.277    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[30]
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.099     1.376 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.376    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
=======
                         net (fo=1629, routed)        0.564     0.905    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y39          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.149    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y38          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.854     1.224    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.732%)  route 0.220ns (63.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
=======
                         net (fo=1629, routed)        0.832     1.202    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.049    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.333%)  route 0.285ns (57.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.583     0.924    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.220     1.272    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
=======
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.285     1.373    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.418 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.418    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
=======
                         net (fo=1629, routed)        0.851     1.221    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121     1.313    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[3]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.297ns  (logic 0.141ns (47.458%)  route 0.156ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns
=======
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.563     0.904    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y37         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.156     1.201    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X12Y39         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
=======
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/Q
                         net (fo=1, routed)           0.054     1.089    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg
    SLICE_X20Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.134 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/ip2bus_data_i_D1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.134    system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data[3]
    SLICE_X20Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[3]/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.832     1.202    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.201    
=======
                         net (fo=1629, routed)        0.821     1.191    system_i/GPIO_Interface/GPIO_Kd/U0/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[3]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.121     1.028    system_i/GPIO_Interface/GPIO_Kd/U0/ip2bus_data_i_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------
                         slack                                  0.097    

<<<<<<< HEAD
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
=======
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
=======
  Data Path Delay:        0.425ns  (logic 0.164ns (38.558%)  route 0.261ns (61.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.583     0.924    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.268     1.333    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
=======
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.261     1.350    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
<<<<<<< HEAD
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.099    
=======
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.116    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
<<<<<<< HEAD
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y31    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X2Y33    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y32    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
=======
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y33    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y33    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y36    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y35    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X2Y37    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y37    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y37    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y37    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y36    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        1.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[0]
=======
Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[0]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[0])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_153
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[0]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[0])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_153
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[0]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[10]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[10]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[10])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_143
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[10]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[10])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_143
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[10]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[11]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[11]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[11])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_142
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[11]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[11])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_142
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[11]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[12]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[12]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[12])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_141
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[12]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[12])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_141
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[12]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[13]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[13]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[13])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_140
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[13]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[13])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_140
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[13]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[14]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[14]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[14])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_139
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[14]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[14])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_139
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[14]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[15]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[15]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[15])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_138
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[15]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[15])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_138
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[15]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[16]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[16]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[16])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_137
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[16]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[16])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_137
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[16]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[17]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[17]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[17])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_136
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[17]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[17])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_136
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[17]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[18]
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[18]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        6.641ns  (logic 4.661ns (70.180%)  route 1.980ns (29.820%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 12.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
=======
  Data Path Delay:        6.909ns  (logic 4.829ns (69.893%)  route 2.080ns (30.107%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 12.508 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.178     4.609    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.150     4.759 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=2, routed)           0.801     5.559    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[19]_hold_fix_1_alias
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[18])
                                                      4.055     9.614 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0/PCOUT[18]
                         net (fo=1, routed)           0.002     9.616    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0_n_135
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/PCIN[18]
=======
                         net (fo=1629, routed)        1.677     2.985    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.986     4.449    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.297     4.746 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           1.092     5.838    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[25]_hold_fix_1_alias_2
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[18])
                                                      4.054     9.892 r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0/PCOUT[18]
                         net (fo=1, routed)           0.002     9.894    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_n_135
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/PCIN[18]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.582    12.494    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
                         clock pessimism              0.000    12.494    
                         clock uncertainty           -0.125    12.369    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.969    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  1.352    
=======
                         net (fo=674, routed)         1.596    12.508    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y16          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
                         clock pessimism              0.000    12.508    
                         clock uncertainty           -0.125    12.383    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.983    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  1.089    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.559ns (38.593%)  route 0.889ns (61.406%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.899ns
=======
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.558     0.899    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y33         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.304     1.344    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[16]
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.049     1.393 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[16]_hold_fix/O
                         net (fo=2, routed)           0.471     1.864    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[16]_hold_fix_1_alias
    SLICE_X16Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.196     2.060 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__3/O[1]
                         net (fo=1, routed)           0.114     2.174    system_i/Custom_System_0/inst/PLL_NCO/in__0[17]
    SLICE_X17Y29         LUT2 (Prop_lut2_I1_O)        0.108     2.282 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_3/O
                         net (fo=1, routed)           0.000     2.282    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.347 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.347    system_i/Custom_System_0/inst/PLL_NCO/phase0[17]
    SLICE_X17Y29         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[17]/D
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[0])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_153
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[0]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.820     1.966    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X17Y29         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[17]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.125     2.091    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.105     2.196    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[0]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[10]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_153
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[0]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[10])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_143
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[10]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[10]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[11]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[10])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_143
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[10]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[11])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_142
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[11]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[11]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[12]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[11])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_142
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[11]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[12])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_141
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[12]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[12]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[13]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[12])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_141
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[12]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[13])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_140
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[13]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[13]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[14]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[13])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_140
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[13]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[14])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_139
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[14]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[14]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[15]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[14])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_139
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[14]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[15])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_138
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[15]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[15]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[16]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[15])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_138
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[15]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[16])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_137
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[16]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[16]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[17]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[16])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_137
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[16]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[17])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_136
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[17]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[17]
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[18]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        1.369ns  (logic 0.812ns (59.313%)  route 0.557ns (40.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.894ns
=======
  Data Path Delay:        1.319ns  (logic 0.833ns (63.145%)  route 0.486ns (36.855%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.553     0.894    system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y21         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/GPIO_Interface/GPIO_Kd/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.555     1.577    system_i/Custom_System_0/inst/Loop_Controller/Control_Kd[1]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[17])
                                                      0.684     2.261 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.263    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_136
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/PCIN[17]
=======
                         net (fo=1629, routed)        0.556     0.896    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y22          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.044 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.484     1.529    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[18])
                                                      0.685     2.214 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.216    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_135
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[18]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.906     2.051    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.084    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.178    
=======
                         net (fo=674, routed)         0.909     2.054    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.087    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.128    
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
<<<<<<< HEAD
  Data Path Delay:        2.540ns  (logic 0.124ns (4.882%)  route 2.416ns (95.118%))
=======
  Data Path Delay:        1.703ns  (logic 0.124ns (7.283%)  route 1.579ns (92.717%))
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
<<<<<<< HEAD
                         net (fo=1, routed)           2.416     2.416    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.540 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.540    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
=======
                         net (fo=1, routed)           1.579     1.579    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.124     1.703 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.703    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y24          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        1.478     2.670    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
=======
                         net (fo=1629, routed)        1.530     2.722    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y24          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
<<<<<<< HEAD
  Data Path Delay:        1.127ns  (logic 0.045ns (3.993%)  route 1.082ns (96.007%))
=======
  Data Path Delay:        0.629ns  (logic 0.045ns (7.158%)  route 0.584ns (92.842%))
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
<<<<<<< HEAD
                         net (fo=1, routed)           1.082     1.082    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.127 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.127    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
=======
                         net (fo=1, routed)           0.584     0.584    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.045     0.629 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.629    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y24          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=1629, routed)        0.812     1.182    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
=======
                         net (fo=1629, routed)        0.835     1.205    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y24          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
=======
                         net (fo=674, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
=======
                         net (fo=674, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
=======
                         net (fo=674, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
=======
                         net (fo=674, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
=======
                         net (fo=674, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
=======
                         net (fo=674, routed)         1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
=======
                         net (fo=674, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.575     4.487    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.578     4.490    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    DSP48_X1Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
=======
    DSP48_X1Y10          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
<<<<<<< HEAD
                         net (fo=931, routed)         1.746     4.907    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y9           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
=======
                         net (fo=674, routed)         1.750     4.911    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X1Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
>>>>>>> 12afe3d4f82a24b8689265e7a93e3126e9f3f9c0





