{
  "module_name": "q6afe.h",
  "hash_id": "4d5b3c9158f8c9deb13ea7a5e33aa13cb19775adb15e7d81ef89c1545795636d",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/qcom/qdsp6/q6afe.h",
  "human_readable_source": " \n\n#ifndef __Q6AFE_H__\n#define __Q6AFE_H__\n\n#include <dt-bindings/sound/qcom,q6afe.h>\n\n#define AFE_PORT_MAX\t\t129\n\n#define MSM_AFE_PORT_TYPE_RX 0\n#define MSM_AFE_PORT_TYPE_TX 1\n#define AFE_MAX_PORTS AFE_PORT_MAX\n\n#define Q6AFE_MAX_MI2S_LINES\t4\n\n#define AFE_MAX_CHAN_COUNT\t8\n#define AFE_PORT_MAX_AUDIO_CHAN_CNT\t0x8\n\n#define Q6AFE_LPASS_CLK_SRC_INTERNAL 1\n#define Q6AFE_LPASS_CLK_ROOT_DEFAULT 0\n\n#define LPAIF_DIG_CLK\t1\n#define LPAIF_BIT_CLK\t2\n#define LPAIF_OSR_CLK\t3\n\n \n#define Q6AFE_LPASS_CLK_ID_PRI_MI2S_IBIT                          0x100\n \n#define Q6AFE_LPASS_CLK_ID_PRI_MI2S_EBIT                          0x101\n \n#define Q6AFE_LPASS_CLK_ID_SEC_MI2S_IBIT                          0x102\n \n#define Q6AFE_LPASS_CLK_ID_SEC_MI2S_EBIT                          0x103\n \n#define Q6AFE_LPASS_CLK_ID_TER_MI2S_IBIT                          0x104\n \n#define Q6AFE_LPASS_CLK_ID_TER_MI2S_EBIT                          0x105\n \n#define Q6AFE_LPASS_CLK_ID_QUAD_MI2S_IBIT                         0x106\n \n#define Q6AFE_LPASS_CLK_ID_QUAD_MI2S_EBIT                         0x107\n \n#define Q6AFE_LPASS_CLK_ID_SPEAKER_I2S_IBIT                       0x108\n \n#define Q6AFE_LPASS_CLK_ID_SPEAKER_I2S_EBIT                       0x109\n \n#define Q6AFE_LPASS_CLK_ID_SPEAKER_I2S_OSR                        0x10A\n\n \n#define Q6AFE_LPASS_CLK_ID_QUI_MI2S_IBIT\t\t\t0x10B\n \n#define Q6AFE_LPASS_CLK_ID_QUI_MI2S_EBIT\t\t\t0x10C\n \n#define Q6AFE_LPASS_CLK_ID_SEN_MI2S_IBIT\t\t\t0x10D\n \n#define Q6AFE_LPASS_CLK_ID_SEN_MI2S_EBIT\t\t\t0x10E\n \n#define Q6AFE_LPASS_CLK_ID_INT0_MI2S_IBIT                       0x10F\n \n#define Q6AFE_LPASS_CLK_ID_INT1_MI2S_IBIT                       0x110\n \n#define Q6AFE_LPASS_CLK_ID_INT2_MI2S_IBIT                       0x111\n \n#define Q6AFE_LPASS_CLK_ID_INT3_MI2S_IBIT                       0x112\n \n#define Q6AFE_LPASS_CLK_ID_INT4_MI2S_IBIT                       0x113\n \n#define Q6AFE_LPASS_CLK_ID_INT5_MI2S_IBIT                       0x114\n \n#define Q6AFE_LPASS_CLK_ID_INT6_MI2S_IBIT                       0x115\n\n \n#define Q6AFE_LPASS_CLK_ID_QUI_MI2S_OSR                         0x116\n\n \n#define Q6AFE_LPASS_CLK_ID_PRI_PCM_IBIT                           0x200\n \n#define Q6AFE_LPASS_CLK_ID_PRI_PCM_EBIT                           0x201\n \n#define Q6AFE_LPASS_CLK_ID_SEC_PCM_IBIT                           0x202\n \n#define Q6AFE_LPASS_CLK_ID_SEC_PCM_EBIT                           0x203\n \n#define Q6AFE_LPASS_CLK_ID_TER_PCM_IBIT                           0x204\n \n#define Q6AFE_LPASS_CLK_ID_TER_PCM_EBIT                           0x205\n \n#define Q6AFE_LPASS_CLK_ID_QUAD_PCM_IBIT                          0x206\n \n#define Q6AFE_LPASS_CLK_ID_QUAD_PCM_EBIT                          0x207\n \n#define Q6AFE_LPASS_CLK_ID_QUIN_PCM_IBIT                          0x208\n \n#define Q6AFE_LPASS_CLK_ID_QUIN_PCM_EBIT                          0x209\n \n#define Q6AFE_LPASS_CLK_ID_QUI_PCM_OSR                            0x20A\n\n \n#define Q6AFE_LPASS_CLK_ID_PRI_TDM_IBIT                           0x200\n \n#define Q6AFE_LPASS_CLK_ID_PRI_TDM_EBIT                           0x201\n \n#define Q6AFE_LPASS_CLK_ID_SEC_TDM_IBIT                           0x202\n \n#define Q6AFE_LPASS_CLK_ID_SEC_TDM_EBIT                           0x203\n \n#define Q6AFE_LPASS_CLK_ID_TER_TDM_IBIT                           0x204\n \n#define Q6AFE_LPASS_CLK_ID_TER_TDM_EBIT                           0x205\n \n#define Q6AFE_LPASS_CLK_ID_QUAD_TDM_IBIT                          0x206\n \n#define Q6AFE_LPASS_CLK_ID_QUAD_TDM_EBIT                          0x207\n \n#define Q6AFE_LPASS_CLK_ID_QUIN_TDM_IBIT                          0x208\n \n#define Q6AFE_LPASS_CLK_ID_QUIN_TDM_EBIT                          0x209\n \n#define Q6AFE_LPASS_CLK_ID_QUIN_TDM_OSR                           0x20A\n\n \n#define Q6AFE_LPASS_CLK_ID_MCLK_1                                 0x300\n \n#define Q6AFE_LPASS_CLK_ID_MCLK_2                                 0x301\n \n#define Q6AFE_LPASS_CLK_ID_MCLK_3                                 0x302\n \n#define Q6AFE_LPASS_CLK_ID_MCLK_4                                 0x304\n \n#define Q6AFE_LPASS_CLK_ID_INTERNAL_DIGITAL_CODEC_CORE            0x303\n \n#define Q6AFE_LPASS_CLK_ID_INT_MCLK_0                             0x305\n \n#define Q6AFE_LPASS_CLK_ID_INT_MCLK_1                             0x306\n\n#define Q6AFE_LPASS_CLK_ID_WSA_CORE_MCLK\t\t\t0x309\n#define Q6AFE_LPASS_CLK_ID_WSA_CORE_NPL_MCLK\t\t\t0x30a\n#define Q6AFE_LPASS_CLK_ID_TX_CORE_MCLK\t\t\t\t0x30c\n#define Q6AFE_LPASS_CLK_ID_TX_CORE_NPL_MCLK\t\t\t0x30d\n#define Q6AFE_LPASS_CLK_ID_RX_CORE_MCLK\t\t\t\t0x30e\n#define Q6AFE_LPASS_CLK_ID_RX_CORE_NPL_MCLK\t\t\t0x30f\n#define Q6AFE_LPASS_CLK_ID_VA_CORE_MCLK\t\t\t\t0x30b\n#define Q6AFE_LPASS_CLK_ID_VA_CORE_2X_MCLK\t\t\t0x310\n\n#define Q6AFE_LPASS_CORE_AVTIMER_BLOCK\t\t\t0x2\n#define Q6AFE_LPASS_CORE_HW_MACRO_BLOCK\t\t\t0x3\n#define Q6AFE_LPASS_CORE_HW_DCODEC_BLOCK\t\t0x4\n\n \n#define Q6AFE_LPASS_CLK_ATTRIBUTE_INVALID\t\t0x0\n \n#define Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_NO\t\t0x1\n \n#define Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_DIVIDEND\t0x2\n \n#define Q6AFE_LPASS_CLK_ATTRIBUTE_COUPLE_DIVISOR\t0x3\n \n#define Q6AFE_LPASS_CLK_ATTRIBUTE_INVERT_COUPLE_NO\t0x4\n\n#define Q6AFE_CMAP_INVALID\t\t0xFFFF\n\nstruct q6afe_hdmi_cfg {\n\tu16                  datatype;\n\tu16                  channel_allocation;\n\tu32                  sample_rate;\n\tu16                  bit_width;\n};\n\nstruct q6afe_slim_cfg {\n\tu32\tsample_rate;\n\tu16\tbit_width;\n\tu16\tdata_format;\n\tu16\tnum_channels;\n\tu8\tch_mapping[AFE_MAX_CHAN_COUNT];\n};\n\nstruct q6afe_i2s_cfg {\n\tu32\tsample_rate;\n\tu16\tbit_width;\n\tu16\tdata_format;\n\tu16\tnum_channels;\n\tu32\tsd_line_mask;\n\tint fmt;\n};\n\nstruct q6afe_tdm_cfg {\n\tu16\tnum_channels;\n\tu32\tsample_rate;\n\tu16\tbit_width;\n\tu16\tdata_format;\n\tu16\tsync_mode;\n\tu16\tsync_src;\n\tu16\tnslots_per_frame;\n\tu16\tslot_width;\n\tu16\tslot_mask;\n\tu32\tdata_align_type;\n\tu16\tch_mapping[AFE_MAX_CHAN_COUNT];\n};\n\nstruct q6afe_cdc_dma_cfg {\n\tu16\tsample_rate;\n\tu16\tbit_width;\n\tu16\tdata_format;\n\tu16\tnum_channels;\n\tu16\tactive_channels_mask;\n};\n\n\nstruct q6afe_port_config {\n\tstruct q6afe_hdmi_cfg hdmi;\n\tstruct q6afe_slim_cfg slim;\n\tstruct q6afe_i2s_cfg i2s_cfg;\n\tstruct q6afe_tdm_cfg tdm;\n\tstruct q6afe_cdc_dma_cfg dma_cfg;\n};\n\nstruct q6afe_port;\n\nstruct q6afe_port *q6afe_port_get_from_id(struct device *dev, int id);\nint q6afe_port_start(struct q6afe_port *port);\nint q6afe_port_stop(struct q6afe_port *port);\nvoid q6afe_port_put(struct q6afe_port *port);\nint q6afe_get_port_id(int index);\nvoid q6afe_hdmi_port_prepare(struct q6afe_port *port,\n\t\t\t    struct q6afe_hdmi_cfg *cfg);\nvoid q6afe_slim_port_prepare(struct q6afe_port *port,\n\t\t\t  struct q6afe_slim_cfg *cfg);\nint q6afe_i2s_port_prepare(struct q6afe_port *port, struct q6afe_i2s_cfg *cfg);\nvoid q6afe_tdm_port_prepare(struct q6afe_port *port, struct q6afe_tdm_cfg *cfg);\nvoid q6afe_cdc_dma_port_prepare(struct q6afe_port *port,\n\t\t\t\tstruct q6afe_cdc_dma_cfg *cfg);\n\nint q6afe_port_set_sysclk(struct q6afe_port *port, int clk_id,\n\t\t\t  int clk_src, int clk_root,\n\t\t\t  unsigned int freq, int dir);\nint q6afe_set_lpass_clock(struct device *dev, int clk_id, int attri,\n\t\t\t  int clk_root, unsigned int freq);\nint q6afe_vote_lpass_core_hw(struct device *dev, uint32_t hw_block_id,\n\t\t\t     const char *client_name, uint32_t *client_handle);\nint q6afe_unvote_lpass_core_hw(struct device *dev, uint32_t hw_block_id,\n\t\t\t       uint32_t client_handle);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}