;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 25/05/2015 15:22:16
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x1E990000  	7833
0x0008	0x23750000  	9077
0x000C	0x23750000  	9077
0x0010	0x23750000  	9077
0x0014	0x23750000  	9077
0x0018	0x23750000  	9077
0x001C	0x23750000  	9077
0x0020	0x23750000  	9077
0x0024	0x23750000  	9077
0x0028	0x23750000  	9077
0x002C	0x23750000  	9077
0x0030	0x23750000  	9077
0x0034	0x23750000  	9077
0x0038	0x23750000  	9077
0x003C	0x1E090000  	7689
0x0040	0x23750000  	9077
0x0044	0x23750000  	9077
0x0048	0x23750000  	9077
0x004C	0x23750000  	9077
0x0050	0x23750000  	9077
0x0054	0x23750000  	9077
0x0058	0x23750000  	9077
0x005C	0x23750000  	9077
0x0060	0x23750000  	9077
0x0064	0x23750000  	9077
0x0068	0x23750000  	9077
0x006C	0x23750000  	9077
0x0070	0x23750000  	9077
0x0074	0x23750000  	9077
0x0078	0x23750000  	9077
0x007C	0x23750000  	9077
0x0080	0x23750000  	9077
0x0084	0x23750000  	9077
0x0088	0x23750000  	9077
0x008C	0x23750000  	9077
0x0090	0x23750000  	9077
0x0094	0x23750000  	9077
0x0098	0x23750000  	9077
0x009C	0x23750000  	9077
0x00A0	0x23750000  	9077
0x00A4	0x23750000  	9077
0x00A8	0x23750000  	9077
0x00AC	0x23750000  	9077
0x00B0	0x23750000  	9077
0x00B4	0x23750000  	9077
0x00B8	0x23750000  	9077
0x00BC	0x23750000  	9077
0x00C0	0x23750000  	9077
0x00C4	0x23750000  	9077
0x00C8	0x23750000  	9077
0x00CC	0x23750000  	9077
0x00D0	0x23750000  	9077
0x00D4	0x23750000  	9077
0x00D8	0x23750000  	9077
0x00DC	0x1E510000  	7761
0x00E0	0x23750000  	9077
0x00E4	0x23750000  	9077
0x00E8	0x23750000  	9077
0x00EC	0x23750000  	9077
0x00F0	0x23750000  	9077
0x00F4	0x23750000  	9077
0x00F8	0x23750000  	9077
0x00FC	0x23750000  	9077
0x0100	0x23750000  	9077
0x0104	0x23750000  	9077
0x0108	0x23750000  	9077
0x010C	0x23750000  	9077
0x0110	0x23750000  	9077
0x0114	0x23750000  	9077
0x0118	0x23750000  	9077
0x011C	0x23750000  	9077
0x0120	0x23750000  	9077
0x0124	0x23750000  	9077
0x0128	0x23750000  	9077
0x012C	0x23750000  	9077
0x0130	0x23750000  	9077
0x0134	0x23750000  	9077
0x0138	0x23750000  	9077
0x013C	0x23750000  	9077
0x0140	0x23750000  	9077
0x0144	0x23750000  	9077
0x0148	0x23750000  	9077
0x014C	0x23750000  	9077
0x0150	0x23750000  	9077
0x0154	0x23750000  	9077
0x0158	0x23750000  	9077
0x015C	0x23750000  	9077
0x0160	0x23750000  	9077
0x0164	0x23750000  	9077
0x0168	0x23750000  	9077
0x016C	0x23750000  	9077
0x0170	0x23750000  	9077
0x0174	0x23750000  	9077
0x0178	0x23750000  	9077
0x017C	0x23750000  	9077
0x0180	0x23750000  	9077
0x0184	0x23750000  	9077
; end of ____SysVT
_main:
;BLEP_Click.c, 254 :: 		void main()
0x1E98	0xF000F8A6  BL	8168
0x1E9C	0xF000FA54  BL	9032
0x1EA0	0xF000FEF4  BL	11404
0x1EA4	0xF000F88E  BL	8132
0x1EA8	0xF000FEA2  BL	11248
;BLEP_Click.c, 256 :: 		Init_MCU();
0x1EAC	0xF7FFFE00  BL	_Init_MCU+0
;BLEP_Click.c, 257 :: 		Delay_ms(200);
0x1EB0	0xF2423753  MOVW	R7, #9043
0x1EB4	0xF2C00708  MOVT	R7, #8
L_main61:
0x1EB8	0x1E7F    SUBS	R7, R7, #1
0x1EBA	0xD1FD    BNE	L_main61
0x1EBC	0xBF00    NOP
0x1EBE	0xBF00    NOP
0x1EC0	0xBF00    NOP
0x1EC2	0xBF00    NOP
0x1EC4	0xBF00    NOP
0x1EC6	0xBF00    NOP
;BLEP_Click.c, 258 :: 		Blep_Setup();
0x1EC8	0xF7FFFDBE  BL	_Blep_Setup+0
;BLEP_Click.c, 259 :: 		LED_CONN = 0;
0x1ECC	0x2100    MOVS	R1, #0
0x1ECE	0xB249    SXTB	R1, R1
0x1ED0	0x4837    LDR	R0, [PC, #220]
0x1ED2	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 260 :: 		Blep_Bond(0xB4, 0x20);
0x1ED4	0x2120    MOVS	R1, #32
0x1ED6	0x20B4    MOVS	R0, #180
0x1ED8	0xF7FFFD50  BL	_Blep_Bond+0
;BLEP_Click.c, 261 :: 		delay_ms(2000);
0x1EDC	0xF2461753  MOVW	R7, #24915
0x1EE0	0xF2C00751  MOVT	R7, #81
0x1EE4	0xBF00    NOP
0x1EE6	0xBF00    NOP
L_main63:
0x1EE8	0x1E7F    SUBS	R7, R7, #1
0x1EEA	0xD1FD    BNE	L_main63
0x1EEC	0xBF00    NOP
0x1EEE	0xBF00    NOP
0x1EF0	0xBF00    NOP
0x1EF2	0xBF00    NOP
;BLEP_Click.c, 265 :: 		while (1)
L_main65:
;BLEP_Click.c, 267 :: 		NEW_EVT = Blep_EventCode();                                               //Wait for new event
0x1EF4	0xF7FFFD5C  BL	_Blep_EventCode+0
0x1EF8	0x492E    LDR	R1, [PC, #184]
0x1EFA	0x7008    STRB	R0, [R1, #0]
;BLEP_Click.c, 268 :: 		EVT_STATUS = Blep_EventStatus();                                         //Event Status
0x1EFC	0xF7FFFF22  BL	_Blep_EventStatus+0
0x1F00	0x492D    LDR	R1, [PC, #180]
0x1F02	0x7008    STRB	R0, [R1, #0]
;BLEP_Click.c, 269 :: 		EVT_OPCODE = Blep_EventOpcode();                                         //Event Opcode
0x1F04	0xF7FFFF78  BL	_Blep_EventOpcode+0
0x1F08	0x492C    LDR	R1, [PC, #176]
0x1F0A	0x7008    STRB	R0, [R1, #0]
;BLEP_Click.c, 271 :: 		switch(NEW_EVT)
0x1F0C	0xE03A    B	L_main67
;BLEP_Click.c, 273 :: 		case ACI_EVT_HW_ERROR:
L_main69:
;BLEP_Click.c, 278 :: 		if (CONN_STATE) {
0x1F0E	0x482C    LDR	R0, [PC, #176]
0x1F10	0x7800    LDRB	R0, [R0, #0]
0x1F12	0xB158    CBZ	R0, L_main70
;BLEP_Click.c, 279 :: 		delay_ms(20);
0x1F14	0xF24D0753  MOVW	R7, #53331
0x1F18	0xF2C00700  MOVT	R7, #0
0x1F1C	0xBF00    NOP
0x1F1E	0xBF00    NOP
L_main71:
0x1F20	0x1E7F    SUBS	R7, R7, #1
0x1F22	0xD1FD    BNE	L_main71
0x1F24	0xBF00    NOP
0x1F26	0xBF00    NOP
0x1F28	0xBF00    NOP
0x1F2A	0xBF00    NOP
;BLEP_Click.c, 280 :: 		}
L_main70:
;BLEP_Click.c, 281 :: 		break;
0x1F2C	0xE03E    B	L_main68
;BLEP_Click.c, 282 :: 		case ACI_EVT_CMD_RSP:
L_main73:
;BLEP_Click.c, 284 :: 		if (EVT_STATUS > 0x03) { //error
0x1F2E	0x4822    LDR	R0, [PC, #136]
0x1F30	0x7800    LDRB	R0, [R0, #0]
0x1F32	0x2803    CMP	R0, #3
0x1F34	0xD90D    BLS	L_main74
;BLEP_Click.c, 285 :: 		Blep_Disconnect();
0x1F36	0xF7FFFF0B  BL	_Blep_Disconnect+0
;BLEP_Click.c, 286 :: 		delay_ms(20);
0x1F3A	0xF24D0753  MOVW	R7, #53331
0x1F3E	0xF2C00700  MOVT	R7, #0
L_main75:
0x1F42	0x1E7F    SUBS	R7, R7, #1
0x1F44	0xD1FD    BNE	L_main75
0x1F46	0xBF00    NOP
0x1F48	0xBF00    NOP
0x1F4A	0xBF00    NOP
0x1F4C	0xBF00    NOP
0x1F4E	0xBF00    NOP
0x1F50	0xBF00    NOP
;BLEP_Click.c, 287 :: 		}
L_main74:
;BLEP_Click.c, 288 :: 		break;
0x1F52	0xE02B    B	L_main68
;BLEP_Click.c, 289 :: 		case ACI_EVT_CONNECTED:
L_main77:
;BLEP_Click.c, 290 :: 		CONN_STATE = 1;
0x1F54	0x2101    MOVS	R1, #1
0x1F56	0x481A    LDR	R0, [PC, #104]
0x1F58	0x7001    STRB	R1, [R0, #0]
;BLEP_Click.c, 291 :: 		LED_CONN = CONN_STATE;
0x1F5A	0x2101    MOVS	R1, #1
0x1F5C	0x4814    LDR	R0, [PC, #80]
0x1F5E	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 292 :: 		Send_GPS_Data(24);
0x1F60	0x2018    MOVS	R0, #24
0x1F62	0xF7FFFF0D  BL	_Send_GPS_Data+0
;BLEP_Click.c, 293 :: 		break;
0x1F66	0xE021    B	L_main68
;BLEP_Click.c, 294 :: 		case ACI_EVT_DISCONNECTED:
L_main78:
;BLEP_Click.c, 295 :: 		CONN_STATE = 0;
0x1F68	0x2100    MOVS	R1, #0
0x1F6A	0x4815    LDR	R0, [PC, #84]
0x1F6C	0x7001    STRB	R1, [R0, #0]
;BLEP_Click.c, 296 :: 		LED_CONN = CONN_STATE;
0x1F6E	0x2100    MOVS	R1, #0
0x1F70	0x480F    LDR	R0, [PC, #60]
0x1F72	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 297 :: 		Blep_Bond(0xB4, 0x20);
0x1F74	0x2120    MOVS	R1, #32
0x1F76	0x20B4    MOVS	R0, #180
0x1F78	0xF7FFFD00  BL	_Blep_Bond+0
;BLEP_Click.c, 298 :: 		break;
0x1F7C	0xE016    B	L_main68
;BLEP_Click.c, 299 :: 		case ACI_EVT_DATA_RECEIVED:
L_main79:
;BLEP_Click.c, 300 :: 		OnDataReceived();
0x1F7E	0xF7FFFC63  BL	_OnDataReceived+0
;BLEP_Click.c, 301 :: 		}
0x1F82	0xE013    B	L_main68
L_main67:
0x1F84	0x480B    LDR	R0, [PC, #44]
0x1F86	0x7800    LDRB	R0, [R0, #0]
0x1F88	0x2883    CMP	R0, #131
0x1F8A	0xD0C0    BEQ	L_main69
0x1F8C	0x4809    LDR	R0, [PC, #36]
0x1F8E	0x7800    LDRB	R0, [R0, #0]
0x1F90	0x2884    CMP	R0, #132
0x1F92	0xD0CC    BEQ	L_main73
0x1F94	0x4807    LDR	R0, [PC, #28]
0x1F96	0x7800    LDRB	R0, [R0, #0]
0x1F98	0x2885    CMP	R0, #133
0x1F9A	0xD0DB    BEQ	L_main77
0x1F9C	0x4805    LDR	R0, [PC, #20]
0x1F9E	0x7800    LDRB	R0, [R0, #0]
0x1FA0	0x2886    CMP	R0, #134
0x1FA2	0xD0E1    BEQ	L_main78
0x1FA4	0x4803    LDR	R0, [PC, #12]
0x1FA6	0x7800    LDRB	R0, [R0, #0]
0x1FA8	0x288C    CMP	R0, #140
0x1FAA	0xD0E8    BEQ	L_main79
L_main68:
;BLEP_Click.c, 303 :: 		}
0x1FAC	0xE7A2    B	L_main65
;BLEP_Click.c, 305 :: 		}
L_end_main:
L__main_end_loop:
0x1FAE	0xE7FE    B	L__main_end_loop
0x1FB0	0x82BC4241  	GPIOD_ODR+0
0x1FB4	0x01AB2000  	_NEW_EVT+0
0x1FB8	0x01E92000  	_EVT_STATUS+0
0x1FBC	0x04EE2000  	_EVT_OPCODE+0
0x1FC0	0x00892000  	_CONN_STATE+0
; end of _main
_Init_MCU:
;BLEP_Click.c, 73 :: 		void Init_MCU() {
0x1AB0	0xB081    SUB	SP, SP, #4
0x1AB2	0xF8CDE000  STR	LR, [SP, #0]
;BLEP_Click.c, 78 :: 		GPIO_Digital_Input (&GPIOA_BASE, _GPIO_PINMASK_0); // configure PORTA pins as input
0x1AB6	0xF2400101  MOVW	R1, #1
0x1ABA	0x4889    LDR	R0, [PC, #548]
0x1ABC	0xF7FFFE28  BL	_GPIO_Digital_Input+0
;BLEP_Click.c, 79 :: 		GPIO_Alternate_Function_Enable(&_GPIO_MODULE_USART2_PA23);
0x1AC0	0x4888    LDR	R0, [PC, #544]
0x1AC2	0xF7FFFE31  BL	_GPIO_Alternate_Function_Enable+0
;BLEP_Click.c, 81 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_6);                             // Set PD6 (RST) as digital output
0x1AC6	0xF2400140  MOVW	R1, #64
0x1ACA	0x4887    LDR	R0, [PC, #540]
0x1ACC	0xF7FFFE50  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 82 :: 		GPIO_Digital_Input(&GPIOB_IDR, _GPIO_PINMASK_0);                              // Set PB0(ACT) as digital input ChangedAA
0x1AD0	0xF2400101  MOVW	R1, #1
0x1AD4	0x4885    LDR	R0, [PC, #532]
0x1AD6	0xF7FFFE1B  BL	_GPIO_Digital_Input+0
;BLEP_Click.c, 83 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_7);                             // Set PD7 (REQ) as digital output
0x1ADA	0xF2400180  MOVW	R1, #128
0x1ADE	0x4882    LDR	R0, [PC, #520]
0x1AE0	0xF7FFFE46  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 84 :: 		GPIO_Digital_Input(&GPIOC_IDR, _GPIO_PINMASK_11);                             // Set PC11 (RDY) as digital input
0x1AE4	0xF6400100  MOVW	R1, #2048
0x1AE8	0x4881    LDR	R0, [PC, #516]
0x1AEA	0xF7FFFE11  BL	_GPIO_Digital_Input+0
;BLEP_Click.c, 85 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_15);                           // Set PA0 (CONN)
0x1AEE	0xF2480100  MOVW	R1, #32768
0x1AF2	0x4880    LDR	R0, [PC, #512]
0x1AF4	0xF7FFFE3C  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 86 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_12);                            // LED GREEN
0x1AF8	0xF2410100  MOVW	R1, #4096
0x1AFC	0x487A    LDR	R0, [PC, #488]
0x1AFE	0xF7FFFE37  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 87 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_13);                            // LED ORANGE
0x1B02	0xF2420100  MOVW	R1, #8192
0x1B06	0x4878    LDR	R0, [PC, #480]
0x1B08	0xF7FFFE32  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 88 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_14);                            // LED RED
0x1B0C	0xF2440100  MOVW	R1, #16384
0x1B10	0x4875    LDR	R0, [PC, #468]
0x1B12	0xF7FFFE2D  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 89 :: 		GPIO_Digital_Output(&GPIOC_IDR, _GPIO_PINMASK_5);                             // GSM_STAT
0x1B16	0xF2400120  MOVW	R1, #32
0x1B1A	0x4875    LDR	R0, [PC, #468]
0x1B1C	0xF7FFFE28  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 90 :: 		GPIO_Digital_Output(&GPIOE_ODR, _GPIO_PINMASK_4);                             // GSM_RST
0x1B20	0xF2400110  MOVW	R1, #16
0x1B24	0x4874    LDR	R0, [PC, #464]
0x1B26	0xF7FFFE23  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 91 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_1);                             // GSM_PWRKEY
0x1B2A	0xF2400102  MOVW	R1, #2
0x1B2E	0x4873    LDR	R0, [PC, #460]
0x1B30	0xF7FFFE1E  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 92 :: 		GPIO_Digital_Output(&GPIOE_ODR, _GPIO_PINMASK_10);                             // GPS_RST
0x1B34	0xF2404100  MOVW	R1, #1024
0x1B38	0x486F    LDR	R0, [PC, #444]
0x1B3A	0xF7FFFE19  BL	_GPIO_Digital_Output+0
;BLEP_Click.c, 94 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV16, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_LSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI3_PB345);
0x1B3E	0x4A70    LDR	R2, [PC, #448]
0x1B40	0xF2403184  MOVW	R1, #900
0x1B44	0x2003    MOVS	R0, #3
0x1B46	0xF7FFFE21  BL	_SPI3_Init_Advanced+0
;BLEP_Click.c, 95 :: 		UART2_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PA23);
0x1B4A	0x4866    LDR	R0, [PC, #408]
0x1B4C	0xB401    PUSH	(R0)
0x1B4E	0xF2400300  MOVW	R3, #0
0x1B52	0xF2400200  MOVW	R2, #0
0x1B56	0xF2400100  MOVW	R1, #0
0x1B5A	0xF2425080  MOVW	R0, #9600
0x1B5E	0xF7FFFDC3  BL	_UART2_Init_Advanced+0
0x1B62	0xB001    ADD	SP, SP, #4
;BLEP_Click.c, 97 :: 		UART3_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PB10_11);
0x1B64	0x4867    LDR	R0, [PC, #412]
0x1B66	0xB401    PUSH	(R0)
0x1B68	0xF2400300  MOVW	R3, #0
0x1B6C	0xF2400200  MOVW	R2, #0
0x1B70	0xF2400100  MOVW	R1, #0
0x1B74	0xF2425080  MOVW	R0, #9600
0x1B78	0xF7FFFCD0  BL	_UART3_Init_Advanced+0
0x1B7C	0xB001    ADD	SP, SP, #4
;BLEP_Click.c, 98 :: 		Delay_ms(100);
0x1B7E	0xF24117A9  MOVW	R7, #4521
0x1B82	0xF2C00704  MOVT	R7, #4
0x1B86	0xBF00    NOP
0x1B88	0xBF00    NOP
L_Init_MCU5:
0x1B8A	0x1E7F    SUBS	R7, R7, #1
0x1B8C	0xD1FD    BNE	L_Init_MCU5
0x1B8E	0xBF00    NOP
0x1B90	0xBF00    NOP
;BLEP_Click.c, 99 :: 		USART3_CR1bits.RXNEIE = 1;       // enable uart rx interrupt
0x1B92	0x2101    MOVS	R1, #1
0x1B94	0xB249    SXTB	R1, R1
0x1B96	0x485C    LDR	R0, [PC, #368]
0x1B98	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 100 :: 		NVIC_IntEnable(IVT_INT_USART3);  // enable interrupt vector
0x1B9A	0xF2400037  MOVW	R0, #55
0x1B9E	0xF7FFFCD1  BL	_NVIC_IntEnable+0
;BLEP_Click.c, 101 :: 		Delay_ms(100);                        // Wait for UART module to stabilize
0x1BA2	0xF24117A9  MOVW	R7, #4521
0x1BA6	0xF2C00704  MOVT	R7, #4
L_Init_MCU7:
0x1BAA	0x1E7F    SUBS	R7, R7, #1
0x1BAC	0xD1FD    BNE	L_Init_MCU7
0x1BAE	0xBF00    NOP
0x1BB0	0xBF00    NOP
0x1BB2	0xBF00    NOP
0x1BB4	0xBF00    NOP
;BLEP_Click.c, 103 :: 		UART6_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART6_PC67 );
0x1BB6	0x4855    LDR	R0, [PC, #340]
0x1BB8	0xB401    PUSH	(R0)
0x1BBA	0xF2400300  MOVW	R3, #0
0x1BBE	0xF2400200  MOVW	R2, #0
0x1BC2	0xF2400100  MOVW	R1, #0
0x1BC6	0xF2425080  MOVW	R0, #9600
0x1BCA	0xF7FFFD79  BL	_UART6_Init_Advanced+0
0x1BCE	0xB001    ADD	SP, SP, #4
;BLEP_Click.c, 104 :: 		Delay_ms(100);
0x1BD0	0xF24117A9  MOVW	R7, #4521
0x1BD4	0xF2C00704  MOVT	R7, #4
L_Init_MCU9:
0x1BD8	0x1E7F    SUBS	R7, R7, #1
0x1BDA	0xD1FD    BNE	L_Init_MCU9
0x1BDC	0xBF00    NOP
0x1BDE	0xBF00    NOP
0x1BE0	0xBF00    NOP
0x1BE2	0xBF00    NOP
;BLEP_Click.c, 109 :: 		NVIC_SYSTICKRVR = 8000000;     //10ms
0x1BE4	0x494A    LDR	R1, [PC, #296]
0x1BE6	0x484B    LDR	R0, [PC, #300]
0x1BE8	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 113 :: 		NVIC_SYSTICKCVR = 0; // Set Curent Value Register
0x1BEA	0x2100    MOVS	R1, #0
0x1BEC	0x484A    LDR	R0, [PC, #296]
0x1BEE	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 115 :: 		NVIC_SYSTICKCSR.B0 = 1; // SysTick Timer Enable
0x1BF0	0x2201    MOVS	R2, #1
0x1BF2	0xB252    SXTB	R2, R2
0x1BF4	0x4949    LDR	R1, [PC, #292]
0x1BF6	0x6808    LDR	R0, [R1, #0]
0x1BF8	0xF3620000  BFI	R0, R2, #0, #1
0x1BFC	0x6008    STR	R0, [R1, #0]
;BLEP_Click.c, 116 :: 		NVIC_SYSTICKCSR.B1 = 1; // Enable SysTick Interrupt generation
0x1BFE	0x4947    LDR	R1, [PC, #284]
0x1C00	0x6808    LDR	R0, [R1, #0]
0x1C02	0xF3620041  BFI	R0, R2, #1, #1
0x1C06	0x6008    STR	R0, [R1, #0]
;BLEP_Click.c, 117 :: 		NVIC_SYSTICKCSR.B2 = 1; // Use processor free runing clock
0x1C08	0x4944    LDR	R1, [PC, #272]
0x1C0A	0x6808    LDR	R0, [R1, #0]
0x1C0C	0xF3620082  BFI	R0, R2, #2, #1
0x1C10	0x6008    STR	R0, [R1, #0]
;BLEP_Click.c, 119 :: 		NVIC_SetIntPriority(IVT_INT_SysTick, _NVIC_INT_PRIORITY_LVL4);
0x1C12	0x2104    MOVS	R1, #4
0x1C14	0x200F    MOVS	R0, #15
0x1C16	0xF7FFFCF3  BL	_NVIC_SetIntPriority+0
;BLEP_Click.c, 121 :: 		NVIC_SetIntPriority(IVT_INT_USART3, _NVIC_INT_PRIORITY_LVL0);
0x1C1A	0x2100    MOVS	R1, #0
0x1C1C	0x2037    MOVS	R0, #55
0x1C1E	0xF7FFFCEF  BL	_NVIC_SetIntPriority+0
;BLEP_Click.c, 123 :: 		Blep_RST = 0;
0x1C22	0x2000    MOVS	R0, #0
0x1C24	0xB240    SXTB	R0, R0
0x1C26	0x4A3E    LDR	R2, [PC, #248]
0x1C28	0x6010    STR	R0, [R2, #0]
;BLEP_Click.c, 124 :: 		Blep_REQ = 1;
0x1C2A	0x2101    MOVS	R1, #1
0x1C2C	0xB249    SXTB	R1, R1
0x1C2E	0x483D    LDR	R0, [PC, #244]
0x1C30	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 125 :: 		Blep_RST = 1;
0x1C32	0x6011    STR	R1, [R2, #0]
;BLEP_Click.c, 126 :: 		Delay_ms(100);
0x1C34	0xF24117A9  MOVW	R7, #4521
0x1C38	0xF2C00704  MOVT	R7, #4
0x1C3C	0xBF00    NOP
0x1C3E	0xBF00    NOP
L_Init_MCU11:
0x1C40	0x1E7F    SUBS	R7, R7, #1
0x1C42	0xD1FD    BNE	L_Init_MCU11
0x1C44	0xBF00    NOP
0x1C46	0xBF00    NOP
;BLEP_Click.c, 127 :: 		Blep_RST = 0;
0x1C48	0x2100    MOVS	R1, #0
0x1C4A	0xB249    SXTB	R1, R1
0x1C4C	0x4834    LDR	R0, [PC, #208]
0x1C4E	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 128 :: 		Delay_ms(100);
0x1C50	0xF24117A9  MOVW	R7, #4521
0x1C54	0xF2C00704  MOVT	R7, #4
L_Init_MCU13:
0x1C58	0x1E7F    SUBS	R7, R7, #1
0x1C5A	0xD1FD    BNE	L_Init_MCU13
0x1C5C	0xBF00    NOP
0x1C5E	0xBF00    NOP
0x1C60	0xBF00    NOP
0x1C62	0xBF00    NOP
;BLEP_Click.c, 129 :: 		Blep_RST = 1;
0x1C64	0x2101    MOVS	R1, #1
0x1C66	0xB249    SXTB	R1, R1
0x1C68	0x482D    LDR	R0, [PC, #180]
0x1C6A	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 130 :: 		GSM_RST = 0;
0x1C6C	0x2100    MOVS	R1, #0
0x1C6E	0xB249    SXTB	R1, R1
0x1C70	0x482D    LDR	R0, [PC, #180]
0x1C72	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 132 :: 		Delay_ms(200);
0x1C74	0xF2423753  MOVW	R7, #9043
0x1C78	0xF2C00708  MOVT	R7, #8
0x1C7C	0xBF00    NOP
0x1C7E	0xBF00    NOP
L_Init_MCU15:
0x1C80	0x1E7F    SUBS	R7, R7, #1
0x1C82	0xD1FD    BNE	L_Init_MCU15
0x1C84	0xBF00    NOP
0x1C86	0xBF00    NOP
0x1C88	0xBF00    NOP
0x1C8A	0xBF00    NOP
;BLEP_Click.c, 133 :: 		GSM_PWRKEY = 1;
0x1C8C	0x2101    MOVS	R1, #1
0x1C8E	0xB249    SXTB	R1, R1
0x1C90	0x4826    LDR	R0, [PC, #152]
0x1C92	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 134 :: 		Delay_ms(2000);
0x1C94	0xF2461753  MOVW	R7, #24915
0x1C98	0xF2C00751  MOVT	R7, #81
0x1C9C	0xBF00    NOP
0x1C9E	0xBF00    NOP
L_Init_MCU17:
0x1CA0	0x1E7F    SUBS	R7, R7, #1
0x1CA2	0xD1FD    BNE	L_Init_MCU17
0x1CA4	0xBF00    NOP
0x1CA6	0xBF00    NOP
0x1CA8	0xBF00    NOP
0x1CAA	0xBF00    NOP
;BLEP_Click.c, 135 :: 		GSM_PWRKEY = 0;
0x1CAC	0x2100    MOVS	R1, #0
0x1CAE	0xB249    SXTB	R1, R1
0x1CB0	0x481E    LDR	R0, [PC, #120]
0x1CB2	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 137 :: 		wait();
0x1CB4	0xF7FFFCE4  BL	_wait+0
;BLEP_Click.c, 138 :: 		wait();
0x1CB8	0xF7FFFCE2  BL	_wait+0
;BLEP_Click.c, 139 :: 		wait();
0x1CBC	0xF7FFFCE0  BL	_wait+0
;BLEP_Click.c, 140 :: 		wait();
0x1CC0	0xF7FFFCDE  BL	_wait+0
;BLEP_Click.c, 142 :: 		LED_GRN = 1;
0x1CC4	0x2101    MOVS	R1, #1
0x1CC6	0xB249    SXTB	R1, R1
0x1CC8	0x4819    LDR	R0, [PC, #100]
0x1CCA	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 143 :: 		UART_Set_Active(&UART3_Read, &UART3_Write, &UART3_Data_Ready, &UART3_Tx_Idle); // set UART3 active
0x1CCC	0x4B19    LDR	R3, [PC, #100]
0x1CCE	0x4A1A    LDR	R2, [PC, #104]
0x1CD0	0x491A    LDR	R1, [PC, #104]
0x1CD2	0x481B    LDR	R0, [PC, #108]
0x1CD4	0xF7FFFCE0  BL	_UART_Set_Active+0
;BLEP_Click.c, 144 :: 		}
L_end_Init_MCU:
0x1CD8	0xF8DDE000  LDR	LR, [SP, #0]
0x1CDC	0xB001    ADD	SP, SP, #4
0x1CDE	0x4770    BX	LR
0x1CE0	0x00004002  	GPIOA_BASE+0
0x1CE4	0x2B180000  	__GPIO_MODULE_USART2_PA23+0
0x1CE8	0x0C144002  	GPIOD_ODR+0
0x1CEC	0x04104002  	GPIOB_IDR+0
0x1CF0	0x08104002  	GPIOC_IDR+0
0x1CF4	0x0C004002  	GPIOD_BASE+0
0x1CF8	0x10144002  	GPIOE_ODR+0
0x1CFC	0x04144002  	GPIOB_ODR+0
0x1D00	0x2B840000  	__GPIO_MODULE_SPI3_PB345+0
0x1D04	0x2AAC0000  	__GPIO_MODULE_USART3_PB10_11+0
0x1D08	0x01944209  	USART3_CR1bits+0
0x1D0C	0x2A400000  	__GPIO_MODULE_USART6_PC67+0
0x1D10	0x1200007A  	#8000000
0x1D14	0xE014E000  	NVIC_SYSTICKRVR+0
0x1D18	0xE018E000  	NVIC_SYSTICKCVR+0
0x1D1C	0xE010E000  	NVIC_SYSTICKCSR+0
0x1D20	0x82984241  	GPIOD_ODR+0
0x1D24	0x829C4241  	GPIOD_ODR+0
0x1D28	0x02904242  	GPIOE_ODR+0
0x1D2C	0x82844240  	GPIOB_ODR+0
0x1D30	0x82B04241  	GPIOD_ODR+0
0x1D34	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1D38	0xFFFFFFFF  	_UART3_Data_Ready+0
0x1D3C	0xFFFFFFFF  	_UART3_Write+0
0x1D40	0x17E10000  	_UART3_Read+0
; end of _Init_MCU
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1710	0xB081    SUB	SP, SP, #4
0x1712	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x1716	0xF04F0242  MOV	R2, #66
0x171A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x171C	0xF7FFFB04  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x1720	0xF8DDE000  LDR	LR, [SP, #0]
0x1724	0xB001    ADD	SP, SP, #4
0x1726	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D28	0xB084    SUB	SP, SP, #16
0x0D2A	0xF8CDE000  STR	LR, [SP, #0]
0x0D2E	0xB28D    UXTH	R5, R1
0x0D30	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0D32	0x4B86    LDR	R3, [PC, #536]
0x0D34	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0D38	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0D3A	0x4618    MOV	R0, R3
0x0D3C	0xF7FFFE12  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0D40	0xF1B50FFF  CMP	R5, #255
0x0D44	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0D46	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0D48	0x4B81    LDR	R3, [PC, #516]
0x0D4A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0D4E	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0D50	0x4B80    LDR	R3, [PC, #512]
0x0D52	0x429E    CMP	R6, R3
0x0D54	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0D56	0xF2455355  MOVW	R3, #21845
0x0D5A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0D5E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0D60	0x1D3D    ADDS	R5, R7, #4
0x0D62	0x682C    LDR	R4, [R5, #0]
0x0D64	0xF06F03FF  MVN	R3, #255
0x0D68	0xEA040303  AND	R3, R4, R3, LSL #0
0x0D6C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0D6E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0D72	0x682C    LDR	R4, [R5, #0]
0x0D74	0xF64F73FF  MOVW	R3, #65535
0x0D78	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0D7C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0D7E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0D80	0x2E42    CMP	R6, #66
0x0D82	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0D84	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0D86	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0D88	0xF64F73FF  MOVW	R3, #65535
0x0D8C	0x429D    CMP	R5, R3
0x0D8E	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0D90	0x4B70    LDR	R3, [PC, #448]
0x0D92	0x429E    CMP	R6, R3
0x0D94	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0D96	0xF04F3355  MOV	R3, #1431655765
0x0D9A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0D9C	0x1D3C    ADDS	R4, R7, #4
0x0D9E	0x2300    MOVS	R3, #0
0x0DA0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0DA2	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0DA6	0xF04F33FF  MOV	R3, #-1
0x0DAA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0DAC	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0DAE	0x2E42    CMP	R6, #66
0x0DB0	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0DB2	0x2300    MOVS	R3, #0
0x0DB4	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0DB6	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0DB8	0xF0060301  AND	R3, R6, #1
0x0DBC	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0DBE	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0DC0	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0DC2	0xF0060308  AND	R3, R6, #8
0x0DC6	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0DC8	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0DCA	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0DCC	0xF0060304  AND	R3, R6, #4
0x0DD0	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0DD2	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0DD4	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0DD6	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0DD8	0xF4062301  AND	R3, R6, #528384
0x0DDC	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0DDE	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0DE0	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0DE2	0xF4066300  AND	R3, R6, #2048
0x0DE6	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0DE8	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0DEA	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0DEC	0xF4066380  AND	R3, R6, #1024
0x0DF0	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0DF2	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0DF4	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0DF6	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0DF8	0xF0060320  AND	R3, R6, #32
0x0DFC	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0DFE	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0E00	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0E02	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0E04	0xF4067380  AND	R3, R6, #256
0x0E08	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0E0A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0E0C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0E0E	0xF0060380  AND	R3, R6, #128
0x0E12	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0E14	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0E16	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0E18	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0E1A	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0E1E	0x9201    STR	R2, [SP, #4]
0x0E20	0xFA1FF985  UXTH	R9, R5
0x0E24	0x46B0    MOV	R8, R6
0x0E26	0x4606    MOV	R6, R0
0x0E28	0x4618    MOV	R0, R3
0x0E2A	0x460A    MOV	R2, R1
0x0E2C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0E2E	0xF1BA0F10  CMP	R10, #16
0x0E32	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0E36	0xF04F0301  MOV	R3, #1
0x0E3A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0E3E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0E42	0x42A3    CMP	R3, R4
0x0E44	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0E48	0xEA4F044A  LSL	R4, R10, #1
0x0E4C	0xF04F0303  MOV	R3, #3
0x0E50	0x40A3    LSLS	R3, R4
0x0E52	0x43DC    MVN	R4, R3
0x0E54	0x683B    LDR	R3, [R7, #0]
0x0E56	0x4023    ANDS	R3, R4
0x0E58	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0E5A	0xEA4F034A  LSL	R3, R10, #1
0x0E5E	0xFA06F403  LSL	R4, R6, R3
0x0E62	0x683B    LDR	R3, [R7, #0]
0x0E64	0x4323    ORRS	R3, R4
0x0E66	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0E68	0xF008030C  AND	R3, R8, #12
0x0E6C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0E6E	0xF2070508  ADDW	R5, R7, #8
0x0E72	0xEA4F044A  LSL	R4, R10, #1
0x0E76	0xF04F0303  MOV	R3, #3
0x0E7A	0x40A3    LSLS	R3, R4
0x0E7C	0x43DC    MVN	R4, R3
0x0E7E	0x682B    LDR	R3, [R5, #0]
0x0E80	0x4023    ANDS	R3, R4
0x0E82	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0E84	0xF2070508  ADDW	R5, R7, #8
0x0E88	0xEA4F034A  LSL	R3, R10, #1
0x0E8C	0xFA02F403  LSL	R4, R2, R3
0x0E90	0x682B    LDR	R3, [R5, #0]
0x0E92	0x4323    ORRS	R3, R4
0x0E94	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0E96	0x1D3D    ADDS	R5, R7, #4
0x0E98	0xFA1FF48A  UXTH	R4, R10
0x0E9C	0xF04F0301  MOV	R3, #1
0x0EA0	0x40A3    LSLS	R3, R4
0x0EA2	0x43DC    MVN	R4, R3
0x0EA4	0x682B    LDR	R3, [R5, #0]
0x0EA6	0x4023    ANDS	R3, R4
0x0EA8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0EAA	0x1D3D    ADDS	R5, R7, #4
0x0EAC	0xFA1FF48A  UXTH	R4, R10
0x0EB0	0xB28B    UXTH	R3, R1
0x0EB2	0xFA03F404  LSL	R4, R3, R4
0x0EB6	0xB2A4    UXTH	R4, R4
0x0EB8	0x682B    LDR	R3, [R5, #0]
0x0EBA	0x4323    ORRS	R3, R4
0x0EBC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0EBE	0xF207050C  ADDW	R5, R7, #12
0x0EC2	0xFA1FF38A  UXTH	R3, R10
0x0EC6	0x005C    LSLS	R4, R3, #1
0x0EC8	0xB2A4    UXTH	R4, R4
0x0ECA	0xF04F0303  MOV	R3, #3
0x0ECE	0x40A3    LSLS	R3, R4
0x0ED0	0x43DC    MVN	R4, R3
0x0ED2	0x682B    LDR	R3, [R5, #0]
0x0ED4	0x4023    ANDS	R3, R4
0x0ED6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0ED8	0xF207050C  ADDW	R5, R7, #12
0x0EDC	0xEA4F034A  LSL	R3, R10, #1
0x0EE0	0xFA00F403  LSL	R4, R0, R3
0x0EE4	0x682B    LDR	R3, [R5, #0]
0x0EE6	0x4323    ORRS	R3, R4
0x0EE8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0EEA	0xF0080308  AND	R3, R8, #8
0x0EEE	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0EF0	0xF4080370  AND	R3, R8, #15728640
0x0EF4	0x0D1B    LSRS	R3, R3, #20
0x0EF6	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0EFA	0xF1BA0F07  CMP	R10, #7
0x0EFE	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0F00	0xF2070324  ADDW	R3, R7, #36
0x0F04	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0F06	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0F0A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0F0C	0xF2070320  ADDW	R3, R7, #32
0x0F10	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0F12	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0F14	0x00AC    LSLS	R4, R5, #2
0x0F16	0xF04F030F  MOV	R3, #15
0x0F1A	0x40A3    LSLS	R3, R4
0x0F1C	0x43DC    MVN	R4, R3
0x0F1E	0x9B02    LDR	R3, [SP, #8]
0x0F20	0x681B    LDR	R3, [R3, #0]
0x0F22	0xEA030404  AND	R4, R3, R4, LSL #0
0x0F26	0x9B02    LDR	R3, [SP, #8]
0x0F28	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0F2A	0xF89D400C  LDRB	R4, [SP, #12]
0x0F2E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0F30	0x409C    LSLS	R4, R3
0x0F32	0x9B02    LDR	R3, [SP, #8]
0x0F34	0x681B    LDR	R3, [R3, #0]
0x0F36	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0F3A	0x9B02    LDR	R3, [SP, #8]
0x0F3C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0F3E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0F42	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0F44	0xF8DDE000  LDR	LR, [SP, #0]
0x0F48	0xB004    ADD	SP, SP, #16
0x0F4A	0x4770    BX	LR
0x0F4C	0xFC00FFFF  	#-1024
0x0F50	0x0000FFFF  	#-65536
0x0F54	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0964	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0966	0x491E    LDR	R1, [PC, #120]
0x0968	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x096C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x096E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0970	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0972	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0974	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0976	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0978	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x097A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x097C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x097E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0980	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0982	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0984	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0986	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0988	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x098A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x098C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x098E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0990	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x0992	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0996	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0998	0x4912    LDR	R1, [PC, #72]
0x099A	0x4288    CMP	R0, R1
0x099C	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x099E	0x4912    LDR	R1, [PC, #72]
0x09A0	0x4288    CMP	R0, R1
0x09A2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x09A4	0x4911    LDR	R1, [PC, #68]
0x09A6	0x4288    CMP	R0, R1
0x09A8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x09AA	0x4911    LDR	R1, [PC, #68]
0x09AC	0x4288    CMP	R0, R1
0x09AE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x09B0	0x4910    LDR	R1, [PC, #64]
0x09B2	0x4288    CMP	R0, R1
0x09B4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x09B6	0x4910    LDR	R1, [PC, #64]
0x09B8	0x4288    CMP	R0, R1
0x09BA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x09BC	0x490F    LDR	R1, [PC, #60]
0x09BE	0x4288    CMP	R0, R1
0x09C0	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x09C2	0x490F    LDR	R1, [PC, #60]
0x09C4	0x4288    CMP	R0, R1
0x09C6	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x09C8	0x490E    LDR	R1, [PC, #56]
0x09CA	0x4288    CMP	R0, R1
0x09CC	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x09CE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x09D0	0x490D    LDR	R1, [PC, #52]
0x09D2	0x6809    LDR	R1, [R1, #0]
0x09D4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x09D8	0x490B    LDR	R1, [PC, #44]
0x09DA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x09DC	0xB001    ADD	SP, SP, #4
0x09DE	0x4770    BX	LR
0x09E0	0xFC00FFFF  	#-1024
0x09E4	0x00004002  	#1073872896
0x09E8	0x04004002  	#1073873920
0x09EC	0x08004002  	#1073874944
0x09F0	0x0C004002  	#1073875968
0x09F4	0x10004002  	#1073876992
0x09F8	0x14004002  	#1073878016
0x09FC	0x18004002  	#1073879040
0x0A00	0x1C004002  	#1073880064
0x0A04	0x20004002  	#1073881088
0x0A08	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x1728	0xB083    SUB	SP, SP, #12
0x172A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x172E	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x1730	0x00A1    LSLS	R1, R4, #2
0x1732	0x1841    ADDS	R1, R0, R1
0x1734	0x6809    LDR	R1, [R1, #0]
0x1736	0xF1B13FFF  CMP	R1, #-1
0x173A	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x173C	0xF2000134  ADDW	R1, R0, #52
0x1740	0x00A3    LSLS	R3, R4, #2
0x1742	0x18C9    ADDS	R1, R1, R3
0x1744	0x6809    LDR	R1, [R1, #0]
0x1746	0x460A    MOV	R2, R1
0x1748	0x18C1    ADDS	R1, R0, R3
0x174A	0x6809    LDR	R1, [R1, #0]
0x174C	0x9001    STR	R0, [SP, #4]
0x174E	0xF8AD4008  STRH	R4, [SP, #8]
0x1752	0x4608    MOV	R0, R1
0x1754	0x4611    MOV	R1, R2
0x1756	0xF7FFFC45  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x175A	0xF8BD4008  LDRH	R4, [SP, #8]
0x175E	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x1760	0x1C64    ADDS	R4, R4, #1
0x1762	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x1764	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1766	0xF8DDE000  LDR	LR, [SP, #0]
0x176A	0xB003    ADD	SP, SP, #12
0x176C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0FE4	0xB083    SUB	SP, SP, #12
0x0FE6	0xF8CDE000  STR	LR, [SP, #0]
0x0FEA	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0FEC	0xF00403FF  AND	R3, R4, #255
0x0FF0	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0FF2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0FF4	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0FF8	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0FFA	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0FFC	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x1000	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x1002	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x1004	0x4A2D    LDR	R2, [PC, #180]
0x1006	0x9202    STR	R2, [SP, #8]
0x1008	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x100A	0x4A2D    LDR	R2, [PC, #180]
0x100C	0x9202    STR	R2, [SP, #8]
0x100E	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x1010	0x4A2C    LDR	R2, [PC, #176]
0x1012	0x9202    STR	R2, [SP, #8]
0x1014	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x1016	0x4A2C    LDR	R2, [PC, #176]
0x1018	0x9202    STR	R2, [SP, #8]
0x101A	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x101C	0x4A2B    LDR	R2, [PC, #172]
0x101E	0x9202    STR	R2, [SP, #8]
0x1020	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x1022	0x4A2B    LDR	R2, [PC, #172]
0x1024	0x9202    STR	R2, [SP, #8]
0x1026	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x1028	0x4A2A    LDR	R2, [PC, #168]
0x102A	0x9202    STR	R2, [SP, #8]
0x102C	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x102E	0x4A2A    LDR	R2, [PC, #168]
0x1030	0x9202    STR	R2, [SP, #8]
0x1032	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x1034	0x4A29    LDR	R2, [PC, #164]
0x1036	0x9202    STR	R2, [SP, #8]
0x1038	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x103A	0x2800    CMP	R0, #0
0x103C	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x103E	0x2801    CMP	R0, #1
0x1040	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x1042	0x2802    CMP	R0, #2
0x1044	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x1046	0x2803    CMP	R0, #3
0x1048	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x104A	0x2804    CMP	R0, #4
0x104C	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x104E	0x2805    CMP	R0, #5
0x1050	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x1052	0x2806    CMP	R0, #6
0x1054	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x1056	0x2807    CMP	R0, #7
0x1058	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x105A	0x2808    CMP	R0, #8
0x105C	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x105E	0x2201    MOVS	R2, #1
0x1060	0xB212    SXTH	R2, R2
0x1062	0xFA02F20C  LSL	R2, R2, R12
0x1066	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x106A	0x9802    LDR	R0, [SP, #8]
0x106C	0x460A    MOV	R2, R1
0x106E	0xF8BD1004  LDRH	R1, [SP, #4]
0x1072	0xF7FFFE59  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x1076	0x9A02    LDR	R2, [SP, #8]
0x1078	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x107C	0xF1BC0F07  CMP	R12, #7
0x1080	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x1082	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x1084	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x1086	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x108A	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x108C	0x9101    STR	R1, [SP, #4]
0x108E	0x4601    MOV	R1, R0
0x1090	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x1092	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x1094	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x1096	0x0083    LSLS	R3, R0, #2
0x1098	0xF04F020F  MOV	R2, #15
0x109C	0x409A    LSLS	R2, R3
0x109E	0x43D3    MVN	R3, R2
0x10A0	0x680A    LDR	R2, [R1, #0]
0x10A2	0x401A    ANDS	R2, R3
0x10A4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x10A6	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x10A8	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x10AC	0x680A    LDR	R2, [R1, #0]
0x10AE	0x431A    ORRS	R2, R3
0x10B0	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x10B2	0xF8DDE000  LDR	LR, [SP, #0]
0x10B6	0xB003    ADD	SP, SP, #12
0x10B8	0x4770    BX	LR
0x10BA	0xBF00    NOP
0x10BC	0x00004002  	#1073872896
0x10C0	0x04004002  	#1073873920
0x10C4	0x08004002  	#1073874944
0x10C8	0x0C004002  	#1073875968
0x10CC	0x10004002  	#1073876992
0x10D0	0x14004002  	#1073878016
0x10D4	0x18004002  	#1073879040
0x10D8	0x1C004002  	#1073880064
0x10DC	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1770	0xB081    SUB	SP, SP, #4
0x1772	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x1776	0x4A04    LDR	R2, [PC, #16]
0x1778	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x177A	0xF7FFFAD5  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x177E	0xF8DDE000  LDR	LR, [SP, #0]
0x1782	0xB001    ADD	SP, SP, #4
0x1784	0x4770    BX	LR
0x1786	0xBF00    NOP
0x1788	0x00140008  	#524308
; end of _GPIO_Digital_Output
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x178C	0xB083    SUB	SP, SP, #12
0x178E	0xF8CDE000  STR	LR, [SP, #0]
0x1792	0xF88D0004  STRB	R0, [SP, #4]
0x1796	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x1798	0x4C0B    LDR	R4, [PC, #44]
0x179A	0x4B0C    LDR	R3, [PC, #48]
0x179C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x179E	0x4C0C    LDR	R4, [PC, #48]
0x17A0	0x4B0C    LDR	R3, [PC, #48]
0x17A2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x17A4	0x2401    MOVS	R4, #1
0x17A6	0xB264    SXTB	R4, R4
0x17A8	0x4B0B    LDR	R3, [PC, #44]
0x17AA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x17AC	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x17AE	0xF7FFFFBB  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x17B2	0x9A02    LDR	R2, [SP, #8]
0x17B4	0xF89D1004  LDRB	R1, [SP, #4]
0x17B8	0x4808    LDR	R0, [PC, #32]
0x17BA	0xF7FFF933  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x17BE	0xF8DDE000  LDR	LR, [SP, #0]
0x17C2	0xB003    ADD	SP, SP, #12
0x17C4	0x4770    BX	LR
0x17C6	0xBF00    NOP
0x17C8	0x04490000  	_SPI3_Read+0
0x17CC	0x04F42000  	_SPI_Rd_Ptr+0
0x17D0	0xFFFFFFFF  	_SPI3_Write+0
0x17D4	0x04F82000  	_SPI_Wr_Ptr+0
0x17D8	0x083C4247  	RCC_APB1ENR+0
0x17DC	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0A24	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x0A26	0x2300    MOVS	R3, #0
0x0A28	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0A2A	0x00CB    LSLS	R3, R1, #3
0x0A2C	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0A2E	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0A32	0x6804    LDR	R4, [R0, #0]
0x0A34	0xB29B    UXTH	R3, R3
0x0A36	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0A3A	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0A3C	0x1D05    ADDS	R5, R0, #4
0x0A3E	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0A40	0x461C    MOV	R4, R3
0x0A42	0x682B    LDR	R3, [R5, #0]
0x0A44	0xF3640382  BFI	R3, R4, #2, #1
0x0A48	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x0A4A	0xF200051C  ADDW	R5, R0, #28
0x0A4E	0x2400    MOVS	R4, #0
0x0A50	0x682B    LDR	R3, [R5, #0]
0x0A52	0xF36423CB  BFI	R3, R4, #11, #1
0x0A56	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0A58	0x2401    MOVS	R4, #1
0x0A5A	0x6803    LDR	R3, [R0, #0]
0x0A5C	0xF3641386  BFI	R3, R4, #6, #1
0x0A60	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0A62	0xB001    ADD	SP, SP, #4
0x0A64	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_UART2_Init_Advanced:
;__Lib_UART_123_45_6.c, 410 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x16E8	0xB081    SUB	SP, SP, #4
0x16EA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x16EE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 412 :: 		
0x16F0	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x16F2	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x16F4	0xB408    PUSH	(R3)
0x16F6	0xB293    UXTH	R3, R2
0x16F8	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x16FA	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x16FC	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x16FE	0xF7FFF9B3  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x1702	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 413 :: 		
L_end_UART2_Init_Advanced:
0x1704	0xF8DDE000  LDR	LR, [SP, #0]
0x1708	0xB001    ADD	SP, SP, #4
0x170A	0x4770    BX	LR
0x170C	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A68	0xB08B    SUB	SP, SP, #44
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
0x0A6E	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0A70	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0A74	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0A76	0xAC06    ADD	R4, SP, #24
0x0A78	0xF8AD3004  STRH	R3, [SP, #4]
0x0A7C	0xF8AD2008  STRH	R2, [SP, #8]
0x0A80	0x9103    STR	R1, [SP, #12]
0x0A82	0x9004    STR	R0, [SP, #16]
0x0A84	0x4620    MOV	R0, R4
0x0A86	0xF7FFFF11  BL	_RCC_GetClocksFrequency+0
0x0A8A	0x9804    LDR	R0, [SP, #16]
0x0A8C	0x9903    LDR	R1, [SP, #12]
0x0A8E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A92	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0A96	0x4C71    LDR	R4, [PC, #452]
0x0A98	0x42A0    CMP	R0, R4
0x0A9A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0A9C	0x2501    MOVS	R5, #1
0x0A9E	0xB26D    SXTB	R5, R5
0x0AA0	0x4C6F    LDR	R4, [PC, #444]
0x0AA2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0AA4	0x4D6F    LDR	R5, [PC, #444]
0x0AA6	0x4C70    LDR	R4, [PC, #448]
0x0AA8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0AAA	0x4D70    LDR	R5, [PC, #448]
0x0AAC	0x4C70    LDR	R4, [PC, #448]
0x0AAE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0AB0	0x4D70    LDR	R5, [PC, #448]
0x0AB2	0x4C71    LDR	R4, [PC, #452]
0x0AB4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0AB6	0x4D71    LDR	R5, [PC, #452]
0x0AB8	0x4C71    LDR	R4, [PC, #452]
0x0ABA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0ABC	0x9C09    LDR	R4, [SP, #36]
0x0ABE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0AC0	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0AC2	0x4C70    LDR	R4, [PC, #448]
0x0AC4	0x42A0    CMP	R0, R4
0x0AC6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0AC8	0x2501    MOVS	R5, #1
0x0ACA	0xB26D    SXTB	R5, R5
0x0ACC	0x4C6E    LDR	R4, [PC, #440]
0x0ACE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0AD0	0x4D6E    LDR	R5, [PC, #440]
0x0AD2	0x4C65    LDR	R4, [PC, #404]
0x0AD4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0AD6	0x4D6E    LDR	R5, [PC, #440]
0x0AD8	0x4C65    LDR	R4, [PC, #404]
0x0ADA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0ADC	0x4D6D    LDR	R5, [PC, #436]
0x0ADE	0x4C66    LDR	R4, [PC, #408]
0x0AE0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0AE2	0x4D6D    LDR	R5, [PC, #436]
0x0AE4	0x4C66    LDR	R4, [PC, #408]
0x0AE6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0AE8	0x9C08    LDR	R4, [SP, #32]
0x0AEA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0AEC	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0AEE	0x4C6B    LDR	R4, [PC, #428]
0x0AF0	0x42A0    CMP	R0, R4
0x0AF2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0AF4	0x2501    MOVS	R5, #1
0x0AF6	0xB26D    SXTB	R5, R5
0x0AF8	0x4C69    LDR	R4, [PC, #420]
0x0AFA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0AFC	0x4D69    LDR	R5, [PC, #420]
0x0AFE	0x4C5A    LDR	R4, [PC, #360]
0x0B00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x0B02	0x4D69    LDR	R5, [PC, #420]
0x0B04	0x4C5A    LDR	R4, [PC, #360]
0x0B06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0B08	0x4D68    LDR	R5, [PC, #416]
0x0B0A	0x4C5B    LDR	R4, [PC, #364]
0x0B0C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0B0E	0x4D68    LDR	R5, [PC, #416]
0x0B10	0x4C5B    LDR	R4, [PC, #364]
0x0B12	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0B14	0x9C08    LDR	R4, [SP, #32]
0x0B16	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0B18	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0B1A	0x4C66    LDR	R4, [PC, #408]
0x0B1C	0x42A0    CMP	R0, R4
0x0B1E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0B20	0x2501    MOVS	R5, #1
0x0B22	0xB26D    SXTB	R5, R5
0x0B24	0x4C64    LDR	R4, [PC, #400]
0x0B26	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0B28	0x4D64    LDR	R5, [PC, #400]
0x0B2A	0x4C4F    LDR	R4, [PC, #316]
0x0B2C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0B2E	0x4D64    LDR	R5, [PC, #400]
0x0B30	0x4C4F    LDR	R4, [PC, #316]
0x0B32	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0B34	0x4D63    LDR	R5, [PC, #396]
0x0B36	0x4C50    LDR	R4, [PC, #320]
0x0B38	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0B3A	0x4D63    LDR	R5, [PC, #396]
0x0B3C	0x4C50    LDR	R4, [PC, #320]
0x0B3E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0B40	0x9C08    LDR	R4, [SP, #32]
0x0B42	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0B44	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0B46	0x4C61    LDR	R4, [PC, #388]
0x0B48	0x42A0    CMP	R0, R4
0x0B4A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0B4C	0x2501    MOVS	R5, #1
0x0B4E	0xB26D    SXTB	R5, R5
0x0B50	0x4C5F    LDR	R4, [PC, #380]
0x0B52	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0B54	0x4D5F    LDR	R5, [PC, #380]
0x0B56	0x4C44    LDR	R4, [PC, #272]
0x0B58	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0B5A	0x4D5F    LDR	R5, [PC, #380]
0x0B5C	0x4C44    LDR	R4, [PC, #272]
0x0B5E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0B60	0x4D5E    LDR	R5, [PC, #376]
0x0B62	0x4C45    LDR	R4, [PC, #276]
0x0B64	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0B66	0x4D5E    LDR	R5, [PC, #376]
0x0B68	0x4C45    LDR	R4, [PC, #276]
0x0B6A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0B6C	0x9C08    LDR	R4, [SP, #32]
0x0B6E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0B70	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0B72	0x4C5C    LDR	R4, [PC, #368]
0x0B74	0x42A0    CMP	R0, R4
0x0B76	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0B78	0x2501    MOVS	R5, #1
0x0B7A	0xB26D    SXTB	R5, R5
0x0B7C	0x4C5A    LDR	R4, [PC, #360]
0x0B7E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0B80	0x4D5A    LDR	R5, [PC, #360]
0x0B82	0x4C39    LDR	R4, [PC, #228]
0x0B84	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0B86	0x4D5A    LDR	R5, [PC, #360]
0x0B88	0x4C39    LDR	R4, [PC, #228]
0x0B8A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0B8C	0x4D59    LDR	R5, [PC, #356]
0x0B8E	0x4C3A    LDR	R4, [PC, #232]
0x0B90	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0B92	0x4D59    LDR	R5, [PC, #356]
0x0B94	0x4C3A    LDR	R4, [PC, #232]
0x0B96	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0B98	0x9C09    LDR	R4, [SP, #36]
0x0B9A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0B9C	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0BA0	0xF8AD2008  STRH	R2, [SP, #8]
0x0BA4	0x9103    STR	R1, [SP, #12]
0x0BA6	0x9004    STR	R0, [SP, #16]
0x0BA8	0x4630    MOV	R0, R6
0x0BAA	0xF000FDBD  BL	_GPIO_Alternate_Function_Enable+0
0x0BAE	0x9804    LDR	R0, [SP, #16]
0x0BB0	0x9903    LDR	R1, [SP, #12]
0x0BB2	0xF8BD2008  LDRH	R2, [SP, #8]
0x0BB6	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0BBA	0xF2000510  ADDW	R5, R0, #16
0x0BBE	0x2400    MOVS	R4, #0
0x0BC0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0BC2	0xF2000510  ADDW	R5, R0, #16
0x0BC6	0x682C    LDR	R4, [R5, #0]
0x0BC8	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0BCA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0BCC	0xF200050C  ADDW	R5, R0, #12
0x0BD0	0x2400    MOVS	R4, #0
0x0BD2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0BD4	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0BD6	0xF4426280  ORR	R2, R2, #1024
0x0BDA	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0BDC	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0BDE	0xF200050C  ADDW	R5, R0, #12
0x0BE2	0x682C    LDR	R4, [R5, #0]
0x0BE4	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0BE6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0BE8	0xF200060C  ADDW	R6, R0, #12
0x0BEC	0x2501    MOVS	R5, #1
0x0BEE	0x6834    LDR	R4, [R6, #0]
0x0BF0	0xF365344D  BFI	R4, R5, #13, #1
0x0BF4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0BF6	0xF200060C  ADDW	R6, R0, #12
0x0BFA	0x2501    MOVS	R5, #1
0x0BFC	0x6834    LDR	R4, [R6, #0]
0x0BFE	0xF36504C3  BFI	R4, R5, #3, #1
0x0C02	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0C04	0xF200060C  ADDW	R6, R0, #12
0x0C08	0x2501    MOVS	R5, #1
0x0C0A	0x6834    LDR	R4, [R6, #0]
0x0C0C	0xF3650482  BFI	R4, R5, #2, #1
0x0C10	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0C12	0xF2000514  ADDW	R5, R0, #20
0x0C16	0x2400    MOVS	R4, #0
0x0C18	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0C1A	0x9D05    LDR	R5, [SP, #20]
0x0C1C	0x2419    MOVS	R4, #25
0x0C1E	0x4365    MULS	R5, R4, R5
0x0C20	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0C22	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0C26	0x2464    MOVS	R4, #100
0x0C28	0xFBB7F4F4  UDIV	R4, R7, R4
0x0C2C	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0C2E	0x0935    LSRS	R5, R6, #4
0x0C30	0x2464    MOVS	R4, #100
0x0C32	0x436C    MULS	R4, R5, R4
0x0C34	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0C36	0x0124    LSLS	R4, R4, #4
0x0C38	0xF2040532  ADDW	R5, R4, #50
0x0C3C	0x2464    MOVS	R4, #100
0x0C3E	0xFBB5F4F4  UDIV	R4, R5, R4
0x0C42	0xF004040F  AND	R4, R4, #15
0x0C46	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0C4A	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0C4E	0xB2A4    UXTH	R4, R4
0x0C50	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0C52	0xF8DDE000  LDR	LR, [SP, #0]
0x0C56	0xB00B    ADD	SP, SP, #44
0x0C58	0x4770    BX	LR
0x0C5A	0xBF00    NOP
0x0C5C	0x10004001  	USART1_SR+0
0x0C60	0x08904247  	RCC_APB2ENR+0
0x0C64	0xFFFFFFFF  	_UART1_Write+0
0x0C68	0x05042000  	_UART_Wr_Ptr+0
0x0C6C	0xFFFFFFFF  	_UART1_Read+0
0x0C70	0x05002000  	_UART_Rd_Ptr+0
0x0C74	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0C78	0x05082000  	_UART_Rdy_Ptr+0
0x0C7C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0C80	0x050C2000  	_UART_Tx_Idle_Ptr+0
0x0C84	0x44004000  	USART2_SR+0
0x0C88	0x08444247  	RCC_APB1ENR+0
0x0C8C	0xFFFFFFFF  	_UART2_Write+0
0x0C90	0xFFFFFFFF  	_UART2_Read+0
0x0C94	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0C98	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0C9C	0x48004000  	USART3_SR+0
0x0CA0	0x08484247  	RCC_APB1ENR+0
0x0CA4	0xFFFFFFFF  	_UART3_Write+0
0x0CA8	0x17E10000  	_UART3_Read+0
0x0CAC	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0CB0	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0CB4	0x4C004000  	UART4_SR+0
0x0CB8	0x084C4247  	RCC_APB1ENR+0
0x0CBC	0xFFFFFFFF  	_UART4_Write+0
0x0CC0	0xFFFFFFFF  	_UART4_Read+0
0x0CC4	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0CC8	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0CCC	0x50004000  	UART5_SR+0
0x0CD0	0x08504247  	RCC_APB1ENR+0
0x0CD4	0xFFFFFFFF  	_UART5_Write+0
0x0CD8	0xFFFFFFFF  	_UART5_Read+0
0x0CDC	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0CE0	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0CE4	0x14004001  	USART6_SR+0
0x0CE8	0x08944247  	RCC_APB2ENR+0
0x0CEC	0x110D0000  	_UART6_Write+0
0x0CF0	0xFFFFFFFF  	_UART6_Read+0
0x0CF4	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0CF8	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x08AC	0xB082    SUB	SP, SP, #8
0x08AE	0xF8CDE000  STR	LR, [SP, #0]
0x08B2	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x08B4	0x4619    MOV	R1, R3
0x08B6	0x9101    STR	R1, [SP, #4]
0x08B8	0xF7FFFF44  BL	_Get_Fosc_kHz+0
0x08BC	0xF24031E8  MOVW	R1, #1000
0x08C0	0xFB00F201  MUL	R2, R0, R1
0x08C4	0x9901    LDR	R1, [SP, #4]
0x08C6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x08C8	0x4917    LDR	R1, [PC, #92]
0x08CA	0x6809    LDR	R1, [R1, #0]
0x08CC	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x08D0	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x08D2	0x4916    LDR	R1, [PC, #88]
0x08D4	0x1889    ADDS	R1, R1, R2
0x08D6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x08D8	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x08DA	0x1D1A    ADDS	R2, R3, #4
0x08DC	0x6819    LDR	R1, [R3, #0]
0x08DE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x08E0	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x08E2	0x4911    LDR	R1, [PC, #68]
0x08E4	0x6809    LDR	R1, [R1, #0]
0x08E6	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x08EA	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x08EC	0x490F    LDR	R1, [PC, #60]
0x08EE	0x1889    ADDS	R1, R1, R2
0x08F0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x08F2	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x08F4	0xF2030208  ADDW	R2, R3, #8
0x08F8	0x1D19    ADDS	R1, R3, #4
0x08FA	0x6809    LDR	R1, [R1, #0]
0x08FC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x08FE	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0900	0x4909    LDR	R1, [PC, #36]
0x0902	0x6809    LDR	R1, [R1, #0]
0x0904	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0908	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x090A	0x4908    LDR	R1, [PC, #32]
0x090C	0x1889    ADDS	R1, R1, R2
0x090E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0910	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x0912	0xF203020C  ADDW	R2, R3, #12
0x0916	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0918	0x6809    LDR	R1, [R1, #0]
0x091A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x091C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x091E	0xF8DDE000  LDR	LR, [SP, #0]
0x0922	0xB002    ADD	SP, SP, #8
0x0924	0x4770    BX	LR
0x0926	0xBF00    NOP
0x0928	0x38084002  	RCC_CFGR+0
0x092C	0x01472000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0744	0x4801    LDR	R0, [PC, #4]
0x0746	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0748	0x4770    BX	LR
0x074A	0xBF00    NOP
0x074C	0x04F02000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x151C	0xB081    SUB	SP, SP, #4
0x151E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1522	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x1524	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1526	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1528	0xB408    PUSH	(R3)
0x152A	0xB293    UXTH	R3, R2
0x152C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x152E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1530	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1532	0xF7FFFA99  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x1536	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x1538	0xF8DDE000  LDR	LR, [SP, #0]
0x153C	0xB001    ADD	SP, SP, #4
0x153E	0x4770    BX	LR
0x1540	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x1544	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x1546	0x2804    CMP	R0, #4
0x1548	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x154A	0x4919    LDR	R1, [PC, #100]
0x154C	0x6809    LDR	R1, [R1, #0]
0x154E	0xF4413280  ORR	R2, R1, #65536
0x1552	0x4917    LDR	R1, [PC, #92]
0x1554	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x1556	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x1558	0x2805    CMP	R0, #5
0x155A	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x155C	0x4914    LDR	R1, [PC, #80]
0x155E	0x6809    LDR	R1, [R1, #0]
0x1560	0xF4413200  ORR	R2, R1, #131072
0x1564	0x4912    LDR	R1, [PC, #72]
0x1566	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x1568	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x156A	0x2806    CMP	R0, #6
0x156C	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x156E	0x4910    LDR	R1, [PC, #64]
0x1570	0x6809    LDR	R1, [R1, #0]
0x1572	0xF4412280  ORR	R2, R1, #262144
0x1576	0x490E    LDR	R1, [PC, #56]
0x1578	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x157A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x157C	0x280F    CMP	R0, #15
0x157E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x1580	0x490C    LDR	R1, [PC, #48]
0x1582	0x6809    LDR	R1, [R1, #0]
0x1584	0xF0410202  ORR	R2, R1, #2
0x1588	0x490A    LDR	R1, [PC, #40]
0x158A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x158C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x158E	0x2810    CMP	R0, #16
0x1590	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x1592	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x1596	0x0961    LSRS	R1, R4, #5
0x1598	0x008A    LSLS	R2, R1, #2
0x159A	0x4907    LDR	R1, [PC, #28]
0x159C	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x159E	0xF004021F  AND	R2, R4, #31
0x15A2	0xF04F0101  MOV	R1, #1
0x15A6	0x4091    LSLS	R1, R2
0x15A8	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x15AA	0xB001    ADD	SP, SP, #4
0x15AC	0x4770    BX	LR
0x15AE	0xBF00    NOP
0x15B0	0xED24E000  	NVIC_SHCSR+0
0x15B4	0xE010E000  	NVIC_SYSTICKCSR+0
0x15B8	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_UART6_Init_Advanced:
;__Lib_UART_123_45_6.c, 434 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x16C0	0xB081    SUB	SP, SP, #4
0x16C2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x16C6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 436 :: 		
0x16C8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x16CA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x16CC	0xB408    PUSH	(R3)
0x16CE	0xB293    UXTH	R3, R2
0x16D0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x16D2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x16D4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x16D6	0xF7FFF9C7  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x16DA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 437 :: 		
L_end_UART6_Init_Advanced:
0x16DC	0xF8DDE000  LDR	LR, [SP, #0]
0x16E0	0xB001    ADD	SP, SP, #4
0x16E2	0x4770    BX	LR
0x16E4	0x14004001  	USART6_SR+0
; end of _UART6_Init_Advanced
_NVIC_SetIntPriority:
;__Lib_System_4XX.c, 233 :: 		
; priority start address is: 4 (R1)
; ivt start address is: 0 (R0)
0x1600	0xB081    SUB	SP, SP, #4
; priority end address is: 4 (R1)
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
; priority start address is: 4 (R1)
;__Lib_System_4XX.c, 237 :: 		
0x1602	0x280F    CMP	R0, #15
0x1604	0xD937    BLS	L_NVIC_SetIntPriority15
;__Lib_System_4XX.c, 238 :: 		
0x1606	0xF2A00410  SUBW	R4, R0, #16
0x160A	0xB224    SXTH	R4, R4
; ivt end address is: 0 (R0)
0x160C	0x10A2    ASRS	R2, R4, #2
0x160E	0xB212    SXTH	R2, R2
0x1610	0x0093    LSLS	R3, R2, #2
0x1612	0x4A1A    LDR	R2, [PC, #104]
0x1614	0x18D2    ADDS	R2, R2, R3
; p start address is: 0 (R0)
0x1616	0x4610    MOV	R0, R2
;__Lib_System_4XX.c, 239 :: 		
0x1618	0x2304    MOVS	R3, #4
0x161A	0xB21B    SXTH	R3, R3
0x161C	0xFB94F2F3  SDIV	R2, R4, R3
0x1620	0xFB034212  MLS	R2, R3, R2, R4
0x1624	0xB212    SXTH	R2, R2
0x1626	0x00D2    LSLS	R2, R2, #3
0x1628	0xB212    SXTH	R2, R2
0x162A	0x1D12    ADDS	R2, R2, #4
; shift start address is: 16 (R4)
0x162C	0xB2D4    UXTB	R4, R2
;__Lib_System_4XX.c, 240 :: 		
0x162E	0xF001020F  AND	R2, R1, #15
0x1632	0xB2D2    UXTB	R2, R2
0x1634	0xB17A    CBZ	R2, L_NVIC_SetIntPriority16
;__Lib_System_4XX.c, 241 :: 		
0x1636	0x220F    MOVS	R2, #15
0x1638	0xB212    SXTH	R2, R2
0x163A	0x40A2    LSLS	R2, R4
0x163C	0xB212    SXTH	R2, R2
0x163E	0x43D3    MVN	R3, R2
0x1640	0xB21B    SXTH	R3, R3
0x1642	0x6802    LDR	R2, [R0, #0]
0x1644	0x401A    ANDS	R2, R3
0x1646	0x6002    STR	R2, [R0, #0]
;__Lib_System_4XX.c, 242 :: 		
0x1648	0xB2CA    UXTB	R2, R1
; priority end address is: 4 (R1)
0x164A	0xFA02F304  LSL	R3, R2, R4
; shift end address is: 16 (R4)
0x164E	0x6802    LDR	R2, [R0, #0]
0x1650	0x431A    ORRS	R2, R3
0x1652	0x6002    STR	R2, [R0, #0]
; p end address is: 0 (R0)
;__Lib_System_4XX.c, 243 :: 		
0x1654	0xE00F    B	L_NVIC_SetIntPriority17
L_NVIC_SetIntPriority16:
;__Lib_System_4XX.c, 245 :: 		
; shift start address is: 16 (R4)
; p start address is: 0 (R0)
; priority start address is: 4 (R1)
0x1656	0x220F    MOVS	R2, #15
0x1658	0xB212    SXTH	R2, R2
0x165A	0x40A2    LSLS	R2, R4
0x165C	0xB212    SXTH	R2, R2
0x165E	0x43D3    MVN	R3, R2
0x1660	0xB21B    SXTH	R3, R3
0x1662	0x6802    LDR	R2, [R0, #0]
0x1664	0x401A    ANDS	R2, R3
0x1666	0x6002    STR	R2, [R0, #0]
;__Lib_System_4XX.c, 246 :: 		
0x1668	0xB2CB    UXTB	R3, R1
; priority end address is: 4 (R1)
0x166A	0x1F22    SUBS	R2, R4, #4
0x166C	0xB212    SXTH	R2, R2
; shift end address is: 16 (R4)
0x166E	0x4093    LSLS	R3, R2
0x1670	0x6802    LDR	R2, [R0, #0]
0x1672	0x431A    ORRS	R2, R3
0x1674	0x6002    STR	R2, [R0, #0]
; p end address is: 0 (R0)
;__Lib_System_4XX.c, 247 :: 		
L_NVIC_SetIntPriority17:
;__Lib_System_4XX.c, 248 :: 		
L_NVIC_SetIntPriority15:
;__Lib_System_4XX.c, 249 :: 		
L_end_NVIC_SetIntPriority:
0x1676	0xB001    ADD	SP, SP, #4
0x1678	0x4770    BX	LR
0x167A	0xBF00    NOP
0x167C	0xE400E000  	NVIC_IP0+0
; end of _NVIC_SetIntPriority
_wait:
;BLEP_Click.c, 146 :: 		void wait() {
;BLEP_Click.c, 147 :: 		Delay_ms(3000);          // 3 seconds delay
0x1680	0xF24117FE  MOVW	R7, #4606
0x1684	0xF2C0077A  MOVT	R7, #122
L_wait19:
0x1688	0x1E7F    SUBS	R7, R7, #1
0x168A	0xD1FD    BNE	L_wait19
0x168C	0xBF00    NOP
0x168E	0xBF00    NOP
0x1690	0xBF00    NOP
0x1692	0xBF00    NOP
0x1694	0xBF00    NOP
;BLEP_Click.c, 148 :: 		}
L_end_wait:
0x1696	0x4770    BX	LR
; end of _wait
_UART_Set_Active:
;__Lib_UART_123_45_6.c, 465 :: 		
; tx_idle_ptr start address is: 12 (R3)
; ready_ptr start address is: 8 (R2)
; write_ptr start address is: 4 (R1)
; read_ptr start address is: 0 (R0)
0x1698	0xB081    SUB	SP, SP, #4
; tx_idle_ptr end address is: 12 (R3)
; ready_ptr end address is: 8 (R2)
; write_ptr end address is: 4 (R1)
; read_ptr end address is: 0 (R0)
; read_ptr start address is: 0 (R0)
; write_ptr start address is: 4 (R1)
; ready_ptr start address is: 8 (R2)
; tx_idle_ptr start address is: 12 (R3)
;__Lib_UART_123_45_6.c, 466 :: 		
0x169A	0x4C05    LDR	R4, [PC, #20]
0x169C	0x6020    STR	R0, [R4, #0]
; read_ptr end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 467 :: 		
0x169E	0x4C05    LDR	R4, [PC, #20]
0x16A0	0x6021    STR	R1, [R4, #0]
; write_ptr end address is: 4 (R1)
;__Lib_UART_123_45_6.c, 468 :: 		
0x16A2	0x4C05    LDR	R4, [PC, #20]
0x16A4	0x6022    STR	R2, [R4, #0]
; ready_ptr end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 469 :: 		
0x16A6	0x4C05    LDR	R4, [PC, #20]
0x16A8	0x6023    STR	R3, [R4, #0]
; tx_idle_ptr end address is: 12 (R3)
;__Lib_UART_123_45_6.c, 470 :: 		
L_end_UART_Set_Active:
0x16AA	0xB001    ADD	SP, SP, #4
0x16AC	0x4770    BX	LR
0x16AE	0xBF00    NOP
0x16B0	0x05002000  	_UART_Rd_Ptr+0
0x16B4	0x05042000  	_UART_Wr_Ptr+0
0x16B8	0x05082000  	_UART_Rdy_Ptr+0
0x16BC	0x050C2000  	_UART_Tx_Idle_Ptr+0
; end of _UART_Set_Active
_Blep_Setup:
;Blep.c, 282 :: 		void Blep_Setup() {
0x1A48	0xB082    SUB	SP, SP, #8
0x1A4A	0xF8CDE000  STR	LR, [SP, #0]
;Blep.c, 285 :: 		char numOfMsg = 0;
0x1A4E	0x2000    MOVS	R0, #0
0x1A50	0xF88D0004  STRB	R0, [SP, #4]
;Blep.c, 287 :: 		Blep_WaitForEvent(ACI_EVT_DEVICE_STARTED);
0x1A54	0x2081    MOVS	R0, #129
0x1A56	0xF7FFFDB1  BL	_Blep_WaitForEvent+0
;Blep.c, 289 :: 		Delay_ms(200);
0x1A5A	0xF2423753  MOVW	R7, #9043
0x1A5E	0xF2C00708  MOVT	R7, #8
L_Blep_Setup28:
0x1A62	0x1E7F    SUBS	R7, R7, #1
0x1A64	0xD1FD    BNE	L_Blep_Setup28
0x1A66	0xBF00    NOP
0x1A68	0xBF00    NOP
0x1A6A	0xBF00    NOP
0x1A6C	0xBF00    NOP
0x1A6E	0xBF00    NOP
0x1A70	0xBF00    NOP
;Blep.c, 291 :: 		while(numOfMsg < NB_SETUP_MESSAGES)
L_Blep_Setup30:
0x1A72	0xF89D0004  LDRB	R0, [SP, #4]
0x1A76	0x282A    CMP	R0, #42
0x1A78	0xD211    BCS	L_Blep_Setup31
;Blep.c, 293 :: 		reqLen = setupMsg[numOfMsg].buffer[0];
0x1A7A	0xF89D1004  LDRB	R1, [SP, #4]
0x1A7E	0x2021    MOVS	R0, #33
0x1A80	0x4341    MULS	R1, R0, R1
0x1A82	0x480A    LDR	R0, [PC, #40]
0x1A84	0x1840    ADDS	R0, R0, R1
0x1A86	0x1C40    ADDS	R0, R0, #1
;Blep.c, 294 :: 		Blep_Write(setupMsg[numOfMsg].buffer, reqLen);
0x1A88	0x7801    LDRB	R1, [R0, #0]
0x1A8A	0xF7FFFB55  BL	_Blep_Write+0
;Blep.c, 295 :: 		Blep_Read();
0x1A8E	0xF7FFFA63  BL	_Blep_Read+0
;Blep.c, 296 :: 		numOfMsg++;
0x1A92	0xF89D0004  LDRB	R0, [SP, #4]
0x1A96	0x1C40    ADDS	R0, R0, #1
0x1A98	0xF88D0004  STRB	R0, [SP, #4]
;Blep.c, 297 :: 		}
0x1A9C	0xE7E9    B	L_Blep_Setup30
L_Blep_Setup31:
;Blep.c, 299 :: 		Blep_WaitForEvent(ACI_EVT_DEVICE_STARTED);
0x1A9E	0x2081    MOVS	R0, #129
0x1AA0	0xF7FFFD8C  BL	_Blep_WaitForEvent+0
;Blep.c, 301 :: 		}
L_end_Blep_Setup:
0x1AA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AA8	0xB002    ADD	SP, SP, #8
0x1AAA	0x4770    BX	LR
0x1AAC	0x237C0000  	_setupMsg+0
; end of _Blep_Setup
_Blep_WaitForEvent:
;Blep.c, 137 :: 		char Blep_WaitForEvent(char event) {
0x15BC	0xB082    SUB	SP, SP, #8
0x15BE	0xF8CDE000  STR	LR, [SP, #0]
0x15C2	0xF88D0004  STRB	R0, [SP, #4]
;Blep.c, 139 :: 		while(1) {
L_Blep_WaitForEvent23:
;Blep.c, 140 :: 		Blep_Read();
0x15C6	0xF7FFFCC7  BL	_Blep_Read+0
;Blep.c, 141 :: 		if(p_aci_evt.evt_opcode == event) {
0x15CA	0xF89D2004  LDRB	R2, [SP, #4]
0x15CE	0x4905    LDR	R1, [PC, #20]
0x15D0	0x7809    LDRB	R1, [R1, #0]
0x15D2	0x4291    CMP	R1, R2
0x15D4	0xD100    BNE	L_Blep_WaitForEvent25
;Blep.c, 142 :: 		break;
0x15D6	0xE000    B	L_Blep_WaitForEvent24
;Blep.c, 143 :: 		}
L_Blep_WaitForEvent25:
;Blep.c, 144 :: 		}
0x15D8	0xE7F5    B	L_Blep_WaitForEvent23
L_Blep_WaitForEvent24:
;Blep.c, 145 :: 		}
L_end_Blep_WaitForEvent:
0x15DA	0xF8DDE000  LDR	LR, [SP, #0]
0x15DE	0xB002    ADD	SP, SP, #8
0x15E0	0x4770    BX	LR
0x15E2	0xBF00    NOP
0x15E4	0x01AD2000  	_p_aci_evt+1
; end of _Blep_WaitForEvent
_Blep_Read:
;Blep.c, 85 :: 		void Blep_Read() {
0x0F58	0xB085    SUB	SP, SP, #20
0x0F5A	0xF8CDE000  STR	LR, [SP, #0]
;Blep.c, 88 :: 		while(Blep_RDY);
L_Blep_Read11:
0x0F5E	0x491D    LDR	R1, [PC, #116]
0x0F60	0x6808    LDR	R0, [R1, #0]
0x0F62	0xB100    CBZ	R0, L_Blep_Read12
0x0F64	0xE7FB    B	L_Blep_Read11
L_Blep_Read12:
;Blep.c, 89 :: 		Blep_REQ = 0;
0x0F66	0x2100    MOVS	R1, #0
0x0F68	0xB249    SXTB	R1, R1
0x0F6A	0x481B    LDR	R0, [PC, #108]
0x0F6C	0x6001    STR	R1, [R0, #0]
;Blep.c, 90 :: 		dummy =  SPI_Read(0);
0x0F6E	0x2000    MOVS	R0, #0
0x0F70	0xF7FFFD4C  BL	_SPI_Read+0
0x0F74	0xF88D0008  STRB	R0, [SP, #8]
;Blep.c, 91 :: 		readBuff[0] = SPI_Read(dummy);
0x0F78	0xB2C0    UXTB	R0, R0
0x0F7A	0xF7FFFD47  BL	_SPI_Read+0
0x0F7E	0x4917    LDR	R1, [PC, #92]
0x0F80	0x7008    STRB	R0, [R1, #0]
;Blep.c, 92 :: 		if(readBuff[0] > 0) {
0x0F82	0xB2C0    UXTB	R0, R0
0x0F84	0x2800    CMP	R0, #0
0x0F86	0xD918    BLS	L_Blep_Read13
;Blep.c, 93 :: 		for (cnt=0; cnt<readBuff[0]; cnt++){
; cnt start address is: 12 (R3)
0x0F88	0x2300    MOVS	R3, #0
; cnt end address is: 12 (R3)
0x0F8A	0xB2DA    UXTB	R2, R3
L_Blep_Read14:
; cnt start address is: 8 (R2)
0x0F8C	0x4813    LDR	R0, [PC, #76]
0x0F8E	0x7800    LDRB	R0, [R0, #0]
0x0F90	0x4282    CMP	R2, R0
0x0F92	0xD212    BCS	L_Blep_Read15
;Blep.c, 94 :: 		readBuff[cnt + 1] = SPI_Read(dummy);
0x0F94	0x1C51    ADDS	R1, R2, #1
0x0F96	0xB209    SXTH	R1, R1
0x0F98	0x4810    LDR	R0, [PC, #64]
0x0F9A	0x1840    ADDS	R0, R0, R1
0x0F9C	0x9004    STR	R0, [SP, #16]
0x0F9E	0xF88D2004  STRB	R2, [SP, #4]
0x0FA2	0xF89D0008  LDRB	R0, [SP, #8]
0x0FA6	0xF7FFFD31  BL	_SPI_Read+0
0x0FAA	0xF89D2004  LDRB	R2, [SP, #4]
0x0FAE	0x9904    LDR	R1, [SP, #16]
0x0FB0	0x7008    STRB	R0, [R1, #0]
;Blep.c, 93 :: 		for (cnt=0; cnt<readBuff[0]; cnt++){
0x0FB2	0x1C50    ADDS	R0, R2, #1
; cnt end address is: 8 (R2)
; cnt start address is: 12 (R3)
0x0FB4	0xB2C3    UXTB	R3, R0
;Blep.c, 95 :: 		}
0x0FB6	0xB2DA    UXTB	R2, R3
; cnt end address is: 12 (R3)
0x0FB8	0xE7E8    B	L_Blep_Read14
L_Blep_Read15:
;Blep.c, 96 :: 		}
L_Blep_Read13:
;Blep.c, 97 :: 		Blep_REQ = 1;
0x0FBA	0x2101    MOVS	R1, #1
0x0FBC	0xB249    SXTB	R1, R1
0x0FBE	0x4806    LDR	R0, [PC, #24]
0x0FC0	0x6001    STR	R1, [R0, #0]
;Blep.c, 98 :: 		acil_decode_evt(readBuff, &p_aci_evt);
0x0FC2	0x4907    LDR	R1, [PC, #28]
0x0FC4	0x4805    LDR	R0, [PC, #20]
0x0FC6	0xF7FFFBC3  BL	_acil_decode_evt+0
;Blep.c, 100 :: 		}
L_end_Blep_Read:
0x0FCA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FCE	0xB005    ADD	SP, SP, #20
0x0FD0	0x4770    BX	LR
0x0FD2	0xBF00    NOP
0x0FD4	0x022C4241  	Blep_RDY+0
0x0FD8	0x829C4241  	Blep_REQ+0
0x0FDC	0x016A2000  	_readBuff+0
0x0FE0	0x01AC2000  	_p_aci_evt+0
; end of _Blep_Read
_SPI_Read:
;__Lib_SPI_123.c, 156 :: 		
; buffer start address is: 0 (R0)
0x0A0C	0xB081    SUB	SP, SP, #4
0x0A0E	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_123.c, 157 :: 		
; buffer end address is: 0 (R0)
0x0A12	0x4C03    LDR	R4, [PC, #12]
0x0A14	0x6824    LDR	R4, [R4, #0]
0x0A16	0x47A0    BLX	R4
;__Lib_SPI_123.c, 158 :: 		
L_end_SPI_Read:
0x0A18	0xF8DDE000  LDR	LR, [SP, #0]
0x0A1C	0xB001    ADD	SP, SP, #4
0x0A1E	0x4770    BX	LR
0x0A20	0x04F42000  	_SPI_Rd_Ptr+0
; end of _SPI_Read
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x0728	0xB081    SUB	SP, SP, #4
0x072A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x072E	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0730	0x4803    LDR	R0, [PC, #12]
0x0732	0xF7FFFD59  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x0736	0xF8DDE000  LDR	LR, [SP, #0]
0x073A	0xB001    ADD	SP, SP, #4
0x073C	0x4770    BX	LR
0x073E	0xBF00    NOP
0x0740	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x01E8	0xB081    SUB	SP, SP, #4
0x01EA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x01EE	0xF2000434  ADDW	R4, R0, #52
0x01F2	0x090A    LSRS	R2, R1, #4
0x01F4	0xB292    UXTH	R2, R2
0x01F6	0xB293    UXTH	R3, R2
0x01F8	0x6822    LDR	R2, [R4, #0]
0x01FA	0xF3631204  BFI	R2, R3, #4, #1
0x01FE	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0200	0xF2000434  ADDW	R4, R0, #52
0x0204	0x08CA    LSRS	R2, R1, #3
0x0206	0xB292    UXTH	R2, R2
0x0208	0xB293    UXTH	R3, R2
0x020A	0x6822    LDR	R2, [R4, #0]
0x020C	0xF36302C3  BFI	R2, R3, #3, #1
0x0210	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x0212	0xF2000434  ADDW	R4, R0, #52
0x0216	0x088A    LSRS	R2, R1, #2
0x0218	0xB292    UXTH	R2, R2
0x021A	0xB293    UXTH	R3, R2
0x021C	0x6822    LDR	R2, [R4, #0]
0x021E	0xF3630282  BFI	R2, R3, #2, #1
0x0222	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0224	0xF2000434  ADDW	R4, R0, #52
0x0228	0x084A    LSRS	R2, R1, #1
0x022A	0xB292    UXTH	R2, R2
0x022C	0xB293    UXTH	R3, R2
0x022E	0x6822    LDR	R2, [R4, #0]
0x0230	0xF3630241  BFI	R2, R3, #1, #1
0x0234	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x0236	0xF2000434  ADDW	R4, R0, #52
0x023A	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x023C	0x6822    LDR	R2, [R4, #0]
0x023E	0xF3630200  BFI	R2, R3, #0, #1
0x0242	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0244	0xF2000408  ADDW	R4, R0, #8
0x0248	0x2301    MOVS	R3, #1
0x024A	0x6822    LDR	R2, [R4, #0]
0x024C	0xF363729E  BFI	R2, R3, #30, #1
0x0250	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x0252	0xF7FFFF99  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0256	0x6803    LDR	R3, [R0, #0]
0x0258	0xF3C30240  UBFX	R2, R3, #1, #1
0x025C	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x025E	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x0260	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0264	0x6812    LDR	R2, [R2, #0]
0x0266	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0268	0xF8DDE000  LDR	LR, [SP, #0]
0x026C	0xB001    ADD	SP, SP, #4
0x026E	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0188	0xF2400701  MOVW	R7, #1
0x018C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0190	0x1E7F    SUBS	R7, R7, #1
0x0192	0xD1FD    BNE	L_Delay_1us0
0x0194	0xBF00    NOP
0x0196	0xBF00    NOP
0x0198	0xBF00    NOP
0x019A	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x019C	0x4770    BX	LR
; end of _Delay_1us
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x04B8	0xB081    SUB	SP, SP, #4
0x04BA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x04BE	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x04C0	0x4803    LDR	R0, [PC, #12]
0x04C2	0xF7FFFE91  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x04C6	0xF8DDE000  LDR	LR, [SP, #0]
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
0x04CE	0xBF00    NOP
0x04D0	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x0486	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0488	0x4803    LDR	R0, [PC, #12]
0x048A	0xF7FFFEAD  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x048E	0xF8DDE000  LDR	LR, [SP, #0]
0x0492	0xB001    ADD	SP, SP, #4
0x0494	0x4770    BX	LR
0x0496	0xBF00    NOP
0x0498	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x0464	0xB081    SUB	SP, SP, #4
0x0466	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x046A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x046C	0x4803    LDR	R0, [PC, #12]
0x046E	0xF7FFFE97  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x0472	0xF8DDE000  LDR	LR, [SP, #0]
0x0476	0xB001    ADD	SP, SP, #4
0x0478	0x4770    BX	LR
0x047A	0xBF00    NOP
0x047C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x01A2	0xF200020C  ADDW	R2, R0, #12
0x01A6	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x01A8	0xF2000208  ADDW	R2, R0, #8
0x01AC	0x6813    LDR	R3, [R2, #0]
0x01AE	0xF3C30200  UBFX	R2, R3, #0, #1
0x01B2	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x01B4	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x01B6	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x01BA	0x6812    LDR	R2, [R2, #0]
0x01BC	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x01BE	0xB001    ADD	SP, SP, #4
0x01C0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x049C	0xB081    SUB	SP, SP, #4
0x049E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x04A2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x04A4	0x4803    LDR	R0, [PC, #12]
0x04A6	0xF7FFFE7B  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x04AA	0xF8DDE000  LDR	LR, [SP, #0]
0x04AE	0xB001    ADD	SP, SP, #4
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x0448	0xB081    SUB	SP, SP, #4
0x044A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x044E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0450	0x4803    LDR	R0, [PC, #12]
0x0452	0xF7FFFEA5  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x0456	0xF8DDE000  LDR	LR, [SP, #0]
0x045A	0xB001    ADD	SP, SP, #4
0x045C	0x4770    BX	LR
0x045E	0xBF00    NOP
0x0460	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_acil_decode_evt:
;acilib.c, 576 :: 		char acil_decode_evt(uint8_t *buffer_in, aci_evt_t *p_aci_evt)
; p_aci_evt start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
0x0750	0xB084    SUB	SP, SP, #16
0x0752	0xF8CDE000  STR	LR, [SP, #0]
0x0756	0x4680    MOV	R8, R0
0x0758	0x4689    MOV	R9, R1
; p_aci_evt end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 32 (R8)
; p_aci_evt start address is: 36 (R9)
;acilib.c, 578 :: 		char ret_val = 1;
0x075A	0x2201    MOVS	R2, #1
0x075C	0xF88D2004  STRB	R2, [SP, #4]
;acilib.c, 580 :: 		p_aci_evt->len = ACIL_DECODE_EVT_GET_LENGTH(buffer_in);
0x0760	0xF8982000  LDRB	R2, [R8, #0]
0x0764	0xF8892000  STRB	R2, [R9, #0]
;acilib.c, 581 :: 		p_aci_evt->evt_opcode = (aci_evt_opcode_t)ACIL_DECODE_EVT_GET_OPCODE(buffer_in);
0x0768	0xF1090301  ADD	R3, R9, #1
0x076C	0xF1080201  ADD	R2, R8, #1
0x0770	0x7812    LDRB	R2, [R2, #0]
0x0772	0x701A    STRB	R2, [R3, #0]
;acilib.c, 585 :: 		switch(p_aci_evt->evt_opcode)
0x0774	0xF1090201  ADD	R2, R9, #1
0x0778	0x9203    STR	R2, [SP, #12]
0x077A	0xE065    B	L_acil_decode_evt40
;acilib.c, 587 :: 		case ACI_EVT_DEVICE_STARTED:
L_acil_decode_evt42:
;acilib.c, 588 :: 		acil_decode_evt_device_started(buffer_in, &(p_aci_evt->params.device_started));
0x077C	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x0780	0x4611    MOV	R1, R2
0x0782	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x0784	0xF7FFFD74  BL	_acil_decode_evt_device_started+0
;acilib.c, 589 :: 		break;
0x0788	0xE08A    B	L_acil_decode_evt41
;acilib.c, 590 :: 		case ACI_EVT_HW_ERROR:
L_acil_decode_evt43:
;acilib.c, 591 :: 		acil_decode_evt_hw_error(buffer_in, &(p_aci_evt->params.hw_error));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x078A	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x078E	0x4611    MOV	R1, R2
0x0790	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x0792	0xF7FFFD7B  BL	_acil_decode_evt_hw_error+0
;acilib.c, 592 :: 		break;
0x0796	0xE083    B	L_acil_decode_evt41
;acilib.c, 593 :: 		case ACI_EVT_CMD_RSP:
L_acil_decode_evt44:
;acilib.c, 594 :: 		acil_decode_evt_command_response(buffer_in, &(p_aci_evt->params.cmd_rsp));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x0798	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x079C	0x4611    MOV	R1, R2
0x079E	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07A0	0xF7FFFD94  BL	_acil_decode_evt_command_response+0
;acilib.c, 595 :: 		break;
0x07A4	0xE07C    B	L_acil_decode_evt41
;acilib.c, 596 :: 		case ACI_EVT_DATA_CREDIT:
L_acil_decode_evt45:
;acilib.c, 597 :: 		acil_decode_evt_credit(buffer_in, &(p_aci_evt->params.data_credit));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07A6	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07AA	0x4611    MOV	R1, R2
0x07AC	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07AE	0xF7FFFF67  BL	_acil_decode_evt_credit+0
;acilib.c, 598 :: 		break;
0x07B2	0xE075    B	L_acil_decode_evt41
;acilib.c, 599 :: 		case ACI_EVT_CONNECTED:
L_acil_decode_evt46:
;acilib.c, 600 :: 		acil_decode_evt_connected(buffer_in, &(p_aci_evt->params.connected));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07B4	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07B8	0x4611    MOV	R1, R2
0x07BA	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07BC	0xF7FFFF14  BL	_acil_decode_evt_connected+0
;acilib.c, 601 :: 		break;
0x07C0	0xE06E    B	L_acil_decode_evt41
;acilib.c, 602 :: 		case ACI_EVT_PIPE_STATUS:
L_acil_decode_evt47:
;acilib.c, 603 :: 		acil_decode_evt_pipe_status(buffer_in, &(p_aci_evt->params.pipe_status));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07C2	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07C6	0x4611    MOV	R1, R2
0x07C8	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07CA	0xF7FFFEDF  BL	_acil_decode_evt_pipe_status+0
;acilib.c, 604 :: 		break;
0x07CE	0xE067    B	L_acil_decode_evt41
;acilib.c, 605 :: 		case ACI_EVT_DISCONNECTED:
L_acil_decode_evt48:
;acilib.c, 606 :: 		acil_decode_evt_disconnected(buffer_in, &(p_aci_evt->params.disconnected));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07D0	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07D4	0x4611    MOV	R1, R2
0x07D6	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07D8	0xF7FFFF9C  BL	_acil_decode_evt_disconnected+0
;acilib.c, 607 :: 		break;
0x07DC	0xE060    B	L_acil_decode_evt41
;acilib.c, 608 :: 		case ACI_EVT_BOND_STATUS:
L_acil_decode_evt49:
;acilib.c, 609 :: 		acil_decode_evt_bond_status(buffer_in, &(p_aci_evt->params.bond_status));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07DE	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07E2	0x4611    MOV	R1, R2
0x07E4	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07E6	0xF7FFFF77  BL	_acil_decode_evt_bond_status+0
;acilib.c, 610 :: 		break;
0x07EA	0xE059    B	L_acil_decode_evt41
;acilib.c, 611 :: 		case ACI_EVT_TIMING:
L_acil_decode_evt50:
;acilib.c, 612 :: 		acil_decode_evt_timing(buffer_in, &(p_aci_evt->params.timing));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07EC	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07F0	0x4611    MOV	R1, R2
0x07F2	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x07F4	0xF7FFFF48  BL	_acil_decode_evt_timing+0
;acilib.c, 613 :: 		break;
0x07F8	0xE052    B	L_acil_decode_evt41
;acilib.c, 614 :: 		case ACI_EVT_DATA_ACK:
L_acil_decode_evt51:
;acilib.c, 615 :: 		acil_decode_evt_data_ack(buffer_in, &(p_aci_evt->params.data_ack));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x07FA	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x07FE	0x4611    MOV	R1, R2
0x0800	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x0802	0xF7FFFE8D  BL	_acil_decode_evt_data_ack+0
;acilib.c, 616 :: 		break;
0x0806	0xE04B    B	L_acil_decode_evt41
;acilib.c, 617 :: 		case ACI_EVT_DATA_RECEIVED:
L_acil_decode_evt52:
;acilib.c, 618 :: 		acil_decode_evt_data_received(buffer_in, &(p_aci_evt->params.data_received));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x0808	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x080C	0x4611    MOV	R1, R2
0x080E	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x0810	0xF7FFFE6E  BL	_acil_decode_evt_data_received+0
;acilib.c, 619 :: 		break;
0x0814	0xE044    B	L_acil_decode_evt41
;acilib.c, 620 :: 		case ACI_EVT_PIPE_ERROR:
L_acil_decode_evt53:
;acilib.c, 621 :: 		acil_decode_evt_pipe_error(buffer_in, &(p_aci_evt->params.pipe_error));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x0816	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x081A	0x4611    MOV	R1, R2
0x081C	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x081E	0xF7FFFE59  BL	_acil_decode_evt_pipe_error+0
;acilib.c, 622 :: 		break;
0x0822	0xE03D    B	L_acil_decode_evt41
;acilib.c, 623 :: 		case ACI_EVT_KEY_REQUEST:
L_acil_decode_evt54:
;acilib.c, 624 :: 		acil_decode_evt_key_request(buffer_in, &(p_aci_evt->params.key_request));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x0824	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x0828	0x4611    MOV	R1, R2
0x082A	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x082C	0xF7FFFEAA  BL	_acil_decode_evt_key_request+0
;acilib.c, 625 :: 		break;
0x0830	0xE036    B	L_acil_decode_evt41
;acilib.c, 626 :: 		case ACI_EVT_DISPLAY_PASSKEY:
L_acil_decode_evt55:
;acilib.c, 627 :: 		acil_decode_evt_display_passkey(buffer_in, &(p_aci_evt->params.display_passkey));
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x0832	0xF1090204  ADD	R2, R9, #4
; p_aci_evt end address is: 36 (R9)
0x0836	0x4611    MOV	R1, R2
0x0838	0x4640    MOV	R0, R8
; buffer_in end address is: 32 (R8)
0x083A	0xF7FFFE85  BL	_acil_decode_evt_display_passkey+0
;acilib.c, 628 :: 		break;
0x083E	0xE02F    B	L_acil_decode_evt41
;acilib.c, 629 :: 		default:
L_acil_decode_evt56:
;acilib.c, 630 :: 		ret_val = 0;
0x0840	0x2200    MOVS	R2, #0
0x0842	0xF88D2004  STRB	R2, [SP, #4]
;acilib.c, 631 :: 		break;
0x0846	0xE02B    B	L_acil_decode_evt41
;acilib.c, 632 :: 		}
L_acil_decode_evt40:
; p_aci_evt start address is: 36 (R9)
; buffer_in start address is: 32 (R8)
0x0848	0x9B03    LDR	R3, [SP, #12]
0x084A	0x781A    LDRB	R2, [R3, #0]
0x084C	0x2A81    CMP	R2, #129
0x084E	0xD095    BEQ	L_acil_decode_evt42
0x0850	0x781A    LDRB	R2, [R3, #0]
0x0852	0x2A83    CMP	R2, #131
0x0854	0xD099    BEQ	L_acil_decode_evt43
0x0856	0x781A    LDRB	R2, [R3, #0]
0x0858	0x2A84    CMP	R2, #132
0x085A	0xD09D    BEQ	L_acil_decode_evt44
0x085C	0x781A    LDRB	R2, [R3, #0]
0x085E	0x2A8A    CMP	R2, #138
0x0860	0xD0A1    BEQ	L_acil_decode_evt45
0x0862	0x781A    LDRB	R2, [R3, #0]
0x0864	0x2A85    CMP	R2, #133
0x0866	0xD0A5    BEQ	L_acil_decode_evt46
0x0868	0x781A    LDRB	R2, [R3, #0]
0x086A	0x2A88    CMP	R2, #136
0x086C	0xD0A9    BEQ	L_acil_decode_evt47
0x086E	0x781A    LDRB	R2, [R3, #0]
0x0870	0x2A86    CMP	R2, #134
0x0872	0xD0AD    BEQ	L_acil_decode_evt48
0x0874	0x781A    LDRB	R2, [R3, #0]
0x0876	0x2A87    CMP	R2, #135
0x0878	0xD0B1    BEQ	L_acil_decode_evt49
0x087A	0x781A    LDRB	R2, [R3, #0]
0x087C	0x2A89    CMP	R2, #137
0x087E	0xD0B5    BEQ	L_acil_decode_evt50
0x0880	0x781A    LDRB	R2, [R3, #0]
0x0882	0x2A8B    CMP	R2, #139
0x0884	0xD0B9    BEQ	L_acil_decode_evt51
0x0886	0x781A    LDRB	R2, [R3, #0]
0x0888	0x2A8C    CMP	R2, #140
0x088A	0xD0BD    BEQ	L_acil_decode_evt52
0x088C	0x781A    LDRB	R2, [R3, #0]
0x088E	0x2A8D    CMP	R2, #141
0x0890	0xD0C1    BEQ	L_acil_decode_evt53
0x0892	0x781A    LDRB	R2, [R3, #0]
0x0894	0x2A8F    CMP	R2, #143
0x0896	0xD0C5    BEQ	L_acil_decode_evt54
0x0898	0x781A    LDRB	R2, [R3, #0]
0x089A	0x2A8E    CMP	R2, #142
0x089C	0xD0C9    BEQ	L_acil_decode_evt55
; buffer_in end address is: 32 (R8)
; p_aci_evt end address is: 36 (R9)
0x089E	0xE7CF    B	L_acil_decode_evt56
L_acil_decode_evt41:
;acilib.c, 633 :: 		return ret_val;
0x08A0	0xF89D0004  LDRB	R0, [SP, #4]
;acilib.c, 634 :: 		}
L_end_acil_decode_evt:
0x08A4	0xF8DDE000  LDR	LR, [SP, #0]
0x08A8	0xB004    ADD	SP, SP, #16
0x08AA	0x4770    BX	LR
; end of _acil_decode_evt
_acil_decode_evt_device_started:
;acilib.c, 459 :: 		void acil_decode_evt_device_started(uint8_t *buffer_in, aci_evt_params_device_started_t *p_evt_params_device_started)
; p_evt_params_device_started start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_evt_params_device_started end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_device_started start address is: 4 (R1)
;acilib.c, 461 :: 		p_evt_params_device_started->device_mode = (aci_device_operation_mode_t) *(buffer_in + OFFSET_ACI_EVT_T_DEVICE_STARTED+OFFSET_ACI_EVT_PARAMS_DEVICE_STARTED_T_DEVICE_MODE);
0x0270	0x1C82    ADDS	R2, R0, #2
0x0272	0x7812    LDRB	R2, [R2, #0]
0x0274	0x700A    STRB	R2, [R1, #0]
;acilib.c, 462 :: 		p_evt_params_device_started->hw_error = (aci_hw_error_t) *(buffer_in + OFFSET_ACI_EVT_T_DEVICE_STARTED+OFFSET_ACI_EVT_PARAMS_DEVICE_STARTED_T_HW_ERROR);
0x0276	0x1C4B    ADDS	R3, R1, #1
0x0278	0x1C82    ADDS	R2, R0, #2
0x027A	0x1C52    ADDS	R2, R2, #1
0x027C	0x7812    LDRB	R2, [R2, #0]
0x027E	0x701A    STRB	R2, [R3, #0]
;acilib.c, 463 :: 		p_evt_params_device_started->credit_available = *(buffer_in + OFFSET_ACI_EVT_T_DEVICE_STARTED+OFFSET_ACI_EVT_PARAMS_DEVICE_STARTED_T_CREDIT_AVAILABLE);
0x0280	0x1C8B    ADDS	R3, R1, #2
; p_evt_params_device_started end address is: 4 (R1)
0x0282	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x0284	0x1C92    ADDS	R2, R2, #2
0x0286	0x7812    LDRB	R2, [R2, #0]
0x0288	0x701A    STRB	R2, [R3, #0]
;acilib.c, 464 :: 		}
L_end_acil_decode_evt_device_started:
0x028A	0x4770    BX	LR
; end of _acil_decode_evt_device_started
_acil_decode_evt_hw_error:
;acilib.c, 505 :: 		uint8_t acil_decode_evt_hw_error(uint8_t *buffer_in, aci_evt_params_hw_error_t *p_aci_evt_params_hw_error)
; p_aci_evt_params_hw_error start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
0x028C	0xB081    SUB	SP, SP, #4
0x028E	0xF8CDE000  STR	LR, [SP, #0]
; p_aci_evt_params_hw_error end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_hw_error start address is: 4 (R1)
;acilib.c, 507 :: 		uint8_t size = *(buffer_in + OFFSET_ACI_EVT_T_LEN) - (OFFSET_ACI_EVT_T_HW_ERROR + OFFSET_ACI_EVT_PARAMS_HW_ERROR_T_FILE_NAME) + 1;
0x0292	0x7802    LDRB	R2, [R0, #0]
0x0294	0x1F12    SUBS	R2, R2, #4
0x0296	0xB212    SXTH	R2, R2
0x0298	0x1C52    ADDS	R2, R2, #1
; size start address is: 24 (R6)
0x029A	0xB2D6    UXTB	R6, R2
;acilib.c, 508 :: 		p_aci_evt_params_hw_error->line_num = (uint16_t)(*(buffer_in + OFFSET_ACI_EVT_T_HW_ERROR + OFFSET_ACI_EVT_PARAMS_HW_ERROR_T_LINE_NUM_MSB)) << 8;
0x029C	0x1C82    ADDS	R2, R0, #2
0x029E	0x1C52    ADDS	R2, R2, #1
0x02A0	0x7812    LDRB	R2, [R2, #0]
0x02A2	0x0212    LSLS	R2, R2, #8
0x02A4	0x800A    STRH	R2, [R1, #0]
;acilib.c, 509 :: 		p_aci_evt_params_hw_error->line_num |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_HW_ERROR + OFFSET_ACI_EVT_PARAMS_HW_ERROR_T_LINE_NUM_LSB);
0x02A6	0x1C82    ADDS	R2, R0, #2
0x02A8	0x7812    LDRB	R2, [R2, #0]
0x02AA	0xB2D3    UXTB	R3, R2
0x02AC	0x880A    LDRH	R2, [R1, #0]
0x02AE	0x431A    ORRS	R2, R3
0x02B0	0x800A    STRH	R2, [R1, #0]
;acilib.c, 510 :: 		memcpy((uint8_t *)p_aci_evt_params_hw_error->file_name, (buffer_in + OFFSET_ACI_EVT_T_HW_ERROR + OFFSET_ACI_EVT_PARAMS_HW_ERROR_T_FILE_NAME), size);
0x02B2	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x02B4	0x1C93    ADDS	R3, R2, #2
0x02B6	0x1C8A    ADDS	R2, R1, #2
; p_aci_evt_params_hw_error end address is: 4 (R1)
0x02B8	0x4619    MOV	R1, R3
0x02BA	0x4610    MOV	R0, R2
0x02BC	0xB2F2    UXTB	R2, R6
0x02BE	0xF7FFFF81  BL	_memcpy+0
;acilib.c, 511 :: 		return size;
0x02C2	0xB2F0    UXTB	R0, R6
; size end address is: 24 (R6)
;acilib.c, 512 :: 		}
L_end_acil_decode_evt_hw_error:
0x02C4	0xF8DDE000  LDR	LR, [SP, #0]
0x02C8	0xB001    ADD	SP, SP, #4
0x02CA	0x4770    BX	LR
; end of _acil_decode_evt_hw_error
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x01C4	0xB081    SUB	SP, SP, #4
0x01C6	0x460B    MOV	R3, R1
0x01C8	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x01CA	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x01CC	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x01CE	0xB214    SXTH	R4, R2
0x01D0	0x1E53    SUBS	R3, R2, #1
0x01D2	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x01D4	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x01D6	0x7803    LDRB	R3, [R0, #0]
0x01D8	0x702B    STRB	R3, [R5, #0]
0x01DA	0x1C6D    ADDS	R5, R5, #1
0x01DC	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x01DE	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x01E0	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x01E2	0xB001    ADD	SP, SP, #4
0x01E4	0x4770    BX	LR
; end of _memcpy
_acil_decode_evt_command_response:
;acilib.c, 377 :: 		void acil_decode_evt_command_response(uint8_t *buffer_in, aci_evt_params_cmd_rsp_t *p_evt_params_cmd_rsp)
; p_evt_params_cmd_rsp start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
0x02CC	0xB082    SUB	SP, SP, #8
0x02CE	0xF8CDE000  STR	LR, [SP, #0]
0x02D2	0x4606    MOV	R6, R0
0x02D4	0x460F    MOV	R7, R1
; p_evt_params_cmd_rsp end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 24 (R6)
; p_evt_params_cmd_rsp start address is: 28 (R7)
;acilib.c, 388 :: 		p_evt_params_cmd_rsp->cmd_opcode = (aci_cmd_opcode_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_CMD_OPCODE);
0x02D6	0x1CB2    ADDS	R2, R6, #2
0x02D8	0x7812    LDRB	R2, [R2, #0]
0x02DA	0x703A    STRB	R2, [R7, #0]
;acilib.c, 389 :: 		p_evt_params_cmd_rsp->cmd_status = (aci_status_code_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_CMD_STATUS);
0x02DC	0x1C7B    ADDS	R3, R7, #1
0x02DE	0x1CB2    ADDS	R2, R6, #2
0x02E0	0x1C52    ADDS	R2, R2, #1
0x02E2	0x7812    LDRB	R2, [R2, #0]
0x02E4	0x701A    STRB	R2, [R3, #0]
;acilib.c, 411 :: 		switch (p_evt_params_cmd_rsp->cmd_opcode)
0x02E6	0x463A    MOV	R2, R7
0x02E8	0x9201    STR	R2, [SP, #4]
0x02EA	0xE094    B	L_acil_decode_evt_command_response32
;acilib.c, 413 :: 		case ACI_CMD_GET_DEVICE_VERSION:
L_acil_decode_evt_command_response34:
;acilib.c, 414 :: 		p_device_version = &(p_evt_params_cmd_rsp->params.get_device_version);
0x02EC	0x1D3B    ADDS	R3, R7, #4
; p_evt_params_cmd_rsp end address is: 28 (R7)
; p_device_version start address is: 0 (R0)
0x02EE	0x4618    MOV	R0, R3
;acilib.c, 415 :: 		p_device_version->configuration_id  = (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_CONFIGURATION_ID_LSB);
0x02F0	0x1CB2    ADDS	R2, R6, #2
0x02F2	0x1C92    ADDS	R2, R2, #2
0x02F4	0x7812    LDRB	R2, [R2, #0]
0x02F6	0x801A    STRH	R2, [R3, #0]
;acilib.c, 416 :: 		p_device_version->configuration_id |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_CONFIGURATION_ID_MSB) << 8;
0x02F8	0x1CB2    ADDS	R2, R6, #2
0x02FA	0x1C92    ADDS	R2, R2, #2
0x02FC	0x1C52    ADDS	R2, R2, #1
0x02FE	0x7812    LDRB	R2, [R2, #0]
0x0300	0x0213    LSLS	R3, R2, #8
0x0302	0xB29B    UXTH	R3, R3
0x0304	0x8802    LDRH	R2, [R0, #0]
0x0306	0x431A    ORRS	R2, R3
0x0308	0x8002    STRH	R2, [R0, #0]
;acilib.c, 417 :: 		p_device_version->aci_version       = *(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_ACI_VERSION);
0x030A	0x1C83    ADDS	R3, R0, #2
0x030C	0x1CB2    ADDS	R2, R6, #2
0x030E	0x1C92    ADDS	R2, R2, #2
0x0310	0x1C92    ADDS	R2, R2, #2
0x0312	0x7812    LDRB	R2, [R2, #0]
0x0314	0x701A    STRB	R2, [R3, #0]
;acilib.c, 418 :: 		p_device_version->setup_format      = *(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_SETUP_FORMAT);
0x0316	0x1CC3    ADDS	R3, R0, #3
0x0318	0x1CB2    ADDS	R2, R6, #2
0x031A	0x1C92    ADDS	R2, R2, #2
0x031C	0x1CD2    ADDS	R2, R2, #3
0x031E	0x7812    LDRB	R2, [R2, #0]
0x0320	0x701A    STRB	R2, [R3, #0]
;acilib.c, 419 :: 		p_device_version->setup_id          = (uint32_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_SETUP_ID_LSB0);
0x0322	0x1D03    ADDS	R3, R0, #4
0x0324	0x1CB2    ADDS	R2, R6, #2
0x0326	0x1C92    ADDS	R2, R2, #2
0x0328	0x1D12    ADDS	R2, R2, #4
0x032A	0x7812    LDRB	R2, [R2, #0]
0x032C	0x601A    STR	R2, [R3, #0]
;acilib.c, 420 :: 		p_device_version->setup_id         |= (uint32_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_SETUP_ID_LSB1) << 8;
0x032E	0x1D04    ADDS	R4, R0, #4
0x0330	0x1CB2    ADDS	R2, R6, #2
0x0332	0x1C92    ADDS	R2, R2, #2
0x0334	0x1D52    ADDS	R2, R2, #5
0x0336	0x7812    LDRB	R2, [R2, #0]
0x0338	0x0213    LSLS	R3, R2, #8
0x033A	0x6822    LDR	R2, [R4, #0]
0x033C	0x431A    ORRS	R2, R3
0x033E	0x6022    STR	R2, [R4, #0]
;acilib.c, 421 :: 		p_device_version->setup_id         |= (uint32_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_SETUP_ID_MSB0) << 16;
0x0340	0x1D04    ADDS	R4, R0, #4
0x0342	0x1CB2    ADDS	R2, R6, #2
0x0344	0x1C92    ADDS	R2, R2, #2
0x0346	0x1D92    ADDS	R2, R2, #6
0x0348	0x7812    LDRB	R2, [R2, #0]
0x034A	0x0413    LSLS	R3, R2, #16
0x034C	0x6822    LDR	R2, [R4, #0]
0x034E	0x431A    ORRS	R2, R3
0x0350	0x6022    STR	R2, [R4, #0]
;acilib.c, 422 :: 		p_device_version->setup_id         |= (uint32_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_SETUP_ID_MSB1) << 24;
0x0352	0x1D04    ADDS	R4, R0, #4
0x0354	0x1CB2    ADDS	R2, R6, #2
0x0356	0x1C92    ADDS	R2, R2, #2
0x0358	0x1DD2    ADDS	R2, R2, #7
0x035A	0x7812    LDRB	R2, [R2, #0]
0x035C	0x0613    LSLS	R3, R2, #24
0x035E	0x6822    LDR	R2, [R4, #0]
0x0360	0x431A    ORRS	R2, R3
0x0362	0x6022    STR	R2, [R4, #0]
;acilib.c, 423 :: 		p_device_version->setup_status      = *(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_VERSION + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_VERSION_T_SETUP_STATUS);
0x0364	0xF2000308  ADDW	R3, R0, #8
; p_device_version end address is: 0 (R0)
0x0368	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x036A	0x1C92    ADDS	R2, R2, #2
0x036C	0x3208    ADDS	R2, #8
0x036E	0x7812    LDRB	R2, [R2, #0]
0x0370	0x701A    STRB	R2, [R3, #0]
;acilib.c, 424 :: 		break;
0x0372	0xE064    B	L_acil_decode_evt_command_response33
;acilib.c, 426 :: 		case ACI_CMD_GET_DEVICE_ADDRESS:
L_acil_decode_evt_command_response35:
;acilib.c, 427 :: 		p_device_address = &(p_evt_params_cmd_rsp->params.get_device_address);
; p_evt_params_cmd_rsp start address is: 28 (R7)
; buffer_in start address is: 24 (R6)
0x0374	0x1D3B    ADDS	R3, R7, #4
; p_evt_params_cmd_rsp end address is: 28 (R7)
; p_device_address start address is: 28 (R7)
0x0376	0x461F    MOV	R7, R3
;acilib.c, 428 :: 		memcpy((uint8_t *)(p_device_address->bd_addr_own), (buffer_in + OFFSET_ACI_EVT_T_CMD_RSP+OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_ADDRESS+OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_ADDRESS_T_BD_ADDR_OWN), BTLE_DEVICE_ADDRESS_SIZE);
0x0378	0x1CB2    ADDS	R2, R6, #2
0x037A	0x1C92    ADDS	R2, R2, #2
0x037C	0x4611    MOV	R1, R2
0x037E	0x2206    MOVS	R2, #6
0x0380	0xB212    SXTH	R2, R2
0x0382	0x4618    MOV	R0, R3
0x0384	0xF7FFFF1E  BL	_memcpy+0
;acilib.c, 429 :: 		p_device_address->bd_addr_type = (aci_bd_addr_type_t) *(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP+OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_DEVICE_ADDRESS+OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_DEVICE_ADDRESS_T_BD_ADDR_TYPE);
0x0388	0x1DBB    ADDS	R3, R7, #6
; p_device_address end address is: 28 (R7)
0x038A	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x038C	0x1C92    ADDS	R2, R2, #2
0x038E	0x1D92    ADDS	R2, R2, #6
0x0390	0x7812    LDRB	R2, [R2, #0]
0x0392	0x701A    STRB	R2, [R3, #0]
;acilib.c, 430 :: 		break;
0x0394	0xE053    B	L_acil_decode_evt_command_response33
;acilib.c, 432 :: 		case ACI_CMD_GET_TEMPERATURE:
L_acil_decode_evt_command_response36:
;acilib.c, 433 :: 		p_temperature = &(p_evt_params_cmd_rsp->params.get_temperature);
; p_evt_params_cmd_rsp start address is: 28 (R7)
; buffer_in start address is: 24 (R6)
0x0396	0x1D3B    ADDS	R3, R7, #4
; p_evt_params_cmd_rsp end address is: 28 (R7)
; p_temperature start address is: 0 (R0)
0x0398	0x4618    MOV	R0, R3
;acilib.c, 434 :: 		p_temperature->temperature_value =  (int16_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_TEMPERATURE + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_TEMPERATURE_T_TEMPERATURE_VALUE_LSB);
0x039A	0x1CB2    ADDS	R2, R6, #2
0x039C	0x1C92    ADDS	R2, R2, #2
0x039E	0x7812    LDRB	R2, [R2, #0]
0x03A0	0x801A    STRH	R2, [R3, #0]
;acilib.c, 435 :: 		p_temperature->temperature_value |= (int16_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_TEMPERATURE + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_TEMPERATURE_T_TEMPERATURE_VALUE_MSB) << 8;
0x03A2	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x03A4	0x1C92    ADDS	R2, R2, #2
0x03A6	0x1C52    ADDS	R2, R2, #1
0x03A8	0x7812    LDRB	R2, [R2, #0]
0x03AA	0x0213    LSLS	R3, R2, #8
0x03AC	0xB21B    SXTH	R3, R3
0x03AE	0xF9B02000  LDRSH	R2, [R0, #0]
0x03B2	0x431A    ORRS	R2, R3
0x03B4	0x8002    STRH	R2, [R0, #0]
; p_temperature end address is: 0 (R0)
;acilib.c, 436 :: 		break;
0x03B6	0xE042    B	L_acil_decode_evt_command_response33
;acilib.c, 438 :: 		case ACI_CMD_GET_BATTERY_LEVEL:
L_acil_decode_evt_command_response37:
;acilib.c, 439 :: 		p_batt_lvl = &(p_evt_params_cmd_rsp->params.get_battery_level);
; p_evt_params_cmd_rsp start address is: 28 (R7)
; buffer_in start address is: 24 (R6)
0x03B8	0x1D3B    ADDS	R3, R7, #4
; p_evt_params_cmd_rsp end address is: 28 (R7)
; p_batt_lvl start address is: 0 (R0)
0x03BA	0x4618    MOV	R0, R3
;acilib.c, 440 :: 		p_batt_lvl->battery_level =  (int16_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_BATTERY_LEVEL + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_BATTERY_LEVEL_T_BATTERY_LEVEL_LSB);
0x03BC	0x1CB2    ADDS	R2, R6, #2
0x03BE	0x1C92    ADDS	R2, R2, #2
0x03C0	0x7812    LDRB	R2, [R2, #0]
0x03C2	0x801A    STRH	R2, [R3, #0]
;acilib.c, 441 :: 		p_batt_lvl->battery_level |= (int16_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_GET_BATTERY_LEVEL + OFFSET_ACI_EVT_CMD_RSP_PARAMS_GET_BATTERY_LEVEL_T_BATTERY_LEVEL_MSB) << 8;
0x03C4	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x03C6	0x1C92    ADDS	R2, R2, #2
0x03C8	0x1C52    ADDS	R2, R2, #1
0x03CA	0x7812    LDRB	R2, [R2, #0]
0x03CC	0x0213    LSLS	R3, R2, #8
0x03CE	0xB21B    SXTH	R3, R3
0x03D0	0x8802    LDRH	R2, [R0, #0]
0x03D2	0x431A    ORRS	R2, R3
0x03D4	0x8002    STRH	R2, [R0, #0]
; p_batt_lvl end address is: 0 (R0)
;acilib.c, 442 :: 		break;
0x03D6	0xE032    B	L_acil_decode_evt_command_response33
;acilib.c, 444 :: 		case ACI_CMD_READ_DYNAMIC_DATA:
L_acil_decode_evt_command_response38:
;acilib.c, 445 :: 		p_read_dyn_data = &(p_evt_params_cmd_rsp->params.read_dynamic_data);
; p_evt_params_cmd_rsp start address is: 28 (R7)
; buffer_in start address is: 24 (R6)
0x03D8	0x1D3B    ADDS	R3, R7, #4
; p_evt_params_cmd_rsp end address is: 28 (R7)
; p_read_dyn_data start address is: 0 (R0)
0x03DA	0x4618    MOV	R0, R3
;acilib.c, 446 :: 		p_read_dyn_data->seq_no =  (uint8_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_READ_DYNAMIC_DATA + OFFSET_ACI_EVT_CMD_RSP_READ_DYNAMIC_DATA_T_SEQ_NO);
0x03DC	0x1CB2    ADDS	R2, R6, #2
0x03DE	0x1C92    ADDS	R2, R2, #2
0x03E0	0x7812    LDRB	R2, [R2, #0]
0x03E2	0x701A    STRB	R2, [R3, #0]
;acilib.c, 447 :: 		memcpy((uint8_t *)(p_read_dyn_data->dynamic_data), (buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_READ_DYNAMIC_DATA + OFFSET_ACI_CMD_PARAMS_WRITE_DYNAMIC_DATA_T_DYNAMIC_DATA), ACIL_DECODE_EVT_GET_LENGTH(buffer_in) - 3); // 3 bytes subtracted account for EventCode, CommandOpCode and Status bytes.
0x03E4	0x7832    LDRB	R2, [R6, #0]
0x03E6	0x1ED4    SUBS	R4, R2, #3
0x03E8	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x03EA	0x1C92    ADDS	R2, R2, #2
0x03EC	0x1C53    ADDS	R3, R2, #1
0x03EE	0x1C42    ADDS	R2, R0, #1
; p_read_dyn_data end address is: 0 (R0)
0x03F0	0x4619    MOV	R1, R3
0x03F2	0x4610    MOV	R0, R2
0x03F4	0xB222    SXTH	R2, R4
0x03F6	0xF7FFFEE5  BL	_memcpy+0
;acilib.c, 449 :: 		break;
0x03FA	0xE020    B	L_acil_decode_evt_command_response33
;acilib.c, 451 :: 		case ACI_CMD_DTM_CMD:
L_acil_decode_evt_command_response39:
;acilib.c, 452 :: 		p_dtm_evt = &(p_evt_params_cmd_rsp->params.dtm_cmd);
; p_evt_params_cmd_rsp start address is: 28 (R7)
; buffer_in start address is: 24 (R6)
0x03FC	0x1D3B    ADDS	R3, R7, #4
; p_evt_params_cmd_rsp end address is: 28 (R7)
; p_dtm_evt start address is: 0 (R0)
0x03FE	0x4618    MOV	R0, R3
;acilib.c, 453 :: 		p_dtm_evt->evt_msb = (uint8_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_DTM_CMD + OFFSET_ACI_EVT_CMD_RSP_PARAMS_DTM_CMD_T_EVT_MSB);
0x0400	0x1CB2    ADDS	R2, R6, #2
0x0402	0x1C92    ADDS	R2, R2, #2
0x0404	0x7812    LDRB	R2, [R2, #0]
0x0406	0x701A    STRB	R2, [R3, #0]
;acilib.c, 454 :: 		p_dtm_evt->evt_lsb = (uint8_t)*(buffer_in + OFFSET_ACI_EVT_T_CMD_RSP + OFFSET_ACI_EVT_PARAMS_CMD_RSP_T_DTM_CMD + OFFSET_ACI_EVT_CMD_RSP_PARAMS_DTM_CMD_T_EVT_LSB);
0x0408	0x1C43    ADDS	R3, R0, #1
; p_dtm_evt end address is: 0 (R0)
0x040A	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x040C	0x1C92    ADDS	R2, R2, #2
0x040E	0x1C52    ADDS	R2, R2, #1
0x0410	0x7812    LDRB	R2, [R2, #0]
0x0412	0x701A    STRB	R2, [R3, #0]
;acilib.c, 455 :: 		break;
0x0414	0xE013    B	L_acil_decode_evt_command_response33
;acilib.c, 456 :: 		}
L_acil_decode_evt_command_response32:
; p_evt_params_cmd_rsp start address is: 28 (R7)
; buffer_in start address is: 24 (R6)
0x0416	0x9B01    LDR	R3, [SP, #4]
0x0418	0x781A    LDRB	R2, [R3, #0]
0x041A	0x2A09    CMP	R2, #9
0x041C	0xF43FAF66  BEQ	L_acil_decode_evt_command_response34
0x0420	0x781A    LDRB	R2, [R3, #0]
0x0422	0x2A0A    CMP	R2, #10
0x0424	0xD0A6    BEQ	L_acil_decode_evt_command_response35
0x0426	0x781A    LDRB	R2, [R3, #0]
0x0428	0x2A0C    CMP	R2, #12
0x042A	0xD0B4    BEQ	L_acil_decode_evt_command_response36
0x042C	0x781A    LDRB	R2, [R3, #0]
0x042E	0x2A0B    CMP	R2, #11
0x0430	0xD0C2    BEQ	L_acil_decode_evt_command_response37
0x0432	0x781A    LDRB	R2, [R3, #0]
0x0434	0x2A07    CMP	R2, #7
0x0436	0xD0CF    BEQ	L_acil_decode_evt_command_response38
0x0438	0x781A    LDRB	R2, [R3, #0]
0x043A	0x2A03    CMP	R2, #3
0x043C	0xD0DE    BEQ	L_acil_decode_evt_command_response39
; buffer_in end address is: 24 (R6)
; p_evt_params_cmd_rsp end address is: 28 (R7)
L_acil_decode_evt_command_response33:
;acilib.c, 457 :: 		}
L_end_acil_decode_evt_command_response:
0x043E	0xF8DDE000  LDR	LR, [SP, #0]
0x0442	0xB002    ADD	SP, SP, #8
0x0444	0x4770    BX	LR
; end of _acil_decode_evt_command_response
_acil_decode_evt_credit:
;acilib.c, 514 :: 		void acil_decode_evt_credit(uint8_t *buffer_in, aci_evt_params_data_credit_t *p_evt_params_data_credit)
; p_evt_params_data_credit start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_evt_params_data_credit end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_data_credit start address is: 4 (R1)
;acilib.c, 516 :: 		p_evt_params_data_credit->credit = *(buffer_in + OFFSET_ACI_EVT_T_DATA_CREDIT + OFFSET_ACI_EVT_PARAMS_DATA_CREDIT_T_CREDIT);
0x0680	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x0682	0x7812    LDRB	R2, [R2, #0]
0x0684	0x700A    STRB	R2, [R1, #0]
; p_evt_params_data_credit end address is: 4 (R1)
;acilib.c, 517 :: 		}
L_end_acil_decode_evt_credit:
0x0686	0x4770    BX	LR
; end of _acil_decode_evt_credit
_acil_decode_evt_connected:
;acilib.c, 519 :: 		void acil_decode_evt_connected(uint8_t *buffer_in, aci_evt_params_connected_t *p_aci_evt_params_connected)
; p_aci_evt_params_connected start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
0x05E8	0xB081    SUB	SP, SP, #4
0x05EA	0xF8CDE000  STR	LR, [SP, #0]
0x05EE	0x4606    MOV	R6, R0
0x05F0	0x460F    MOV	R7, R1
; p_aci_evt_params_connected end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 24 (R6)
; p_aci_evt_params_connected start address is: 28 (R7)
;acilib.c, 521 :: 		p_aci_evt_params_connected->dev_addr_type = (aci_bd_addr_type_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_DEV_ADDR_TYPE);
0x05F2	0x1CB2    ADDS	R2, R6, #2
0x05F4	0x7812    LDRB	R2, [R2, #0]
0x05F6	0x703A    STRB	R2, [R7, #0]
;acilib.c, 522 :: 		memcpy(&(p_aci_evt_params_connected->dev_addr[0]), (buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_DEV_ADDR), BTLE_DEVICE_ADDRESS_SIZE);
0x05F8	0x1CB2    ADDS	R2, R6, #2
0x05FA	0x1C53    ADDS	R3, R2, #1
0x05FC	0x1C7A    ADDS	R2, R7, #1
0x05FE	0x4619    MOV	R1, R3
0x0600	0x4610    MOV	R0, R2
0x0602	0x2206    MOVS	R2, #6
0x0604	0xB212    SXTH	R2, R2
0x0606	0xF7FFFDDD  BL	_memcpy+0
;acilib.c, 523 :: 		p_aci_evt_params_connected->conn_rf_interval       = (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_CONN_RF_INTERVAL_MSB) << 8;
0x060A	0xF2070308  ADDW	R3, R7, #8
0x060E	0x1CB2    ADDS	R2, R6, #2
0x0610	0x3208    ADDS	R2, #8
0x0612	0x7812    LDRB	R2, [R2, #0]
0x0614	0x0212    LSLS	R2, R2, #8
0x0616	0x801A    STRH	R2, [R3, #0]
;acilib.c, 524 :: 		p_aci_evt_params_connected->conn_rf_interval      |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_CONN_RF_INTERVAL_LSB);
0x0618	0xF2070408  ADDW	R4, R7, #8
0x061C	0x1CB2    ADDS	R2, R6, #2
0x061E	0x1DD2    ADDS	R2, R2, #7
0x0620	0x7812    LDRB	R2, [R2, #0]
0x0622	0xB2D3    UXTB	R3, R2
0x0624	0x8822    LDRH	R2, [R4, #0]
0x0626	0x431A    ORRS	R2, R3
0x0628	0x8022    STRH	R2, [R4, #0]
;acilib.c, 525 :: 		p_aci_evt_params_connected->conn_slave_rf_latency  = (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_CONN_SLAVE_RF_LATENCY_MSB) << 8;
0x062A	0xF207030A  ADDW	R3, R7, #10
0x062E	0x1CB2    ADDS	R2, R6, #2
0x0630	0x320A    ADDS	R2, #10
0x0632	0x7812    LDRB	R2, [R2, #0]
0x0634	0x0212    LSLS	R2, R2, #8
0x0636	0x801A    STRH	R2, [R3, #0]
;acilib.c, 526 :: 		p_aci_evt_params_connected->conn_slave_rf_latency |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_CONN_SLAVE_RF_LATENCY_LSB);
0x0638	0xF207040A  ADDW	R4, R7, #10
0x063C	0x1CB2    ADDS	R2, R6, #2
0x063E	0x3209    ADDS	R2, #9
0x0640	0x7812    LDRB	R2, [R2, #0]
0x0642	0xB2D3    UXTB	R3, R2
0x0644	0x8822    LDRH	R2, [R4, #0]
0x0646	0x431A    ORRS	R2, R3
0x0648	0x8022    STRH	R2, [R4, #0]
;acilib.c, 527 :: 		p_aci_evt_params_connected->conn_rf_timeout        = (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_CONN_RF_TIMEOUT_MSB) << 8;
0x064A	0xF207030C  ADDW	R3, R7, #12
0x064E	0x1CB2    ADDS	R2, R6, #2
0x0650	0x320C    ADDS	R2, #12
0x0652	0x7812    LDRB	R2, [R2, #0]
0x0654	0x0212    LSLS	R2, R2, #8
0x0656	0x801A    STRH	R2, [R3, #0]
;acilib.c, 528 :: 		p_aci_evt_params_connected->conn_rf_timeout       |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_CONN_RF_TIMEOUT_LSB);
0x0658	0xF207040C  ADDW	R4, R7, #12
0x065C	0x1CB2    ADDS	R2, R6, #2
0x065E	0x320B    ADDS	R2, #11
0x0660	0x7812    LDRB	R2, [R2, #0]
0x0662	0xB2D3    UXTB	R3, R2
0x0664	0x8822    LDRH	R2, [R4, #0]
0x0666	0x431A    ORRS	R2, R3
0x0668	0x8022    STRH	R2, [R4, #0]
;acilib.c, 529 :: 		p_aci_evt_params_connected->master_clock_accuracy  = (aci_clock_accuracy_t)*(buffer_in + OFFSET_ACI_EVT_T_CONNECTED + OFFSET_ACI_EVT_PARAMS_CONNECTED_T_MASTER_CLOCK_ACCURACY);
0x066A	0xF207030E  ADDW	R3, R7, #14
; p_aci_evt_params_connected end address is: 28 (R7)
0x066E	0x1CB2    ADDS	R2, R6, #2
; buffer_in end address is: 24 (R6)
0x0670	0x320D    ADDS	R2, #13
0x0672	0x7812    LDRB	R2, [R2, #0]
0x0674	0x701A    STRB	R2, [R3, #0]
;acilib.c, 531 :: 		}
L_end_acil_decode_evt_connected:
0x0676	0xF8DDE000  LDR	LR, [SP, #0]
0x067A	0xB001    ADD	SP, SP, #4
0x067C	0x4770    BX	LR
; end of _acil_decode_evt_connected
_acil_decode_evt_pipe_status:
;acilib.c, 468 :: 		void acil_decode_evt_pipe_status(uint8_t *buffer_in, aci_evt_params_pipe_status_t *p_aci_evt_params_pipe_status)
; p_aci_evt_params_pipe_status start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
0x058C	0xB081    SUB	SP, SP, #4
0x058E	0xF8CDE000  STR	LR, [SP, #0]
0x0592	0x4607    MOV	R7, R0
0x0594	0x460E    MOV	R6, R1
; p_aci_evt_params_pipe_status end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 28 (R7)
; p_aci_evt_params_pipe_status start address is: 24 (R6)
;acilib.c, 470 :: 		memcpy((uint8_t *)p_aci_evt_params_pipe_status->pipes_open_bitmap, (buffer_in + OFFSET_ACI_EVT_T_PIPE_STATUS + OFFSET_ACI_EVT_PARAMS_PIPE_STATUS_T_PIPES_OPEN_BITMAP), 8);
0x0596	0x1CBA    ADDS	R2, R7, #2
0x0598	0x4611    MOV	R1, R2
0x059A	0x2208    MOVS	R2, #8
0x059C	0xB212    SXTH	R2, R2
0x059E	0x4630    MOV	R0, R6
0x05A0	0xF7FFFE10  BL	_memcpy+0
;acilib.c, 471 :: 		memcpy(openPipes, (uint8_t *)p_aci_evt_params_pipe_status->pipes_open_bitmap, 8);
0x05A4	0x2208    MOVS	R2, #8
0x05A6	0xB212    SXTH	R2, R2
0x05A8	0x4631    MOV	R1, R6
0x05AA	0x480D    LDR	R0, [PC, #52]
0x05AC	0xF7FFFE0A  BL	_memcpy+0
;acilib.c, 472 :: 		memcpy((uint8_t *)p_aci_evt_params_pipe_status->pipes_closed_bitmap, (buffer_in + OFFSET_ACI_EVT_T_PIPE_STATUS + OFFSET_ACI_EVT_PARAMS_PIPE_STATUS_T_PIPES_CLOSED_BITMAP), 8);
0x05B0	0x1CBA    ADDS	R2, R7, #2
; buffer_in end address is: 28 (R7)
0x05B2	0xF2020308  ADDW	R3, R2, #8
0x05B6	0xF2060208  ADDW	R2, R6, #8
0x05BA	0x4619    MOV	R1, R3
0x05BC	0x4610    MOV	R0, R2
0x05BE	0x2208    MOVS	R2, #8
0x05C0	0xB212    SXTH	R2, R2
0x05C2	0xF7FFFDFF  BL	_memcpy+0
;acilib.c, 473 :: 		memcpy(openClosed, (uint8_t *)p_aci_evt_params_pipe_status->pipes_closed_bitmap, 8);
0x05C6	0xF2060208  ADDW	R2, R6, #8
; p_aci_evt_params_pipe_status end address is: 24 (R6)
0x05CA	0x4611    MOV	R1, R2
0x05CC	0x2208    MOVS	R2, #8
0x05CE	0xB212    SXTH	R2, R2
0x05D0	0x4804    LDR	R0, [PC, #16]
0x05D2	0xF7FFFDF7  BL	_memcpy+0
;acilib.c, 474 :: 		}
L_end_acil_decode_evt_pipe_status:
0x05D6	0xF8DDE000  LDR	LR, [SP, #0]
0x05DA	0xB001    ADD	SP, SP, #4
0x05DC	0x4770    BX	LR
0x05DE	0xBF00    NOP
0x05E0	0x015A2000  	_openPipes+0
0x05E4	0x01622000  	_openClosed+0
; end of _acil_decode_evt_pipe_status
_acil_decode_evt_disconnected:
;acilib.c, 476 :: 		void acil_decode_evt_disconnected(uint8_t *buffer_in, aci_evt_params_disconnected_t *p_aci_evt_params_disconnected)
; p_aci_evt_params_disconnected start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_disconnected end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_disconnected start address is: 4 (R1)
;acilib.c, 478 :: 		p_aci_evt_params_disconnected->aci_status = (aci_status_code_t)*(buffer_in + OFFSET_ACI_EVT_T_DISCONNECTED + OFFSET_ACI_EVT_PARAMS_DISCONNECTED_T_ACI_STATUS);
0x0714	0x1C82    ADDS	R2, R0, #2
0x0716	0x7812    LDRB	R2, [R2, #0]
0x0718	0x700A    STRB	R2, [R1, #0]
;acilib.c, 479 :: 		p_aci_evt_params_disconnected->btle_status = *(buffer_in + OFFSET_ACI_EVT_T_DISCONNECTED + OFFSET_ACI_EVT_PARAMS_DISCONNECTED_T_BTLE_STATUS);
0x071A	0x1C4B    ADDS	R3, R1, #1
; p_aci_evt_params_disconnected end address is: 4 (R1)
0x071C	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x071E	0x1C52    ADDS	R2, R2, #1
0x0720	0x7812    LDRB	R2, [R2, #0]
0x0722	0x701A    STRB	R2, [R3, #0]
;acilib.c, 480 :: 		}
L_end_acil_decode_evt_disconnected:
0x0724	0x4770    BX	LR
; end of _acil_decode_evt_disconnected
_acil_decode_evt_bond_status:
;acilib.c, 482 :: 		void acil_decode_evt_bond_status(uint8_t *buffer_in, aci_evt_params_bond_status_t *p_aci_evt_params_bond_status)
; p_aci_evt_params_bond_status start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_bond_status end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_bond_status start address is: 4 (R1)
;acilib.c, 484 :: 		p_aci_evt_params_bond_status->status_code = (aci_bond_status_code_t)*(buffer_in + OFFSET_ACI_EVT_T_BOND_STATUS + OFFSET_ACI_EVT_PARAMS_BOND_STATUS_T_STATUS_CODE);
0x06D8	0x1C82    ADDS	R2, R0, #2
0x06DA	0x7812    LDRB	R2, [R2, #0]
0x06DC	0x700A    STRB	R2, [R1, #0]
;acilib.c, 485 :: 		p_aci_evt_params_bond_status->status_source = (aci_bond_status_source_t)*(buffer_in + OFFSET_ACI_EVT_T_BOND_STATUS + OFFSET_ACI_EVT_PARAMS_BOND_STATUS_T_STATUS_SOURCE);
0x06DE	0x1C4B    ADDS	R3, R1, #1
0x06E0	0x1C82    ADDS	R2, R0, #2
0x06E2	0x1C52    ADDS	R2, R2, #1
0x06E4	0x7812    LDRB	R2, [R2, #0]
0x06E6	0x701A    STRB	R2, [R3, #0]
;acilib.c, 486 :: 		p_aci_evt_params_bond_status->secmode1_bitmap = *(buffer_in + OFFSET_ACI_EVT_T_BOND_STATUS + OFFSET_ACI_EVT_PARAMS_BOND_STATUS_T_SECMODE1_BITMAP);
0x06E8	0x1C8B    ADDS	R3, R1, #2
0x06EA	0x1C82    ADDS	R2, R0, #2
0x06EC	0x1C92    ADDS	R2, R2, #2
0x06EE	0x7812    LDRB	R2, [R2, #0]
0x06F0	0x701A    STRB	R2, [R3, #0]
;acilib.c, 487 :: 		p_aci_evt_params_bond_status->secmode2_bitmap = *(buffer_in + OFFSET_ACI_EVT_T_BOND_STATUS + OFFSET_ACI_EVT_PARAMS_BOND_STATUS_T_SECMODE2_BITMAP);
0x06F2	0x1CCB    ADDS	R3, R1, #3
0x06F4	0x1C82    ADDS	R2, R0, #2
0x06F6	0x1CD2    ADDS	R2, R2, #3
0x06F8	0x7812    LDRB	R2, [R2, #0]
0x06FA	0x701A    STRB	R2, [R3, #0]
;acilib.c, 488 :: 		p_aci_evt_params_bond_status->keys_exchanged_slave = *(buffer_in + OFFSET_ACI_EVT_T_BOND_STATUS + OFFSET_ACI_EVT_PARAMS_BOND_STATUS_T_KEYS_EXCHANGED_SLAVE);
0x06FC	0x1D0B    ADDS	R3, R1, #4
0x06FE	0x1C82    ADDS	R2, R0, #2
0x0700	0x1D12    ADDS	R2, R2, #4
0x0702	0x7812    LDRB	R2, [R2, #0]
0x0704	0x701A    STRB	R2, [R3, #0]
;acilib.c, 489 :: 		p_aci_evt_params_bond_status->keys_exchanged_master = *(buffer_in + OFFSET_ACI_EVT_T_BOND_STATUS + OFFSET_ACI_EVT_PARAMS_BOND_STATUS_T_KEYS_EXCHANGED_MASTER);
0x0706	0x1D4B    ADDS	R3, R1, #5
; p_aci_evt_params_bond_status end address is: 4 (R1)
0x0708	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x070A	0x1D52    ADDS	R2, R2, #5
0x070C	0x7812    LDRB	R2, [R2, #0]
0x070E	0x701A    STRB	R2, [R3, #0]
;acilib.c, 490 :: 		}
L_end_acil_decode_evt_bond_status:
0x0710	0x4770    BX	LR
; end of _acil_decode_evt_bond_status
_acil_decode_evt_timing:
;acilib.c, 533 :: 		void acil_decode_evt_timing(uint8_t *buffer_in, aci_evt_params_timing_t *p_evt_params_timing)
; p_evt_params_timing start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_evt_params_timing end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_timing start address is: 4 (R1)
;acilib.c, 535 :: 		p_evt_params_timing->conn_rf_interval       = *(buffer_in + OFFSET_ACI_EVT_T_TIMING + OFFSET_ACI_EVT_PARAMS_TIMING_T_CONN_RF_INTERVAL_MSB) << 8;
0x0688	0x1C82    ADDS	R2, R0, #2
0x068A	0x1C52    ADDS	R2, R2, #1
0x068C	0x7812    LDRB	R2, [R2, #0]
0x068E	0x0212    LSLS	R2, R2, #8
0x0690	0x800A    STRH	R2, [R1, #0]
;acilib.c, 536 :: 		p_evt_params_timing->conn_rf_interval      |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_TIMING + OFFSET_ACI_EVT_PARAMS_TIMING_T_CONN_RF_INTERVAL_LSB);
0x0692	0x1C82    ADDS	R2, R0, #2
0x0694	0x7812    LDRB	R2, [R2, #0]
0x0696	0xB2D3    UXTB	R3, R2
0x0698	0x880A    LDRH	R2, [R1, #0]
0x069A	0x431A    ORRS	R2, R3
0x069C	0x800A    STRH	R2, [R1, #0]
;acilib.c, 537 :: 		p_evt_params_timing->conn_slave_rf_latency  = (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_TIMING + OFFSET_ACI_EVT_PARAMS_TIMING_T_CONN_SLAVE_RF_LATENCY_MSB) << 8;
0x069E	0x1C8B    ADDS	R3, R1, #2
0x06A0	0x1C82    ADDS	R2, R0, #2
0x06A2	0x1CD2    ADDS	R2, R2, #3
0x06A4	0x7812    LDRB	R2, [R2, #0]
0x06A6	0x0212    LSLS	R2, R2, #8
0x06A8	0x801A    STRH	R2, [R3, #0]
;acilib.c, 538 :: 		p_evt_params_timing->conn_slave_rf_latency |= (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_TIMING + OFFSET_ACI_EVT_PARAMS_TIMING_T_CONN_SLAVE_RF_LATENCY_LSB);
0x06AA	0x1C8C    ADDS	R4, R1, #2
0x06AC	0x1C82    ADDS	R2, R0, #2
0x06AE	0x1C92    ADDS	R2, R2, #2
0x06B0	0x7812    LDRB	R2, [R2, #0]
0x06B2	0xB2D3    UXTB	R3, R2
0x06B4	0x8822    LDRH	R2, [R4, #0]
0x06B6	0x431A    ORRS	R2, R3
0x06B8	0x8022    STRH	R2, [R4, #0]
;acilib.c, 539 :: 		p_evt_params_timing->conn_rf_timeout        = (uint16_t)*(buffer_in + OFFSET_ACI_EVT_T_TIMING + OFFSET_ACI_EVT_PARAMS_TIMING_T_CONN_RF_TIMEOUT_MSB) << 8;
0x06BA	0x1D0B    ADDS	R3, R1, #4
0x06BC	0x1C82    ADDS	R2, R0, #2
0x06BE	0x1D52    ADDS	R2, R2, #5
0x06C0	0x7812    LDRB	R2, [R2, #0]
0x06C2	0x0212    LSLS	R2, R2, #8
0x06C4	0x801A    STRH	R2, [R3, #0]
;acilib.c, 540 :: 		p_evt_params_timing->conn_rf_timeout       |= *(buffer_in + OFFSET_ACI_EVT_T_TIMING + OFFSET_ACI_EVT_PARAMS_TIMING_T_CONN_RF_TIMEOUT_LSB);
0x06C6	0x1D0C    ADDS	R4, R1, #4
; p_evt_params_timing end address is: 4 (R1)
0x06C8	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x06CA	0x1D12    ADDS	R2, R2, #4
0x06CC	0x7813    LDRB	R3, [R2, #0]
0x06CE	0x8822    LDRH	R2, [R4, #0]
0x06D0	0x431A    ORRS	R2, R3
0x06D2	0x8022    STRH	R2, [R4, #0]
;acilib.c, 541 :: 		}
L_end_acil_decode_evt_timing:
0x06D4	0x4770    BX	LR
; end of _acil_decode_evt_timing
_acil_decode_evt_data_ack:
;acilib.c, 500 :: 		void acil_decode_evt_data_ack(uint8_t *buffer_in, aci_evt_params_data_ack_t *p_evt_params_data_ack)
; p_evt_params_data_ack start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_evt_params_data_ack end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_data_ack start address is: 4 (R1)
;acilib.c, 502 :: 		p_evt_params_data_ack->pipe_number = *(buffer_in + OFFSET_ACI_EVT_T_DATA_ACK + OFFSET_ACI_EVT_PARAMS_DATA_ACK_T_PIPE_NUMBER);
0x0520	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x0522	0x7812    LDRB	R2, [R2, #0]
0x0524	0x700A    STRB	R2, [R1, #0]
; p_evt_params_data_ack end address is: 4 (R1)
;acilib.c, 503 :: 		}
L_end_acil_decode_evt_data_ack:
0x0526	0x4770    BX	LR
; end of _acil_decode_evt_data_ack
_acil_decode_evt_data_received:
;acilib.c, 492 :: 		uint8_t acil_decode_evt_data_received(uint8_t *buffer_in, aci_evt_params_data_received_t *p_evt_params_data_received)
; p_evt_params_data_received start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
0x04F0	0xB081    SUB	SP, SP, #4
0x04F2	0xF8CDE000  STR	LR, [SP, #0]
; p_evt_params_data_received end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_data_received start address is: 4 (R1)
;acilib.c, 494 :: 		uint8_t size = *( buffer_in + OFFSET_ACI_EVT_T_LEN) - (OFFSET_ACI_EVT_T_DATA_RECEIVED + OFFSET_ACI_RX_DATA_T_ACI_DATA) + 1 ;
0x04F6	0x7802    LDRB	R2, [R0, #0]
0x04F8	0x1ED2    SUBS	R2, R2, #3
0x04FA	0xB212    SXTH	R2, R2
0x04FC	0x1C52    ADDS	R2, R2, #1
; size start address is: 24 (R6)
0x04FE	0xB2D6    UXTB	R6, R2
;acilib.c, 495 :: 		p_evt_params_data_received->rx_data.pipe_number = *(buffer_in + OFFSET_ACI_EVT_T_DATA_RECEIVED + OFFSET_ACI_RX_DATA_T_PIPE_NUMBER);
0x0500	0x1C82    ADDS	R2, R0, #2
0x0502	0x7812    LDRB	R2, [R2, #0]
0x0504	0x700A    STRB	R2, [R1, #0]
;acilib.c, 496 :: 		memcpy((uint8_t *)p_evt_params_data_received->rx_data.aci_data, (buffer_in + OFFSET_ACI_EVT_T_DATA_RECEIVED + OFFSET_ACI_RX_DATA_T_ACI_DATA), size);
0x0506	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x0508	0x1C53    ADDS	R3, R2, #1
0x050A	0x1C4A    ADDS	R2, R1, #1
; p_evt_params_data_received end address is: 4 (R1)
0x050C	0x4619    MOV	R1, R3
0x050E	0x4610    MOV	R0, R2
0x0510	0xB2F2    UXTB	R2, R6
0x0512	0xF7FFFE57  BL	_memcpy+0
;acilib.c, 497 :: 		return size;
0x0516	0xB2F0    UXTB	R0, R6
; size end address is: 24 (R6)
;acilib.c, 498 :: 		}
L_end_acil_decode_evt_data_received:
0x0518	0xF8DDE000  LDR	LR, [SP, #0]
0x051C	0xB001    ADD	SP, SP, #4
0x051E	0x4770    BX	LR
; end of _acil_decode_evt_data_received
_acil_decode_evt_pipe_error:
;acilib.c, 543 :: 		void acil_decode_evt_pipe_error(uint8_t *buffer_in, aci_evt_params_pipe_error_t *p_evt_params_pipe_error)
; p_evt_params_pipe_error start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_evt_params_pipe_error end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_pipe_error start address is: 4 (R1)
;acilib.c, 546 :: 		p_evt_params_pipe_error->pipe_number = *(buffer_in + OFFSET_ACI_EVT_T_PIPE_ERROR + OFFSET_ACI_EVT_PARAMS_PIPE_ERROR_T_PIPE_NUMBER);
0x04D4	0x1C82    ADDS	R2, R0, #2
0x04D6	0x7812    LDRB	R2, [R2, #0]
0x04D8	0x700A    STRB	R2, [R1, #0]
;acilib.c, 547 :: 		p_evt_params_pipe_error->error_code = *(buffer_in + OFFSET_ACI_EVT_T_PIPE_ERROR + OFFSET_ACI_EVT_PARAMS_PIPE_ERROR_T_ERROR_CODE);
0x04DA	0x1C4B    ADDS	R3, R1, #1
0x04DC	0x1C82    ADDS	R2, R0, #2
0x04DE	0x1C52    ADDS	R2, R2, #1
0x04E0	0x7812    LDRB	R2, [R2, #0]
0x04E2	0x701A    STRB	R2, [R3, #0]
;acilib.c, 548 :: 		p_evt_params_pipe_error->params.error_data.content[0] = *(buffer_in + OFFSET_ACI_EVT_T_PIPE_ERROR + OFFSET_ACI_EVT_PARAMS_PIPE_ERROR_T_ERROR_DATA + OFFSET_ERROR_DATA_T_CONTENT);
0x04E4	0x1C8B    ADDS	R3, R1, #2
; p_evt_params_pipe_error end address is: 4 (R1)
0x04E6	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x04E8	0x1C92    ADDS	R2, R2, #2
0x04EA	0x7812    LDRB	R2, [R2, #0]
0x04EC	0x701A    STRB	R2, [R3, #0]
;acilib.c, 549 :: 		}
L_end_acil_decode_evt_pipe_error:
0x04EE	0x4770    BX	LR
; end of _acil_decode_evt_pipe_error
_acil_decode_evt_key_request:
;acilib.c, 551 :: 		void acil_decode_evt_key_request(uint8_t *buffer_in, aci_evt_params_key_request_t *p_evt_params_key_request)
; p_evt_params_key_request start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_evt_params_key_request end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_evt_params_key_request start address is: 4 (R1)
;acilib.c, 553 :: 		p_evt_params_key_request->key_type = (aci_key_type_t)*(buffer_in + OFFSET_ACI_EVT_T_KEY_REQUEST + OFFSET_ACI_EVT_PARAMS_KEY_REQUEST_T_KEY_TYPE);
0x0584	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x0586	0x7812    LDRB	R2, [R2, #0]
0x0588	0x700A    STRB	R2, [R1, #0]
; p_evt_params_key_request end address is: 4 (R1)
;acilib.c, 554 :: 		}
L_end_acil_decode_evt_key_request:
0x058A	0x4770    BX	LR
; end of _acil_decode_evt_key_request
_acil_decode_evt_display_passkey:
;acilib.c, 563 :: 		void acil_decode_evt_display_passkey(uint8_t *buffer_in, aci_evt_params_display_passkey_t *p_aci_evt_params_display_passkey)
; p_aci_evt_params_display_passkey start address is: 4 (R1)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_display_passkey end address is: 4 (R1)
; buffer_in end address is: 0 (R0)
; buffer_in start address is: 0 (R0)
; p_aci_evt_params_display_passkey start address is: 4 (R1)
;acilib.c, 565 :: 		p_aci_evt_params_display_passkey->passkey[0] = *(buffer_in + OFFSET_ACI_EVT_T_DISPLAY_PASSKEY +  OFFSET_ACI_EVT_PARAMS_DISPLAY_PASSKEY_T_PASSKEY + 0);
0x0548	0x1C82    ADDS	R2, R0, #2
0x054A	0x7812    LDRB	R2, [R2, #0]
0x054C	0x700A    STRB	R2, [R1, #0]
;acilib.c, 566 :: 		p_aci_evt_params_display_passkey->passkey[1] = *(buffer_in + OFFSET_ACI_EVT_T_DISPLAY_PASSKEY +  OFFSET_ACI_EVT_PARAMS_DISPLAY_PASSKEY_T_PASSKEY + 1);
0x054E	0x1C4B    ADDS	R3, R1, #1
0x0550	0x1C82    ADDS	R2, R0, #2
0x0552	0x1C52    ADDS	R2, R2, #1
0x0554	0x7812    LDRB	R2, [R2, #0]
0x0556	0x701A    STRB	R2, [R3, #0]
;acilib.c, 567 :: 		p_aci_evt_params_display_passkey->passkey[2] = *(buffer_in + OFFSET_ACI_EVT_T_DISPLAY_PASSKEY +  OFFSET_ACI_EVT_PARAMS_DISPLAY_PASSKEY_T_PASSKEY + 2);
0x0558	0x1C8B    ADDS	R3, R1, #2
0x055A	0x1C82    ADDS	R2, R0, #2
0x055C	0x1C92    ADDS	R2, R2, #2
0x055E	0x7812    LDRB	R2, [R2, #0]
0x0560	0x701A    STRB	R2, [R3, #0]
;acilib.c, 568 :: 		p_aci_evt_params_display_passkey->passkey[3] = *(buffer_in + OFFSET_ACI_EVT_T_DISPLAY_PASSKEY +  OFFSET_ACI_EVT_PARAMS_DISPLAY_PASSKEY_T_PASSKEY + 3);
0x0562	0x1CCB    ADDS	R3, R1, #3
0x0564	0x1C82    ADDS	R2, R0, #2
0x0566	0x1CD2    ADDS	R2, R2, #3
0x0568	0x7812    LDRB	R2, [R2, #0]
0x056A	0x701A    STRB	R2, [R3, #0]
;acilib.c, 569 :: 		p_aci_evt_params_display_passkey->passkey[4] = *(buffer_in + OFFSET_ACI_EVT_T_DISPLAY_PASSKEY +  OFFSET_ACI_EVT_PARAMS_DISPLAY_PASSKEY_T_PASSKEY + 4);
0x056C	0x1D0B    ADDS	R3, R1, #4
0x056E	0x1C82    ADDS	R2, R0, #2
0x0570	0x1D12    ADDS	R2, R2, #4
0x0572	0x7812    LDRB	R2, [R2, #0]
0x0574	0x701A    STRB	R2, [R3, #0]
;acilib.c, 570 :: 		p_aci_evt_params_display_passkey->passkey[5] = *(buffer_in + OFFSET_ACI_EVT_T_DISPLAY_PASSKEY +  OFFSET_ACI_EVT_PARAMS_DISPLAY_PASSKEY_T_PASSKEY + 5);
0x0576	0x1D4B    ADDS	R3, R1, #5
; p_aci_evt_params_display_passkey end address is: 4 (R1)
0x0578	0x1C82    ADDS	R2, R0, #2
; buffer_in end address is: 0 (R0)
0x057A	0x1D52    ADDS	R2, R2, #5
0x057C	0x7812    LDRB	R2, [R2, #0]
0x057E	0x701A    STRB	R2, [R3, #0]
;acilib.c, 571 :: 		}
L_end_acil_decode_evt_display_passkey:
0x0580	0x4770    BX	LR
; end of _acil_decode_evt_display_passkey
_Blep_Write:
;Blep.c, 49 :: 		void Blep_Write(unsigned short *dat, unsigned int txLen)  {
0x1138	0xB085    SUB	SP, SP, #20
0x113A	0xF8CDE000  STR	LR, [SP, #0]
0x113E	0x9003    STR	R0, [SP, #12]
0x1140	0xF8AD1010  STRH	R1, [SP, #16]
;Blep.c, 52 :: 		Blep_REQ = 0;
0x1144	0x2300    MOVS	R3, #0
0x1146	0xB25B    SXTB	R3, R3
0x1148	0x4A2E    LDR	R2, [PC, #184]
0x114A	0x6013    STR	R3, [R2, #0]
;Blep.c, 53 :: 		while(Blep_RDY == 1);
L_Blep_Write0:
0x114C	0x4B2E    LDR	R3, [PC, #184]
0x114E	0x681A    LDR	R2, [R3, #0]
0x1150	0xB102    CBZ	R2, L_Blep_Write1
0x1152	0xE7FB    B	L_Blep_Write0
L_Blep_Write1:
;Blep.c, 55 :: 		rcvDummy = SPI_Read(dat[0]);
0x1154	0x9A03    LDR	R2, [SP, #12]
0x1156	0x7812    LDRB	R2, [R2, #0]
0x1158	0xB290    UXTH	R0, R2
0x115A	0xF7FFFC57  BL	_SPI_Read+0
;Blep.c, 56 :: 		rxLen = SPI_Read(dat[1]);
0x115E	0x9A03    LDR	R2, [SP, #12]
0x1160	0x1C52    ADDS	R2, R2, #1
0x1162	0x7812    LDRB	R2, [R2, #0]
0x1164	0xB290    UXTH	R0, R2
0x1166	0xF7FFFC51  BL	_SPI_Read+0
0x116A	0xF88D0008  STRB	R0, [SP, #8]
;Blep.c, 57 :: 		if(rxLen != 0) {
0x116E	0xB2C2    UXTB	R2, R0
0x1170	0xB11A    CBZ	R2, L_Blep_Write2
;Blep.c, 58 :: 		readBuff[0] = rxLen;
0x1172	0xF89D3008  LDRB	R3, [SP, #8]
0x1176	0x4A25    LDR	R2, [PC, #148]
0x1178	0x7013    STRB	R3, [R2, #0]
;Blep.c, 59 :: 		}
L_Blep_Write2:
;Blep.c, 61 :: 		for (cnt=2; (cnt<txLen + 1) || (cnt<rxLen + 2); cnt++)
; cnt start address is: 24 (R6)
0x117A	0x2602    MOVS	R6, #2
; cnt end address is: 24 (R6)
0x117C	0xB2F1    UXTB	R1, R6
L_Blep_Write3:
; cnt start address is: 4 (R1)
0x117E	0xF8BD2010  LDRH	R2, [SP, #16]
0x1182	0x1C52    ADDS	R2, R2, #1
0x1184	0xB292    UXTH	R2, R2
0x1186	0x4291    CMP	R1, R2
0x1188	0xD306    BCC	L__Blep_Write34
0x118A	0xF89D2008  LDRB	R2, [SP, #8]
0x118E	0x1C92    ADDS	R2, R2, #2
0x1190	0xB212    SXTH	R2, R2
0x1192	0x4291    CMP	R1, R2
0x1194	0xDB00    BLT	L__Blep_Write33
; cnt end address is: 4 (R1)
0x1196	0xE029    B	L_Blep_Write4
L__Blep_Write34:
; cnt start address is: 4 (R1)
L__Blep_Write33:
;Blep.c, 64 :: 		if (cnt < txLen + 1) {
0x1198	0xF8BD2010  LDRH	R2, [SP, #16]
0x119C	0x1C52    ADDS	R2, R2, #1
0x119E	0xB292    UXTH	R2, R2
0x11A0	0x4291    CMP	R1, R2
0x11A2	0xD20B    BCS	L_Blep_Write8
;Blep.c, 65 :: 		tmp = SPI_Read(dat[cnt]); // transmit
0x11A4	0x9A03    LDR	R2, [SP, #12]
0x11A6	0x1852    ADDS	R2, R2, R1
0x11A8	0x7812    LDRB	R2, [R2, #0]
0x11AA	0xF88D1004  STRB	R1, [SP, #4]
0x11AE	0xB290    UXTH	R0, R2
0x11B0	0xF7FFFC2C  BL	_SPI_Read+0
0x11B4	0xF89D1004  LDRB	R1, [SP, #4]
; tmp start address is: 0 (R0)
0x11B8	0xB2C0    UXTB	R0, R0
;Blep.c, 66 :: 		} else {
; tmp end address is: 0 (R0)
0x11BA	0xE008    B	L_Blep_Write9
L_Blep_Write8:
;Blep.c, 67 :: 		tmp = SPI_Read(0); // receive only
0x11BC	0xF88D1004  STRB	R1, [SP, #4]
0x11C0	0x2000    MOVS	R0, #0
0x11C2	0xF7FFFC23  BL	_SPI_Read+0
0x11C6	0xF89D1004  LDRB	R1, [SP, #4]
; tmp start address is: 8 (R2)
0x11CA	0xB2C2    UXTB	R2, R0
; tmp end address is: 8 (R2)
0x11CC	0xB2D0    UXTB	R0, R2
;Blep.c, 68 :: 		}
L_Blep_Write9:
;Blep.c, 70 :: 		if (cnt < rxLen + 2) { // receive
; tmp start address is: 0 (R0)
0x11CE	0xF89D2008  LDRB	R2, [SP, #8]
0x11D2	0x1C92    ADDS	R2, R2, #2
0x11D4	0xB212    SXTH	R2, R2
0x11D6	0x4291    CMP	R1, R2
0x11D8	0xDA04    BGE	L_Blep_Write10
;Blep.c, 71 :: 		readBuff[cnt-1] = tmp;
0x11DA	0x1E4B    SUBS	R3, R1, #1
0x11DC	0xB21B    SXTH	R3, R3
0x11DE	0x4A0B    LDR	R2, [PC, #44]
0x11E0	0x18D2    ADDS	R2, R2, R3
0x11E2	0x7010    STRB	R0, [R2, #0]
; tmp end address is: 0 (R0)
;Blep.c, 72 :: 		}
L_Blep_Write10:
;Blep.c, 61 :: 		for (cnt=2; (cnt<txLen + 1) || (cnt<rxLen + 2); cnt++)
0x11E4	0x1C4A    ADDS	R2, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 24 (R6)
0x11E6	0xB2D6    UXTB	R6, R2
;Blep.c, 73 :: 		}
0x11E8	0xB2F1    UXTB	R1, R6
; cnt end address is: 24 (R6)
0x11EA	0xE7C8    B	L_Blep_Write3
L_Blep_Write4:
;Blep.c, 75 :: 		Blep_REQ = 1;
0x11EC	0x2301    MOVS	R3, #1
0x11EE	0xB25B    SXTB	R3, R3
0x11F0	0x4A04    LDR	R2, [PC, #16]
0x11F2	0x6013    STR	R3, [R2, #0]
;Blep.c, 76 :: 		acil_decode_evt(readBuff, &p_aci_evt);
0x11F4	0x4906    LDR	R1, [PC, #24]
0x11F6	0x4805    LDR	R0, [PC, #20]
0x11F8	0xF7FFFAAA  BL	_acil_decode_evt+0
;Blep.c, 78 :: 		}
L_end_Blep_Write:
0x11FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1200	0xB005    ADD	SP, SP, #20
0x1202	0x4770    BX	LR
0x1204	0x829C4241  	Blep_REQ+0
0x1208	0x022C4241  	Blep_RDY+0
0x120C	0x016A2000  	_readBuff+0
0x1210	0x01AC2000  	_p_aci_evt+0
; end of _Blep_Write
_Blep_Bond:
;Blep.c, 151 :: 		void Blep_Bond(uint16_t timeout, uint16_t adv_interval) {
; adv_interval start address is: 4 (R1)
; timeout start address is: 0 (R0)
0x197C	0xB081    SUB	SP, SP, #4
0x197E	0xF8CDE000  STR	LR, [SP, #0]
; adv_interval end address is: 4 (R1)
; timeout end address is: 0 (R0)
; timeout start address is: 0 (R0)
; adv_interval start address is: 4 (R1)
;Blep.c, 152 :: 		bondParam.timeout = timeout;
0x1982	0x4A08    LDR	R2, [PC, #32]
0x1984	0x8010    STRH	R0, [R2, #0]
; timeout end address is: 0 (R0)
;Blep.c, 153 :: 		bondParam.adv_interval = adv_interval;
0x1986	0x4A08    LDR	R2, [PC, #32]
0x1988	0x8011    STRH	R1, [R2, #0]
; adv_interval end address is: 4 (R1)
;Blep.c, 154 :: 		acil_encode_cmd_bond(writeBuff, (aci_cmd_params_bond_t*)&bondParam);
0x198A	0x4906    LDR	R1, [PC, #24]
0x198C	0x4807    LDR	R0, [PC, #28]
0x198E	0xF7FFFC41  BL	_acil_encode_cmd_bond+0
;Blep.c, 155 :: 		Blep_Write(writeBuff, MSG_BOND_LEN);
0x1992	0x2105    MOVS	R1, #5
0x1994	0x4805    LDR	R0, [PC, #20]
0x1996	0xF7FFFBCF  BL	_Blep_Write+0
;Blep.c, 156 :: 		}
L_end_Blep_Bond:
0x199A	0xF8DDE000  LDR	LR, [SP, #0]
0x199E	0xB001    ADD	SP, SP, #4
0x19A0	0x4770    BX	LR
0x19A2	0xBF00    NOP
0x19A4	0x01EA2000  	_bondParam+0
0x19A8	0x01EC2000  	_bondParam+2
0x19AC	0x018A2000  	_writeBuff+0
; end of _Blep_Bond
_acil_encode_cmd_bond:
;acilib.c, 72 :: 		void acil_encode_cmd_bond(uint8_t *buffer, aci_cmd_params_bond_t *p_aci_cmd_params_bond)
; p_aci_cmd_params_bond start address is: 4 (R1)
; buffer start address is: 0 (R0)
; p_aci_cmd_params_bond end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; p_aci_cmd_params_bond start address is: 4 (R1)
;acilib.c, 74 :: 		*(buffer + OFFSET_ACI_CMD_T_LEN) = MSG_BOND_LEN;
0x1214	0x2205    MOVS	R2, #5
0x1216	0x7002    STRB	R2, [R0, #0]
;acilib.c, 75 :: 		*(buffer + OFFSET_ACI_CMD_T_CMD_OPCODE) = ACI_CMD_BOND;
0x1218	0x1C43    ADDS	R3, R0, #1
0x121A	0x2210    MOVS	R2, #16
0x121C	0x701A    STRB	R2, [R3, #0]
;acilib.c, 76 :: 		*(buffer + OFFSET_ACI_CMD_T_BOND + OFFSET_ACI_CMD_PARAMS_BOND_T_TIMEOUT_MSB) = (uint8_t)(p_aci_cmd_params_bond->timeout >> 8);
0x121E	0x1C82    ADDS	R2, R0, #2
0x1220	0x1C53    ADDS	R3, R2, #1
0x1222	0x880A    LDRH	R2, [R1, #0]
0x1224	0x0A12    LSRS	R2, R2, #8
0x1226	0xB2D2    UXTB	R2, R2
0x1228	0x701A    STRB	R2, [R3, #0]
;acilib.c, 77 :: 		*(buffer + OFFSET_ACI_CMD_T_BOND + OFFSET_ACI_CMD_PARAMS_BOND_T_TIMEOUT_LSB) = (uint8_t)(p_aci_cmd_params_bond->timeout);
0x122A	0x1C83    ADDS	R3, R0, #2
0x122C	0x880A    LDRH	R2, [R1, #0]
0x122E	0xB2D2    UXTB	R2, R2
0x1230	0x701A    STRB	R2, [R3, #0]
;acilib.c, 78 :: 		*(buffer + OFFSET_ACI_CMD_T_BOND + OFFSET_ACI_CMD_PARAMS_BOND_T_ADV_INTERVAL_MSB) = (uint8_t)(p_aci_cmd_params_bond->adv_interval >> 8);
0x1232	0x1C82    ADDS	R2, R0, #2
0x1234	0x1CD3    ADDS	R3, R2, #3
0x1236	0x1C8A    ADDS	R2, R1, #2
0x1238	0x8812    LDRH	R2, [R2, #0]
0x123A	0x0A12    LSRS	R2, R2, #8
0x123C	0xB2D2    UXTB	R2, R2
0x123E	0x701A    STRB	R2, [R3, #0]
;acilib.c, 79 :: 		*(buffer + OFFSET_ACI_CMD_T_BOND + OFFSET_ACI_CMD_PARAMS_BOND_T_ADV_INTERVAL_LSB) = (uint8_t)(p_aci_cmd_params_bond->adv_interval);
0x1240	0x1C82    ADDS	R2, R0, #2
; buffer end address is: 0 (R0)
0x1242	0x1C93    ADDS	R3, R2, #2
0x1244	0x1C8A    ADDS	R2, R1, #2
; p_aci_cmd_params_bond end address is: 4 (R1)
0x1246	0x8812    LDRH	R2, [R2, #0]
0x1248	0xB2D2    UXTB	R2, R2
0x124A	0x701A    STRB	R2, [R3, #0]
;acilib.c, 80 :: 		}
L_end_acil_encode_cmd_bond:
0x124C	0x4770    BX	LR
; end of _acil_encode_cmd_bond
_Blep_EventCode:
;Blep.c, 108 :: 		char Blep_EventCode() {
0x19B0	0xB085    SUB	SP, SP, #20
0x19B2	0xF8CDE000  STR	LR, [SP, #0]
;Blep.c, 110 :: 		while(Blep_RDY);
L_Blep_EventCode17:
0x19B6	0x491E    LDR	R1, [PC, #120]
0x19B8	0x6808    LDR	R0, [R1, #0]
0x19BA	0xB100    CBZ	R0, L_Blep_EventCode18
0x19BC	0xE7FB    B	L_Blep_EventCode17
L_Blep_EventCode18:
;Blep.c, 111 :: 		Blep_REQ = 0;
0x19BE	0x2100    MOVS	R1, #0
0x19C0	0xB249    SXTB	R1, R1
0x19C2	0x481C    LDR	R0, [PC, #112]
0x19C4	0x6001    STR	R1, [R0, #0]
;Blep.c, 112 :: 		dummy =  SPI_Read(0);
0x19C6	0x2000    MOVS	R0, #0
0x19C8	0xF7FFF820  BL	_SPI_Read+0
0x19CC	0xF88D0008  STRB	R0, [SP, #8]
;Blep.c, 113 :: 		readBuff[0] = SPI_Read(dummy);
0x19D0	0xB2C0    UXTB	R0, R0
0x19D2	0xF7FFF81B  BL	_SPI_Read+0
0x19D6	0x4918    LDR	R1, [PC, #96]
0x19D8	0x7008    STRB	R0, [R1, #0]
;Blep.c, 114 :: 		if(readBuff[0] > 0) {
0x19DA	0xB2C0    UXTB	R0, R0
0x19DC	0x2800    CMP	R0, #0
0x19DE	0xD918    BLS	L_Blep_EventCode19
;Blep.c, 115 :: 		for (cnt=0; cnt<readBuff[0]; cnt++){
; cnt start address is: 12 (R3)
0x19E0	0x2300    MOVS	R3, #0
; cnt end address is: 12 (R3)
0x19E2	0xB2DA    UXTB	R2, R3
L_Blep_EventCode20:
; cnt start address is: 8 (R2)
0x19E4	0x4814    LDR	R0, [PC, #80]
0x19E6	0x7800    LDRB	R0, [R0, #0]
0x19E8	0x4282    CMP	R2, R0
0x19EA	0xD212    BCS	L_Blep_EventCode21
;Blep.c, 116 :: 		readBuff[cnt+1] = SPI_Read(dummy);
0x19EC	0x1C51    ADDS	R1, R2, #1
0x19EE	0xB209    SXTH	R1, R1
0x19F0	0x4811    LDR	R0, [PC, #68]
0x19F2	0x1840    ADDS	R0, R0, R1
0x19F4	0x9004    STR	R0, [SP, #16]
0x19F6	0xF88D2004  STRB	R2, [SP, #4]
0x19FA	0xF89D0008  LDRB	R0, [SP, #8]
0x19FE	0xF7FFF805  BL	_SPI_Read+0
0x1A02	0xF89D2004  LDRB	R2, [SP, #4]
0x1A06	0x9904    LDR	R1, [SP, #16]
0x1A08	0x7008    STRB	R0, [R1, #0]
;Blep.c, 115 :: 		for (cnt=0; cnt<readBuff[0]; cnt++){
0x1A0A	0x1C50    ADDS	R0, R2, #1
; cnt end address is: 8 (R2)
; cnt start address is: 12 (R3)
0x1A0C	0xB2C3    UXTB	R3, R0
;Blep.c, 117 :: 		}
0x1A0E	0xB2DA    UXTB	R2, R3
; cnt end address is: 12 (R3)
0x1A10	0xE7E8    B	L_Blep_EventCode20
L_Blep_EventCode21:
;Blep.c, 118 :: 		}
L_Blep_EventCode19:
;Blep.c, 119 :: 		Blep_REQ = 1;
0x1A12	0x2101    MOVS	R1, #1
0x1A14	0xB249    SXTB	R1, R1
0x1A16	0x4807    LDR	R0, [PC, #28]
0x1A18	0x6001    STR	R1, [R0, #0]
;Blep.c, 120 :: 		acil_decode_evt(readBuff, &p_aci_evt);
0x1A1A	0x4908    LDR	R1, [PC, #32]
0x1A1C	0x4806    LDR	R0, [PC, #24]
0x1A1E	0xF7FEFE97  BL	_acil_decode_evt+0
;Blep.c, 121 :: 		return p_aci_evt.evt_opcode;
0x1A22	0x4807    LDR	R0, [PC, #28]
0x1A24	0x7800    LDRB	R0, [R0, #0]
;Blep.c, 122 :: 		}
L_end_Blep_EventCode:
0x1A26	0xF8DDE000  LDR	LR, [SP, #0]
0x1A2A	0xB005    ADD	SP, SP, #20
0x1A2C	0x4770    BX	LR
0x1A2E	0xBF00    NOP
0x1A30	0x022C4241  	Blep_RDY+0
0x1A34	0x829C4241  	Blep_REQ+0
0x1A38	0x016A2000  	_readBuff+0
0x1A3C	0x01AC2000  	_p_aci_evt+0
0x1A40	0x01AD2000  	_p_aci_evt+1
; end of _Blep_EventCode
_Blep_EventStatus:
;Blep.c, 128 :: 		char Blep_EventStatus() {
;Blep.c, 129 :: 		return p_aci_evt.params.cmd_rsp.cmd_status;
0x1D44	0x4801    LDR	R0, [PC, #4]
0x1D46	0x7800    LDRB	R0, [R0, #0]
;Blep.c, 130 :: 		}
L_end_Blep_EventStatus:
0x1D48	0x4770    BX	LR
0x1D4A	0xBF00    NOP
0x1D4C	0x01B12000  	_p_aci_evt+5
; end of _Blep_EventStatus
_Blep_EventOpcode:
;Blep.c, 124 :: 		char Blep_EventOpcode() {
;Blep.c, 125 :: 		return p_aci_evt.params.cmd_rsp.cmd_opcode;
0x1DF8	0x4801    LDR	R0, [PC, #4]
0x1DFA	0x7800    LDRB	R0, [R0, #0]
;Blep.c, 126 :: 		}
L_end_Blep_EventOpcode:
0x1DFC	0x4770    BX	LR
0x1DFE	0xBF00    NOP
0x1E00	0x01B02000  	_p_aci_evt+4
; end of _Blep_EventOpcode
_Blep_Disconnect:
;Blep.c, 185 :: 		void Blep_Disconnect() {
0x1D50	0xB081    SUB	SP, SP, #4
0x1D52	0xF8CDE000  STR	LR, [SP, #0]
;Blep.c, 186 :: 		p_aci_cmd_params_disconnect.reason = ACI_REASON_TERMINATE;
0x1D56	0x2101    MOVS	R1, #1
0x1D58	0x4806    LDR	R0, [PC, #24]
0x1D5A	0x7001    STRB	R1, [R0, #0]
;Blep.c, 187 :: 		acil_encode_cmd_disconnect(writeBuff, &p_aci_cmd_params_disconnect);
0x1D5C	0x4905    LDR	R1, [PC, #20]
0x1D5E	0x4806    LDR	R0, [PC, #24]
0x1D60	0xF7FFFB14  BL	_acil_encode_cmd_disconnect+0
;Blep.c, 188 :: 		Blep_Write(writeBuff, MSG_CONNECT_LEN);
0x1D64	0x2105    MOVS	R1, #5
0x1D66	0x4804    LDR	R0, [PC, #16]
0x1D68	0xF7FFF9E6  BL	_Blep_Write+0
;Blep.c, 189 :: 		}
L_end_Blep_Disconnect:
0x1D6C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D70	0xB001    ADD	SP, SP, #4
0x1D72	0x4770    BX	LR
0x1D74	0x01AA2000  	_p_aci_cmd_params_disconnect+0
0x1D78	0x018A2000  	_writeBuff+0
; end of _Blep_Disconnect
_acil_encode_cmd_disconnect:
;acilib.c, 82 :: 		void acil_encode_cmd_disconnect(uint8_t *buffer, aci_cmd_params_disconnect_t *p_aci_cmd_params_disconnect)
; p_aci_cmd_params_disconnect start address is: 4 (R1)
; buffer start address is: 0 (R0)
; p_aci_cmd_params_disconnect end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; p_aci_cmd_params_disconnect start address is: 4 (R1)
;acilib.c, 84 :: 		*(buffer + OFFSET_ACI_CMD_T_LEN) = MSG_DISCONNECT_LEN;
0x138C	0x2202    MOVS	R2, #2
0x138E	0x7002    STRB	R2, [R0, #0]
;acilib.c, 85 :: 		*(buffer + OFFSET_ACI_CMD_T_CMD_OPCODE) = ACI_CMD_DISCONNECT;
0x1390	0x1C43    ADDS	R3, R0, #1
0x1392	0x2211    MOVS	R2, #17
0x1394	0x701A    STRB	R2, [R3, #0]
;acilib.c, 86 :: 		*(buffer + OFFSET_ACI_CMD_T_DISCONNECT + OFFSET_ACI_CMD_PARAMS_DISCONNECT_T_REASON) = (uint8_t)(p_aci_cmd_params_disconnect->reason);
0x1396	0x1C83    ADDS	R3, R0, #2
; buffer end address is: 0 (R0)
0x1398	0x780A    LDRB	R2, [R1, #0]
; p_aci_cmd_params_disconnect end address is: 4 (R1)
0x139A	0x701A    STRB	R2, [R3, #0]
;acilib.c, 87 :: 		}
L_end_acil_encode_cmd_disconnect:
0x139C	0x4770    BX	LR
; end of _acil_encode_cmd_disconnect
_Send_GPS_Data:
;BLEP_Click.c, 226 :: 		void Send_GPS_Data(char reps)
; reps start address is: 0 (R0)
0x1D80	0xB081    SUB	SP, SP, #4
0x1D82	0xF8CDE000  STR	LR, [SP, #0]
; reps end address is: 0 (R0)
; reps start address is: 0 (R0)
;BLEP_Click.c, 230 :: 		if (reps > 10)
0x1D86	0x280A    CMP	R0, #10
0x1D88	0xD91D    BLS	L_Send_GPS_Data51
;BLEP_Click.c, 232 :: 		for (c = 0; c <= reps; c++ )
; c start address is: 32 (R8)
0x1D8A	0xF2400800  MOVW	R8, #0
; reps end address is: 0 (R0)
; c end address is: 32 (R8)
0x1D8E	0xFA5FF980  UXTB	R9, R0
L_Send_GPS_Data52:
; c start address is: 32 (R8)
; reps start address is: 36 (R9)
0x1D92	0x45C8    CMP	R8, R9
0x1D94	0xD816    BHI	L_Send_GPS_Data53
;BLEP_Click.c, 234 :: 		Open_GPRS();
0x1D96	0xF7FFFB03  BL	_Open_GPRS+0
;BLEP_Click.c, 235 :: 		start_HTTP(txt);
0x1D9A	0x4816    LDR	R0, [PC, #88]
0x1D9C	0xF7FFFA58  BL	_start_HTTP+0
;BLEP_Click.c, 236 :: 		term_HTTP();
0x1DA0	0xF7FFFB6A  BL	_term_HTTP+0
;BLEP_Click.c, 237 :: 		Delay_Ms(30000);
0x1DA4	0xF24B37FE  MOVW	R7, #46078
0x1DA8	0xF2C047C4  MOVT	R7, #1220
0x1DAC	0xBF00    NOP
0x1DAE	0xBF00    NOP
L_Send_GPS_Data55:
0x1DB0	0x1E7F    SUBS	R7, R7, #1
0x1DB2	0xD1FD    BNE	L_Send_GPS_Data55
0x1DB4	0xBF00    NOP
0x1DB6	0xBF00    NOP
0x1DB8	0xBF00    NOP
;BLEP_Click.c, 232 :: 		for (c = 0; c <= reps; c++ )
0x1DBA	0xF1080801  ADD	R8, R8, #1
0x1DBE	0xFA5FF888  UXTB	R8, R8
;BLEP_Click.c, 238 :: 		}
; reps end address is: 36 (R9)
; c end address is: 32 (R8)
0x1DC2	0xE7E6    B	L_Send_GPS_Data52
L_Send_GPS_Data53:
;BLEP_Click.c, 239 :: 		}
0x1DC4	0xE011    B	L_Send_GPS_Data57
L_Send_GPS_Data51:
;BLEP_Click.c, 243 :: 		for (c = 0; c <= reps; c++ )
; c start address is: 36 (R9)
; reps start address is: 0 (R0)
0x1DC6	0xF2400900  MOVW	R9, #0
; reps end address is: 0 (R0)
; c end address is: 36 (R9)
0x1DCA	0xFA5FF880  UXTB	R8, R0
L_Send_GPS_Data58:
; c start address is: 36 (R9)
; reps start address is: 32 (R8)
0x1DCE	0x45C1    CMP	R9, R8
0x1DD0	0xD80B    BHI	L_Send_GPS_Data59
;BLEP_Click.c, 245 :: 		Open_GPRS();
0x1DD2	0xF7FFFAE5  BL	_Open_GPRS+0
;BLEP_Click.c, 246 :: 		start_HTTP(txt);
0x1DD6	0x4807    LDR	R0, [PC, #28]
0x1DD8	0xF7FFFA3A  BL	_start_HTTP+0
;BLEP_Click.c, 247 :: 		term_HTTP();
0x1DDC	0xF7FFFB4C  BL	_term_HTTP+0
;BLEP_Click.c, 243 :: 		for (c = 0; c <= reps; c++ )
0x1DE0	0xF1090901  ADD	R9, R9, #1
0x1DE4	0xFA5FF989  UXTB	R9, R9
;BLEP_Click.c, 249 :: 		}
; reps end address is: 32 (R8)
; c end address is: 36 (R9)
0x1DE8	0xE7F1    B	L_Send_GPS_Data58
L_Send_GPS_Data59:
;BLEP_Click.c, 250 :: 		}
L_Send_GPS_Data57:
;BLEP_Click.c, 251 :: 		return;
;BLEP_Click.c, 252 :: 		}
L_end_Send_GPS_Data:
0x1DEA	0xF8DDE000  LDR	LR, [SP, #0]
0x1DEE	0xB001    ADD	SP, SP, #4
0x1DF0	0x4770    BX	LR
0x1DF2	0xBF00    NOP
0x1DF4	0x01EE2000  	_txt+0
; end of _Send_GPS_Data
_Open_GPRS:
;BLEP_Click.c, 155 :: 		void Open_GPRS()
0x13A0	0xB081    SUB	SP, SP, #4
0x13A2	0xF8CDE000  STR	LR, [SP, #0]
;BLEP_Click.c, 157 :: 		DisableInterrupts();
0x13A6	0xF7FFFEBF  BL	_DisableInterrupts+0
;BLEP_Click.c, 158 :: 		UART_Set_Active(&UART6_Read, &UART6_Write, &UART6_Data_Ready, &UART6_Tx_Idle);
0x13AA	0x4B28    LDR	R3, [PC, #160]
0x13AC	0x4A28    LDR	R2, [PC, #160]
0x13AE	0x4929    LDR	R1, [PC, #164]
0x13B0	0x4829    LDR	R0, [PC, #164]
0x13B2	0xF000F971  BL	_UART_Set_Active+0
;BLEP_Click.c, 159 :: 		UART6_Write_Text("AT+SAPBR=3,1,Contype,GPRS\r\n");
0x13B6	0x4829    LDR	R0, [PC, #164]
0x13B8	0xF7FFFE92  BL	_UART6_Write_Text+0
;BLEP_Click.c, 160 :: 		Delay_ms(1000);
0x13BC	0xF24B07A9  MOVW	R7, #45225
0x13C0	0xF2C00728  MOVT	R7, #40
0x13C4	0xBF00    NOP
0x13C6	0xBF00    NOP
L_Open_GPRS21:
0x13C8	0x1E7F    SUBS	R7, R7, #1
0x13CA	0xD1FD    BNE	L_Open_GPRS21
0x13CC	0xBF00    NOP
0x13CE	0xBF00    NOP
;BLEP_Click.c, 161 :: 		UART6_Write_Text("AT+SAPBR=3,1,APN,payandgo.o2.co.uk\r\n");
0x13D0	0x4823    LDR	R0, [PC, #140]
0x13D2	0xF7FFFE85  BL	_UART6_Write_Text+0
;BLEP_Click.c, 162 :: 		Delay_ms(1000);
0x13D6	0xF24B07A9  MOVW	R7, #45225
0x13DA	0xF2C00728  MOVT	R7, #40
0x13DE	0xBF00    NOP
0x13E0	0xBF00    NOP
L_Open_GPRS23:
0x13E2	0x1E7F    SUBS	R7, R7, #1
0x13E4	0xD1FD    BNE	L_Open_GPRS23
0x13E6	0xBF00    NOP
0x13E8	0xBF00    NOP
;BLEP_Click.c, 163 :: 		UART6_Write_Text("AT+SAPBR=3,1,USER,payandgo\r\n");
0x13EA	0x481E    LDR	R0, [PC, #120]
0x13EC	0xF7FFFE78  BL	_UART6_Write_Text+0
;BLEP_Click.c, 164 :: 		Delay_ms(1000);
0x13F0	0xF24B07A9  MOVW	R7, #45225
0x13F4	0xF2C00728  MOVT	R7, #40
L_Open_GPRS25:
0x13F8	0x1E7F    SUBS	R7, R7, #1
0x13FA	0xD1FD    BNE	L_Open_GPRS25
0x13FC	0xBF00    NOP
0x13FE	0xBF00    NOP
0x1400	0xBF00    NOP
0x1402	0xBF00    NOP
;BLEP_Click.c, 165 :: 		UART6_Write_Text("AT+SAPBR=3,1,PWD,password\r\n");
0x1404	0x4818    LDR	R0, [PC, #96]
0x1406	0xF7FFFE6B  BL	_UART6_Write_Text+0
;BLEP_Click.c, 166 :: 		Delay_ms(1000);
0x140A	0xF24B07A9  MOVW	R7, #45225
0x140E	0xF2C00728  MOVT	R7, #40
L_Open_GPRS27:
0x1412	0x1E7F    SUBS	R7, R7, #1
0x1414	0xD1FD    BNE	L_Open_GPRS27
0x1416	0xBF00    NOP
0x1418	0xBF00    NOP
0x141A	0xBF00    NOP
0x141C	0xBF00    NOP
;BLEP_Click.c, 167 :: 		UART6_Write_Text("AT+SAPBR=1,1\r\n");  //open gprs
0x141E	0x4813    LDR	R0, [PC, #76]
0x1420	0xF7FFFE5E  BL	_UART6_Write_Text+0
;BLEP_Click.c, 168 :: 		Delay_ms(1000);
0x1424	0xF24B07A9  MOVW	R7, #45225
0x1428	0xF2C00728  MOVT	R7, #40
0x142C	0xBF00    NOP
0x142E	0xBF00    NOP
L_Open_GPRS29:
0x1430	0x1E7F    SUBS	R7, R7, #1
0x1432	0xD1FD    BNE	L_Open_GPRS29
0x1434	0xBF00    NOP
0x1436	0xBF00    NOP
;BLEP_Click.c, 169 :: 		LED_GRN = 0;
0x1438	0x2100    MOVS	R1, #0
0x143A	0xB249    SXTB	R1, R1
0x143C	0x480C    LDR	R0, [PC, #48]
0x143E	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 170 :: 		EnableInterrupts();
0x1440	0xF7FFFE5C  BL	_EnableInterrupts+0
;BLEP_Click.c, 171 :: 		return;
;BLEP_Click.c, 172 :: 		}
L_end_Open_GPRS:
0x1444	0xF8DDE000  LDR	LR, [SP, #0]
0x1448	0xB001    ADD	SP, SP, #4
0x144A	0x4770    BX	LR
0x144C	0xFFFFFFFF  	_UART6_Tx_Idle+0
0x1450	0xFFFFFFFF  	_UART6_Data_Ready+0
0x1454	0x110D0000  	_UART6_Write+0
0x1458	0xFFFFFFFF  	_UART6_Read+0
0x145C	0x00002000  	?lstr1_BLEP_Click+0
0x1460	0x001C2000  	?lstr2_BLEP_Click+0
0x1464	0x00412000  	?lstr3_BLEP_Click+0
0x1468	0x005E2000  	?lstr4_BLEP_Click+0
0x146C	0x007A2000  	?lstr5_BLEP_Click+0
0x1470	0x82B04241  	GPIOD_ODR+0
; end of _Open_GPRS
_DisableInterrupts:
;__Lib_System_4XX.c, 142 :: 		
0x1128	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 145 :: 		
0x112A	0xF3EF8C10  MRS	R12, #16
0x112E	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 146 :: 		
0x1130	0xB672    CPSID	i
;__Lib_System_4XX.c, 148 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 149 :: 		
L_end_DisableInterrupts:
0x1132	0xB001    ADD	SP, SP, #4
0x1134	0x4770    BX	LR
; end of _DisableInterrupts
_UART6_Write_Text:
;__Lib_UART_123_45_6.c, 98 :: 		
; uart_text start address is: 0 (R0)
0x10E0	0xB081    SUB	SP, SP, #4
0x10E2	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 99 :: 		
0x10E6	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x10E8	0x4803    LDR	R0, [PC, #12]
0x10EA	0xF7FFFC21  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 100 :: 		
L_end_UART6_Write_Text:
0x10EE	0xF8DDE000  LDR	LR, [SP, #0]
0x10F2	0xB001    ADD	SP, SP, #4
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x14004001  	USART6_SR+0
; end of _UART6_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0930	0xB081    SUB	SP, SP, #4
0x0932	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0936	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0938	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x093A	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x093C	0x4605    MOV	R5, R0
0x093E	0xB2D8    UXTB	R0, R3
0x0940	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0942	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0944	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0946	0x4628    MOV	R0, R5
0x0948	0xF7FFFDEE  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x094C	0x1C72    ADDS	R2, R6, #1
0x094E	0xB2D2    UXTB	R2, R2
0x0950	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x0952	0x18A2    ADDS	R2, R4, R2
0x0954	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0956	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0958	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x095A	0xF8DDE000  LDR	LR, [SP, #0]
0x095E	0xB001    ADD	SP, SP, #4
0x0960	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0528	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x052A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x052E	0x4601    MOV	R1, R0
0x0530	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0534	0x680B    LDR	R3, [R1, #0]
0x0536	0xF3C312C0  UBFX	R2, R3, #7, #1
0x053A	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x053C	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x053E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0540	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0542	0xB001    ADD	SP, SP, #4
0x0544	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_EnableInterrupts:
;__Lib_System_4XX.c, 122 :: 		
0x10FC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 125 :: 		
0x10FE	0xF3EF8C10  MRS	R12, #16
0x1102	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 126 :: 		
0x1104	0xB662    CPSIE	i
;__Lib_System_4XX.c, 128 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 129 :: 		
L_end_EnableInterrupts:
0x1106	0xB001    ADD	SP, SP, #4
0x1108	0x4770    BX	LR
; end of _EnableInterrupts
_start_HTTP:
;BLEP_Click.c, 183 :: 		void start_HTTP(char *post_data)
0x1250	0xB082    SUB	SP, SP, #8
0x1252	0xF8CDE000  STR	LR, [SP, #0]
0x1256	0x9001    STR	R0, [SP, #4]
;BLEP_Click.c, 185 :: 		DisableInterrupts();
0x1258	0xF7FFFF66  BL	_DisableInterrupts+0
;BLEP_Click.c, 187 :: 		UART_Set_Active(&UART6_Read, &UART6_Write, &UART6_Data_Ready, &UART6_Tx_Idle);
0x125C	0x4B40    LDR	R3, [PC, #256]
0x125E	0x4A41    LDR	R2, [PC, #260]
0x1260	0x4941    LDR	R1, [PC, #260]
0x1262	0x4842    LDR	R0, [PC, #264]
0x1264	0xF000FA18  BL	_UART_Set_Active+0
;BLEP_Click.c, 188 :: 		UART6_Write_Text("AT+HTTPINIT\r\n");
0x1268	0x4941    LDR	R1, [PC, #260]
0x126A	0x4608    MOV	R0, R1
0x126C	0xF7FFFF38  BL	_UART6_Write_Text+0
;BLEP_Click.c, 189 :: 		Delay_ms(1000);
0x1270	0xF24B07A9  MOVW	R7, #45225
0x1274	0xF2C00728  MOVT	R7, #40
L_start_HTTP33:
0x1278	0x1E7F    SUBS	R7, R7, #1
0x127A	0xD1FD    BNE	L_start_HTTP33
0x127C	0xBF00    NOP
0x127E	0xBF00    NOP
0x1280	0xBF00    NOP
0x1282	0xBF00    NOP
;BLEP_Click.c, 190 :: 		UART6_Write_Text("AT+HTTPPARA=CID,1\r\n");
0x1284	0x493B    LDR	R1, [PC, #236]
0x1286	0x4608    MOV	R0, R1
0x1288	0xF7FFFF2A  BL	_UART6_Write_Text+0
;BLEP_Click.c, 191 :: 		Delay_ms(1000);
0x128C	0xF24B07A9  MOVW	R7, #45225
0x1290	0xF2C00728  MOVT	R7, #40
0x1294	0xBF00    NOP
0x1296	0xBF00    NOP
L_start_HTTP35:
0x1298	0x1E7F    SUBS	R7, R7, #1
0x129A	0xD1FD    BNE	L_start_HTTP35
0x129C	0xBF00    NOP
0x129E	0xBF00    NOP
;BLEP_Click.c, 192 :: 		UART6_Write_Text("AT+HTTPPARA=URL,http://requestb.in/1jpw8ja1\r\n");
0x12A0	0x4935    LDR	R1, [PC, #212]
0x12A2	0x4608    MOV	R0, R1
0x12A4	0xF7FFFF1C  BL	_UART6_Write_Text+0
;BLEP_Click.c, 193 :: 		Delay_ms(1000);
0x12A8	0xF24B07A9  MOVW	R7, #45225
0x12AC	0xF2C00728  MOVT	R7, #40
L_start_HTTP37:
0x12B0	0x1E7F    SUBS	R7, R7, #1
0x12B2	0xD1FD    BNE	L_start_HTTP37
0x12B4	0xBF00    NOP
0x12B6	0xBF00    NOP
0x12B8	0xBF00    NOP
0x12BA	0xBF00    NOP
;BLEP_Click.c, 194 :: 		UART6_Write_Text("AT+HTTPPARA=CONTENT,text/plain\r\n");
0x12BC	0x492F    LDR	R1, [PC, #188]
0x12BE	0x4608    MOV	R0, R1
0x12C0	0xF7FFFF0E  BL	_UART6_Write_Text+0
;BLEP_Click.c, 195 :: 		Delay_ms(1000);
0x12C4	0xF24B07A9  MOVW	R7, #45225
0x12C8	0xF2C00728  MOVT	R7, #40
0x12CC	0xBF00    NOP
0x12CE	0xBF00    NOP
L_start_HTTP39:
0x12D0	0x1E7F    SUBS	R7, R7, #1
0x12D2	0xD1FD    BNE	L_start_HTTP39
0x12D4	0xBF00    NOP
0x12D6	0xBF00    NOP
;BLEP_Click.c, 196 :: 		UART6_Write_Text("AT+HTTPDATA=1200,5000\r\n");
0x12D8	0x4929    LDR	R1, [PC, #164]
0x12DA	0x4608    MOV	R0, R1
0x12DC	0xF7FFFF00  BL	_UART6_Write_Text+0
;BLEP_Click.c, 197 :: 		Delay_ms(500);
0x12E0	0xF6450753  MOVW	R7, #22611
0x12E4	0xF2C00714  MOVT	R7, #20
L_start_HTTP41:
0x12E8	0x1E7F    SUBS	R7, R7, #1
0x12EA	0xD1FD    BNE	L_start_HTTP41
0x12EC	0xBF00    NOP
0x12EE	0xBF00    NOP
0x12F0	0xBF00    NOP
0x12F2	0xBF00    NOP
0x12F4	0xBF00    NOP
0x12F6	0xBF00    NOP
;BLEP_Click.c, 200 :: 		while(*post_data)
L_start_HTTP43:
0x12F8	0x9901    LDR	R1, [SP, #4]
0x12FA	0x7809    LDRB	R1, [R1, #0]
0x12FC	0xB141    CBZ	R1, L_start_HTTP44
;BLEP_Click.c, 202 :: 		UART6_Write(*post_data++);
0x12FE	0x9901    LDR	R1, [SP, #4]
0x1300	0x7809    LDRB	R1, [R1, #0]
0x1302	0xB288    UXTH	R0, R1
0x1304	0xF7FFFF02  BL	_UART6_Write+0
0x1308	0x9901    LDR	R1, [SP, #4]
0x130A	0x1C49    ADDS	R1, R1, #1
0x130C	0x9101    STR	R1, [SP, #4]
;BLEP_Click.c, 203 :: 		}
0x130E	0xE7F3    B	L_start_HTTP43
L_start_HTTP44:
;BLEP_Click.c, 204 :: 		UART6_Write(0x0D);                             // terminate command with CR
0x1310	0x200D    MOVS	R0, #13
0x1312	0xF7FFFEFB  BL	_UART6_Write+0
;BLEP_Click.c, 205 :: 		UART6_Write_Text("DATA From Tracker\r\n");
0x1316	0x491B    LDR	R1, [PC, #108]
0x1318	0x4608    MOV	R0, R1
0x131A	0xF7FFFEE1  BL	_UART6_Write_Text+0
;BLEP_Click.c, 206 :: 		UART6_Write(0x0D);
0x131E	0x200D    MOVS	R0, #13
0x1320	0xF7FFFEF4  BL	_UART6_Write+0
;BLEP_Click.c, 207 :: 		Delay_ms(10000);
0x1324	0xF24E67A9  MOVW	R7, #59049
0x1328	0xF2C01796  MOVT	R7, #406
0x132C	0xBF00    NOP
0x132E	0xBF00    NOP
L_start_HTTP45:
0x1330	0x1E7F    SUBS	R7, R7, #1
0x1332	0xD1FD    BNE	L_start_HTTP45
0x1334	0xBF00    NOP
0x1336	0xBF00    NOP
;BLEP_Click.c, 208 :: 		UART6_Write_Text("AT+HTTPACTION=1\r\n");
0x1338	0x4913    LDR	R1, [PC, #76]
0x133A	0x4608    MOV	R0, R1
0x133C	0xF7FFFED0  BL	_UART6_Write_Text+0
;BLEP_Click.c, 209 :: 		Delay_ms(1000);
0x1340	0xF24B07A9  MOVW	R7, #45225
0x1344	0xF2C00728  MOVT	R7, #40
L_start_HTTP47:
0x1348	0x1E7F    SUBS	R7, R7, #1
0x134A	0xD1FD    BNE	L_start_HTTP47
0x134C	0xBF00    NOP
0x134E	0xBF00    NOP
0x1350	0xBF00    NOP
0x1352	0xBF00    NOP
;BLEP_Click.c, 211 :: 		EnableInterrupts();
0x1354	0xF7FFFED2  BL	_EnableInterrupts+0
;BLEP_Click.c, 212 :: 		return;
;BLEP_Click.c, 213 :: 		}
L_end_start_HTTP:
0x1358	0xF8DDE000  LDR	LR, [SP, #0]
0x135C	0xB002    ADD	SP, SP, #8
0x135E	0x4770    BX	LR
0x1360	0xFFFFFFFF  	_UART6_Tx_Idle+0
0x1364	0xFFFFFFFF  	_UART6_Data_Ready+0
0x1368	0x110D0000  	_UART6_Write+0
0x136C	0xFFFFFFFF  	_UART6_Read+0
0x1370	0x008A2000  	?lstr7_BLEP_Click+0
0x1374	0x00982000  	?lstr8_BLEP_Click+0
0x1378	0x00AC2000  	?lstr9_BLEP_Click+0
0x137C	0x00DA2000  	?lstr10_BLEP_Click+0
0x1380	0x00FB2000  	?lstr11_BLEP_Click+0
0x1384	0x01132000  	?lstr12_BLEP_Click+0
0x1388	0x01272000  	?lstr13_BLEP_Click+0
; end of _start_HTTP
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x110C	0xB081    SUB	SP, SP, #4
0x110E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x1112	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1114	0x4803    LDR	R0, [PC, #12]
0x1116	0xF7FFFA07  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x111A	0xF8DDE000  LDR	LR, [SP, #0]
0x111E	0xB001    ADD	SP, SP, #4
0x1120	0x4770    BX	LR
0x1122	0xBF00    NOP
0x1124	0x14004001  	USART6_SR+0
; end of _UART6_Write
_term_HTTP:
;BLEP_Click.c, 215 :: 		void term_HTTP()
0x1478	0xB081    SUB	SP, SP, #4
0x147A	0xF8CDE000  STR	LR, [SP, #0]
;BLEP_Click.c, 217 :: 		DisableInterrupts();
0x147E	0xF7FFFE53  BL	_DisableInterrupts+0
;BLEP_Click.c, 218 :: 		LED_RED = 1;
0x1482	0x2101    MOVS	R1, #1
0x1484	0xB249    SXTB	R1, R1
0x1486	0x480D    LDR	R0, [PC, #52]
0x1488	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 219 :: 		UART_Set_Active(&UART6_Read, &UART6_Write, &UART6_Data_Ready, &UART6_Tx_Idle);
0x148A	0x4B0D    LDR	R3, [PC, #52]
0x148C	0x4A0D    LDR	R2, [PC, #52]
0x148E	0x490E    LDR	R1, [PC, #56]
0x1490	0x480E    LDR	R0, [PC, #56]
0x1492	0xF000F901  BL	_UART_Set_Active+0
;BLEP_Click.c, 220 :: 		UART6_Write_Text("AT+HTTPTERM\r\n");
0x1496	0x480E    LDR	R0, [PC, #56]
0x1498	0xF7FFFE22  BL	_UART6_Write_Text+0
;BLEP_Click.c, 221 :: 		Delay_ms(1000);
0x149C	0xF24B07A9  MOVW	R7, #45225
0x14A0	0xF2C00728  MOVT	R7, #40
0x14A4	0xBF00    NOP
0x14A6	0xBF00    NOP
L_term_HTTP49:
0x14A8	0x1E7F    SUBS	R7, R7, #1
0x14AA	0xD1FD    BNE	L_term_HTTP49
0x14AC	0xBF00    NOP
0x14AE	0xBF00    NOP
;BLEP_Click.c, 222 :: 		EnableInterrupts();
0x14B0	0xF7FFFE24  BL	_EnableInterrupts+0
;BLEP_Click.c, 223 :: 		return;
;BLEP_Click.c, 224 :: 		}
L_end_term_HTTP:
0x14B4	0xF8DDE000  LDR	LR, [SP, #0]
0x14B8	0xB001    ADD	SP, SP, #4
0x14BA	0x4770    BX	LR
0x14BC	0x82B84241  	GPIOD_ODR+0
0x14C0	0xFFFFFFFF  	_UART6_Tx_Idle+0
0x14C4	0xFFFFFFFF  	_UART6_Data_Ready+0
0x14C8	0x110D0000  	_UART6_Write+0
0x14CC	0xFFFFFFFF  	_UART6_Read+0
0x14D0	0x01392000  	?lstr14_BLEP_Click+0
; end of _term_HTTP
_OnDataReceived:
;Android.c, 27 :: 		void OnDataReceived() {
0x1848	0xB081    SUB	SP, SP, #4
0x184A	0xF8CDE000  STR	LR, [SP, #0]
;Android.c, 32 :: 		if (readBuff[ANDR_CMD_POS] == 0x50) {  //read buffer[4] is cmd byte
0x184E	0x482B    LDR	R0, [PC, #172]
0x1850	0xF9900000  LDRSB	R0, [R0, #0]
0x1854	0x2850    CMP	R0, #80
0x1856	0xD14C    BNE	L_OnDataReceived0
;Android.c, 34 :: 		tmp1 = readBuff[ANDR_CMD_POS + 1];
0x1858	0x4829    LDR	R0, [PC, #164]
; tmp1 start address is: 0 (R0)
0x185A	0xF9900000  LDRSB	R0, [R0, #0]
;Android.c, 35 :: 		GPIOD_ODR = tmp1 & 0xF;
0x185E	0xF000010F  AND	R1, R0, #15
0x1862	0xB289    UXTH	R1, R1
; tmp1 end address is: 0 (R0)
0x1864	0x4827    LDR	R0, [PC, #156]
0x1866	0x6001    STR	R1, [R0, #0]
;Android.c, 37 :: 		tmp2 = (char)GPIOD_IDR & 0xF0;
0x1868	0x4827    LDR	R0, [PC, #156]
0x186A	0x6800    LDR	R0, [R0, #0]
0x186C	0xF00000F0  AND	R0, R0, #240
0x1870	0xB2C0    UXTB	R0, R0
; tmp2 start address is: 8 (R2)
0x1872	0xB2C2    UXTB	R2, R0
;Android.c, 38 :: 		writeBuff[0] = (char)(tmp2 >> 4);
0x1874	0x0910    LSRS	R0, R2, #4
0x1876	0xB2C1    UXTB	R1, R0
0x1878	0x4824    LDR	R0, [PC, #144]
0x187A	0x7001    STRB	R1, [R0, #0]
;Android.c, 39 :: 		writeBuff[1] = (char)(tmp2 & 0xF);
0x187C	0xF002000F  AND	R0, R2, #15
; tmp2 end address is: 8 (R2)
0x1880	0xB2C1    UXTB	R1, R0
0x1882	0x4823    LDR	R0, [PC, #140]
0x1884	0x7001    STRB	R1, [R0, #0]
;Android.c, 41 :: 		tmp3 = ADC1_Get_Sample(5);
0x1886	0x2005    MOVS	R0, #5
0x1888	0xF7FEFF4E  BL	_ADC1_Get_Sample+0
; tmp3 start address is: 8 (R2)
0x188C	0xB282    UXTH	R2, R0
;Android.c, 42 :: 		delay_ms(20);
0x188E	0xF24D0753  MOVW	R7, #53331
0x1892	0xF2C00700  MOVT	R7, #0
0x1896	0xBF00    NOP
0x1898	0xBF00    NOP
L_OnDataReceived1:
0x189A	0x1E7F    SUBS	R7, R7, #1
0x189C	0xD1FD    BNE	L_OnDataReceived1
0x189E	0xBF00    NOP
0x18A0	0xBF00    NOP
0x18A2	0xBF00    NOP
0x18A4	0xBF00    NOP
;Android.c, 43 :: 		writeBuff[2] = (char)((tmp3 >> 12)& 0xF); //HHHsb
0x18A6	0x0B10    LSRS	R0, R2, #12
0x18A8	0xB280    UXTH	R0, R0
0x18AA	0xF000000F  AND	R0, R0, #15
0x18AE	0xB2C1    UXTB	R1, R0
0x18B0	0x4818    LDR	R0, [PC, #96]
0x18B2	0x7001    STRB	R1, [R0, #0]
;Android.c, 44 :: 		writeBuff[3] = (char)((tmp3 >> 8)& 0xF);  //HHsb
0x18B4	0x0A10    LSRS	R0, R2, #8
0x18B6	0xB280    UXTH	R0, R0
0x18B8	0xF000000F  AND	R0, R0, #15
0x18BC	0xB2C1    UXTB	R1, R0
0x18BE	0x4816    LDR	R0, [PC, #88]
0x18C0	0x7001    STRB	R1, [R0, #0]
;Android.c, 45 :: 		writeBuff[4] = (char)((tmp3 >> 4) & 0xF); //Hsb
0x18C2	0x0910    LSRS	R0, R2, #4
0x18C4	0xB280    UXTH	R0, R0
0x18C6	0xF000000F  AND	R0, R0, #15
0x18CA	0xB2C1    UXTB	R1, R0
0x18CC	0x4813    LDR	R0, [PC, #76]
0x18CE	0x7001    STRB	R1, [R0, #0]
;Android.c, 46 :: 		writeBuff[5] = (char)(tmp3 & 0xF);        //Lsb
0x18D0	0xF002000F  AND	R0, R2, #15
; tmp3 end address is: 8 (R2)
0x18D4	0xB2C1    UXTB	R1, R0
0x18D6	0x4812    LDR	R0, [PC, #72]
0x18D8	0x7001    STRB	R1, [R0, #0]
;Android.c, 47 :: 		txPipe = readBuff[2] + 1;
0x18DA	0x4812    LDR	R0, [PC, #72]
0x18DC	0xF9900000  LDRSB	R0, [R0, #0]
0x18E0	0x1C41    ADDS	R1, R0, #1
0x18E2	0x4811    LDR	R0, [PC, #68]
0x18E4	0x7001    STRB	R1, [R0, #0]
;Android.c, 48 :: 		Blep_SendData(&writeBuff,6,txPipe);
0x18E6	0xB2C8    UXTB	R0, R1
0x18E8	0xB2C2    UXTB	R2, R0
0x18EA	0x2106    MOVS	R1, #6
0x18EC	0x4807    LDR	R0, [PC, #28]
0x18EE	0xF7FFFDF1  BL	_Blep_SendData+0
;Android.c, 49 :: 		}
L_OnDataReceived0:
;Android.c, 50 :: 		}
L_end_OnDataReceived:
0x18F2	0xF8DDE000  LDR	LR, [SP, #0]
0x18F6	0xB001    ADD	SP, SP, #4
0x18F8	0x4770    BX	LR
0x18FA	0xBF00    NOP
0x18FC	0x016E2000  	_readBuff+4
0x1900	0x016F2000  	_readBuff+5
0x1904	0x0C144002  	GPIOD_ODR+0
0x1908	0x0C104002  	GPIOD_IDR+0
0x190C	0x018A2000  	_writeBuff+0
0x1910	0x018B2000  	_writeBuff+1
0x1914	0x018C2000  	_writeBuff+2
0x1918	0x018D2000  	_writeBuff+3
0x191C	0x018E2000  	_writeBuff+4
0x1920	0x018F2000  	_writeBuff+5
0x1924	0x016C2000  	_readBuff+2
0x1928	0x01572000  	_txPipe+0
; end of _OnDataReceived
_Blep_SendData:
;Blep.c, 196 :: 		void Blep_SendData(uint8_t *dat, uint8_t len, uint8_t pipe) {
; pipe start address is: 8 (R2)
; dat start address is: 0 (R0)
0x14D4	0xB082    SUB	SP, SP, #8
0x14D6	0xF8CDE000  STR	LR, [SP, #0]
0x14DA	0xF88D1004  STRB	R1, [SP, #4]
; pipe end address is: 8 (R2)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; pipe start address is: 8 (R2)
;Blep.c, 198 :: 		p_aci_cmd_params_send_data_t.tx_data.pipe_number = pipe;
0x14DE	0x4B0C    LDR	R3, [PC, #48]
0x14E0	0x701A    STRB	R2, [R3, #0]
; pipe end address is: 8 (R2)
;Blep.c, 199 :: 		memcpy(p_aci_cmd_params_send_data_t.tx_data.aci_data, dat, len);
0x14E2	0xF89D2004  LDRB	R2, [SP, #4]
0x14E6	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x14E8	0x480A    LDR	R0, [PC, #40]
0x14EA	0xF7FEFE6B  BL	_memcpy+0
;Blep.c, 200 :: 		acil_encode_cmd_send_data(writeBuff, &p_aci_cmd_params_send_data_t, len);
0x14EE	0xF89D2004  LDRB	R2, [SP, #4]
0x14F2	0x4907    LDR	R1, [PC, #28]
0x14F4	0x4808    LDR	R0, [PC, #32]
0x14F6	0xF7FFFC01  BL	_acil_encode_cmd_send_data+0
;Blep.c, 201 :: 		Blep_Write(writeBuff, MSG_SEND_DATA_BASE_LEN + len);
0x14FA	0xF89D3004  LDRB	R3, [SP, #4]
0x14FE	0x1C9B    ADDS	R3, R3, #2
0x1500	0xB299    UXTH	R1, R3
0x1502	0x4805    LDR	R0, [PC, #20]
0x1504	0xF7FFFE18  BL	_Blep_Write+0
;Blep.c, 202 :: 		}
L_end_Blep_SendData:
0x1508	0xF8DDE000  LDR	LR, [SP, #0]
0x150C	0xB002    ADD	SP, SP, #8
0x150E	0x4770    BX	LR
0x1510	0x01D42000  	_p_aci_cmd_params_send_data_t+0
0x1514	0x01D52000  	_p_aci_cmd_params_send_data_t+1
0x1518	0x018A2000  	_writeBuff+0
; end of _Blep_SendData
_acil_encode_cmd_send_data:
;acilib.c, 120 :: 		void acil_encode_cmd_send_data(uint8_t *buffer, aci_cmd_params_send_data_t *p_aci_cmd_params_send_data_t, uint8_t data_size)
; data_size start address is: 8 (R2)
; p_aci_cmd_params_send_data_t start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x0CFC	0xB081    SUB	SP, SP, #4
0x0CFE	0xF8CDE000  STR	LR, [SP, #0]
; data_size end address is: 8 (R2)
; p_aci_cmd_params_send_data_t end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; p_aci_cmd_params_send_data_t start address is: 4 (R1)
; data_size start address is: 8 (R2)
;acilib.c, 122 :: 		*(buffer + OFFSET_ACI_CMD_T_LEN) = MSG_SEND_DATA_BASE_LEN + data_size;
0x0D02	0x1C93    ADDS	R3, R2, #2
0x0D04	0x7003    STRB	R3, [R0, #0]
;acilib.c, 123 :: 		*(buffer + OFFSET_ACI_CMD_T_CMD_OPCODE) = ACI_CMD_SEND_DATA;
0x0D06	0x1C44    ADDS	R4, R0, #1
0x0D08	0x2315    MOVS	R3, #21
0x0D0A	0x7023    STRB	R3, [R4, #0]
;acilib.c, 124 :: 		*(buffer + OFFSET_ACI_CMD_T_SEND_DATA + OFFSET_ACI_CMD_PARAMS_SEND_DATA_T_TX_DATA + OFFSET_ACI_TX_DATA_T_PIPE_NUMBER) = p_aci_cmd_params_send_data_t->tx_data.pipe_number;
0x0D0C	0x1C84    ADDS	R4, R0, #2
0x0D0E	0x780B    LDRB	R3, [R1, #0]
0x0D10	0x7023    STRB	R3, [R4, #0]
;acilib.c, 125 :: 		memcpy((buffer + OFFSET_ACI_CMD_T_SEND_DATA + OFFSET_ACI_CMD_PARAMS_SEND_DATA_T_TX_DATA + OFFSET_ACI_TX_DATA_T_ACI_DATA), &(p_aci_cmd_params_send_data_t->tx_data.aci_data[0]), data_size);
0x0D12	0x1C4C    ADDS	R4, R1, #1
; p_aci_cmd_params_send_data_t end address is: 4 (R1)
0x0D14	0x1C83    ADDS	R3, R0, #2
; buffer end address is: 0 (R0)
0x0D16	0x1C5B    ADDS	R3, R3, #1
; data_size end address is: 8 (R2)
0x0D18	0x4621    MOV	R1, R4
0x0D1A	0x4618    MOV	R0, R3
0x0D1C	0xF7FFFA52  BL	_memcpy+0
;acilib.c, 126 :: 		}
L_end_acil_encode_cmd_send_data:
0x0D20	0xF8DDE000  LDR	LR, [SP, #0]
0x0D24	0xB001    ADD	SP, SP, #4
0x0D26	0x4770    BX	LR
; end of _acil_encode_cmd_send_data
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x192C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x192E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x1932	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x1936	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x193A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x193C	0xB001    ADD	SP, SP, #4
0x193E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x1940	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x1942	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x1946	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x194A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x194E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x1950	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1954	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x1956	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1958	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x195A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x195E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x1962	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1964	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1968	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x196A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x196C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1970	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1974	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x1976	0xB001    ADD	SP, SP, #4
0x1978	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1FE8	0xB082    SUB	SP, SP, #8
0x1FEA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1FEE	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1FF0	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1FF2	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1FF4	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1FF6	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1FF8	0x2803    CMP	R0, #3
0x1FFA	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x1FFE	0x4893    LDR	R0, [PC, #588]
0x2000	0x4281    CMP	R1, R0
0x2002	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x2004	0x4892    LDR	R0, [PC, #584]
0x2006	0x6800    LDR	R0, [R0, #0]
0x2008	0xF0400105  ORR	R1, R0, #5
0x200C	0x4890    LDR	R0, [PC, #576]
0x200E	0x6001    STR	R1, [R0, #0]
0x2010	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2012	0x4890    LDR	R0, [PC, #576]
0x2014	0x4281    CMP	R1, R0
0x2016	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x2018	0x488D    LDR	R0, [PC, #564]
0x201A	0x6800    LDR	R0, [R0, #0]
0x201C	0xF0400104  ORR	R1, R0, #4
0x2020	0x488B    LDR	R0, [PC, #556]
0x2022	0x6001    STR	R1, [R0, #0]
0x2024	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2026	0x488C    LDR	R0, [PC, #560]
0x2028	0x4281    CMP	R1, R0
0x202A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x202C	0x4888    LDR	R0, [PC, #544]
0x202E	0x6800    LDR	R0, [R0, #0]
0x2030	0xF0400103  ORR	R1, R0, #3
0x2034	0x4886    LDR	R0, [PC, #536]
0x2036	0x6001    STR	R1, [R0, #0]
0x2038	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x203A	0xF64E2060  MOVW	R0, #60000
0x203E	0x4281    CMP	R1, R0
0x2040	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x2042	0x4883    LDR	R0, [PC, #524]
0x2044	0x6800    LDR	R0, [R0, #0]
0x2046	0xF0400102  ORR	R1, R0, #2
0x204A	0x4881    LDR	R0, [PC, #516]
0x204C	0x6001    STR	R1, [R0, #0]
0x204E	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2050	0xF2475030  MOVW	R0, #30000
0x2054	0x4281    CMP	R1, R0
0x2056	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x2058	0x487D    LDR	R0, [PC, #500]
0x205A	0x6800    LDR	R0, [R0, #0]
0x205C	0xF0400101  ORR	R1, R0, #1
0x2060	0x487B    LDR	R0, [PC, #492]
0x2062	0x6001    STR	R1, [R0, #0]
0x2064	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x2066	0x487A    LDR	R0, [PC, #488]
0x2068	0x6801    LDR	R1, [R0, #0]
0x206A	0xF06F0007  MVN	R0, #7
0x206E	0x4001    ANDS	R1, R0
0x2070	0x4877    LDR	R0, [PC, #476]
0x2072	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x2074	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2076	0x2802    CMP	R0, #2
0x2078	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x207C	0x4877    LDR	R0, [PC, #476]
0x207E	0x4281    CMP	R1, R0
0x2080	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x2082	0x4873    LDR	R0, [PC, #460]
0x2084	0x6800    LDR	R0, [R0, #0]
0x2086	0xF0400106  ORR	R1, R0, #6
0x208A	0x4871    LDR	R0, [PC, #452]
0x208C	0x6001    STR	R1, [R0, #0]
0x208E	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2090	0x4870    LDR	R0, [PC, #448]
0x2092	0x4281    CMP	R1, R0
0x2094	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x2096	0x486E    LDR	R0, [PC, #440]
0x2098	0x6800    LDR	R0, [R0, #0]
0x209A	0xF0400105  ORR	R1, R0, #5
0x209E	0x486C    LDR	R0, [PC, #432]
0x20A0	0x6001    STR	R1, [R0, #0]
0x20A2	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20A4	0x486E    LDR	R0, [PC, #440]
0x20A6	0x4281    CMP	R1, R0
0x20A8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x20AA	0x4869    LDR	R0, [PC, #420]
0x20AC	0x6800    LDR	R0, [R0, #0]
0x20AE	0xF0400104  ORR	R1, R0, #4
0x20B2	0x4867    LDR	R0, [PC, #412]
0x20B4	0x6001    STR	R1, [R0, #0]
0x20B6	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20B8	0x486A    LDR	R0, [PC, #424]
0x20BA	0x4281    CMP	R1, R0
0x20BC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x20BE	0x4864    LDR	R0, [PC, #400]
0x20C0	0x6800    LDR	R0, [R0, #0]
0x20C2	0xF0400103  ORR	R1, R0, #3
0x20C6	0x4862    LDR	R0, [PC, #392]
0x20C8	0x6001    STR	R1, [R0, #0]
0x20CA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20CC	0xF64B3080  MOVW	R0, #48000
0x20D0	0x4281    CMP	R1, R0
0x20D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x20D4	0x485E    LDR	R0, [PC, #376]
0x20D6	0x6800    LDR	R0, [R0, #0]
0x20D8	0xF0400102  ORR	R1, R0, #2
0x20DC	0x485C    LDR	R0, [PC, #368]
0x20DE	0x6001    STR	R1, [R0, #0]
0x20E0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20E2	0xF64550C0  MOVW	R0, #24000
0x20E6	0x4281    CMP	R1, R0
0x20E8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x20EA	0x4859    LDR	R0, [PC, #356]
0x20EC	0x6800    LDR	R0, [R0, #0]
0x20EE	0xF0400101  ORR	R1, R0, #1
0x20F2	0x4857    LDR	R0, [PC, #348]
0x20F4	0x6001    STR	R1, [R0, #0]
0x20F6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x20F8	0x4855    LDR	R0, [PC, #340]
0x20FA	0x6801    LDR	R1, [R0, #0]
0x20FC	0xF06F0007  MVN	R0, #7
0x2100	0x4001    ANDS	R1, R0
0x2102	0x4853    LDR	R0, [PC, #332]
0x2104	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x2106	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2108	0x2801    CMP	R0, #1
0x210A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x210E	0x4851    LDR	R0, [PC, #324]
0x2110	0x4281    CMP	R1, R0
0x2112	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x2114	0x484E    LDR	R0, [PC, #312]
0x2116	0x6800    LDR	R0, [R0, #0]
0x2118	0xF0400107  ORR	R1, R0, #7
0x211C	0x484C    LDR	R0, [PC, #304]
0x211E	0x6001    STR	R1, [R0, #0]
0x2120	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2122	0x4851    LDR	R0, [PC, #324]
0x2124	0x4281    CMP	R1, R0
0x2126	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2128	0x4849    LDR	R0, [PC, #292]
0x212A	0x6800    LDR	R0, [R0, #0]
0x212C	0xF0400106  ORR	R1, R0, #6
0x2130	0x4847    LDR	R0, [PC, #284]
0x2132	0x6001    STR	R1, [R0, #0]
0x2134	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2136	0x4848    LDR	R0, [PC, #288]
0x2138	0x4281    CMP	R1, R0
0x213A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x213C	0x4844    LDR	R0, [PC, #272]
0x213E	0x6800    LDR	R0, [R0, #0]
0x2140	0xF0400105  ORR	R1, R0, #5
0x2144	0x4842    LDR	R0, [PC, #264]
0x2146	0x6001    STR	R1, [R0, #0]
0x2148	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x214A	0x4846    LDR	R0, [PC, #280]
0x214C	0x4281    CMP	R1, R0
0x214E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2150	0x483F    LDR	R0, [PC, #252]
0x2152	0x6800    LDR	R0, [R0, #0]
0x2154	0xF0400104  ORR	R1, R0, #4
0x2158	0x483D    LDR	R0, [PC, #244]
0x215A	0x6001    STR	R1, [R0, #0]
0x215C	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x215E	0xF24D20F0  MOVW	R0, #54000
0x2162	0x4281    CMP	R1, R0
0x2164	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x2166	0x483A    LDR	R0, [PC, #232]
0x2168	0x6800    LDR	R0, [R0, #0]
0x216A	0xF0400103  ORR	R1, R0, #3
0x216E	0x4838    LDR	R0, [PC, #224]
0x2170	0x6001    STR	R1, [R0, #0]
0x2172	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2174	0xF64840A0  MOVW	R0, #36000
0x2178	0x4281    CMP	R1, R0
0x217A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x217C	0x4834    LDR	R0, [PC, #208]
0x217E	0x6800    LDR	R0, [R0, #0]
0x2180	0xF0400102  ORR	R1, R0, #2
0x2184	0x4832    LDR	R0, [PC, #200]
0x2186	0x6001    STR	R1, [R0, #0]
0x2188	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x218A	0xF2446050  MOVW	R0, #18000
0x218E	0x4281    CMP	R1, R0
0x2190	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2192	0x482F    LDR	R0, [PC, #188]
0x2194	0x6800    LDR	R0, [R0, #0]
0x2196	0xF0400101  ORR	R1, R0, #1
0x219A	0x482D    LDR	R0, [PC, #180]
0x219C	0x6001    STR	R1, [R0, #0]
0x219E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x21A0	0x482B    LDR	R0, [PC, #172]
0x21A2	0x6801    LDR	R1, [R0, #0]
0x21A4	0xF06F0007  MVN	R0, #7
0x21A8	0x4001    ANDS	R1, R0
0x21AA	0x4829    LDR	R0, [PC, #164]
0x21AC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x21AE	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x21B0	0x2800    CMP	R0, #0
0x21B2	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x21B6	0x482D    LDR	R0, [PC, #180]
0x21B8	0x4281    CMP	R1, R0
0x21BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x21BC	0x4824    LDR	R0, [PC, #144]
0x21BE	0x6800    LDR	R0, [R0, #0]
0x21C0	0xF0400107  ORR	R1, R0, #7
0x21C4	0x4822    LDR	R0, [PC, #136]
0x21C6	0x6001    STR	R1, [R0, #0]
0x21C8	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x21CA	0x4825    LDR	R0, [PC, #148]
0x21CC	0x4281    CMP	R1, R0
0x21CE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x21D0	0x481F    LDR	R0, [PC, #124]
0x21D2	0x6800    LDR	R0, [R0, #0]
0x21D4	0xF0400106  ORR	R1, R0, #6
0x21D8	0x481D    LDR	R0, [PC, #116]
0x21DA	0x6001    STR	R1, [R0, #0]
0x21DC	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x21DE	0x4824    LDR	R0, [PC, #144]
0x21E0	0x4281    CMP	R1, R0
0x21E2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x21E4	0x481A    LDR	R0, [PC, #104]
0x21E6	0x6800    LDR	R0, [R0, #0]
0x21E8	0xF0400105  ORR	R1, R0, #5
0x21EC	0x4818    LDR	R0, [PC, #96]
0x21EE	0x6001    STR	R1, [R0, #0]
0x21F0	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x21F2	0xF5B14F7A  CMP	R1, #64000
0x21F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x21F8	0x4815    LDR	R0, [PC, #84]
0x21FA	0x6800    LDR	R0, [R0, #0]
0x21FC	0xF0400104  ORR	R1, R0, #4
0x2200	0x4813    LDR	R0, [PC, #76]
0x2202	0x6001    STR	R1, [R0, #0]
0x2204	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2206	0xF64B3080  MOVW	R0, #48000
0x220A	0x4281    CMP	R1, R0
0x220C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x220E	0x4810    LDR	R0, [PC, #64]
0x2210	0x6800    LDR	R0, [R0, #0]
0x2212	0xF0400103  ORR	R1, R0, #3
0x2216	0x480E    LDR	R0, [PC, #56]
0x2218	0x6001    STR	R1, [R0, #0]
0x221A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x221C	0xF5B14FFA  CMP	R1, #32000
0x2220	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2222	0x480B    LDR	R0, [PC, #44]
0x2224	0x6800    LDR	R0, [R0, #0]
0x2226	0xF0400102  ORR	R1, R0, #2
0x222A	0x4809    LDR	R0, [PC, #36]
0x222C	0x6001    STR	R1, [R0, #0]
0x222E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2230	0xF5B15F7A  CMP	R1, #16000
0x2234	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x2236	0xE01D    B	#58
0x2238	0x00800001  	#65664
0x223C	0x00100440  	#71303184
0x2240	0x00010000  	#1
0x2244	0x00030000  	#3
0x2248	0x1F400000  	#8000
0x224C	0x49F00002  	#150000
0x2250	0x3C004002  	FLASH_ACR+0
0x2254	0xD4C00001  	#120000
0x2258	0x5F900001  	#90000
0x225C	0x32800002  	#144000
0x2260	0x77000001  	#96000
0x2264	0x19400001  	#72000
0x2268	0xA5E00001  	#108000
0x226C	0xB5800001  	#112000
0x2270	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x2274	0x482D    LDR	R0, [PC, #180]
0x2276	0x6800    LDR	R0, [R0, #0]
0x2278	0xF0400101  ORR	R1, R0, #1
0x227C	0x482B    LDR	R0, [PC, #172]
0x227E	0x6001    STR	R1, [R0, #0]
0x2280	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x2282	0x482A    LDR	R0, [PC, #168]
0x2284	0x6801    LDR	R1, [R0, #0]
0x2286	0xF06F0007  MVN	R0, #7
0x228A	0x4001    ANDS	R1, R0
0x228C	0x4827    LDR	R0, [PC, #156]
0x228E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2290	0x2101    MOVS	R1, #1
0x2292	0xB249    SXTB	R1, R1
0x2294	0x4826    LDR	R0, [PC, #152]
0x2296	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x2298	0x4826    LDR	R0, [PC, #152]
0x229A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x229C	0xF7FFFAAC  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x22A0	0x4825    LDR	R0, [PC, #148]
0x22A2	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x22A4	0x4825    LDR	R0, [PC, #148]
0x22A6	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x22A8	0x4825    LDR	R0, [PC, #148]
0x22AA	0xEA020100  AND	R1, R2, R0, LSL #0
0x22AE	0x4825    LDR	R0, [PC, #148]
0x22B0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x22B2	0xF0020001  AND	R0, R2, #1
0x22B6	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x22B8	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x22BA	0x4822    LDR	R0, [PC, #136]
0x22BC	0x6800    LDR	R0, [R0, #0]
0x22BE	0xF0000002  AND	R0, R0, #2
0x22C2	0x2800    CMP	R0, #0
0x22C4	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x22C6	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x22C8	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x22CA	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x22CC	0xF4023080  AND	R0, R2, #65536
0x22D0	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x22D2	0x481C    LDR	R0, [PC, #112]
0x22D4	0x6800    LDR	R0, [R0, #0]
0x22D6	0xF4003000  AND	R0, R0, #131072
0x22DA	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x22DC	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x22DE	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x22E0	0x460A    MOV	R2, R1
0x22E2	0x9901    LDR	R1, [SP, #4]
0x22E4	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x22E6	0x9101    STR	R1, [SP, #4]
0x22E8	0x4611    MOV	R1, R2
0x22EA	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x22EC	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x22F0	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x22F2	0x4814    LDR	R0, [PC, #80]
0x22F4	0x6800    LDR	R0, [R0, #0]
0x22F6	0xF0407180  ORR	R1, R0, #16777216
0x22FA	0x4812    LDR	R0, [PC, #72]
0x22FC	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x22FE	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x2300	0x4810    LDR	R0, [PC, #64]
0x2302	0x6800    LDR	R0, [R0, #0]
0x2304	0xF0007000  AND	R0, R0, #33554432
0x2308	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x230A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x230C	0x460A    MOV	R2, R1
0x230E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x2310	0x480A    LDR	R0, [PC, #40]
0x2312	0x6800    LDR	R0, [R0, #0]
0x2314	0xF000010C  AND	R1, R0, #12
0x2318	0x0090    LSLS	R0, R2, #2
0x231A	0xF000000C  AND	R0, R0, #12
0x231E	0x4281    CMP	R1, R0
0x2320	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2322	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x2324	0xF8DDE000  LDR	LR, [SP, #0]
0x2328	0xB002    ADD	SP, SP, #8
0x232A	0x4770    BX	LR
0x232C	0x3C004002  	FLASH_ACR+0
0x2330	0x80204247  	FLASH_ACR+0
0x2334	0x80244247  	FLASH_ACR+0
0x2338	0x38044002  	RCC_PLLCFGR+0
0x233C	0x38084002  	RCC_CFGR+0
0x2340	0xFFFF000F  	#1048575
0x2344	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x17F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x17FA	0x480D    LDR	R0, [PC, #52]
0x17FC	0x6800    LDR	R0, [R0, #0]
0x17FE	0xF0400101  ORR	R1, R0, #1
0x1802	0x480B    LDR	R0, [PC, #44]
0x1804	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x1806	0x2100    MOVS	R1, #0
0x1808	0x480A    LDR	R0, [PC, #40]
0x180A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x180C	0x4808    LDR	R0, [PC, #32]
0x180E	0x6801    LDR	R1, [R0, #0]
0x1810	0x4809    LDR	R0, [PC, #36]
0x1812	0x4001    ANDS	R1, R0
0x1814	0x4806    LDR	R0, [PC, #24]
0x1816	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x1818	0x4908    LDR	R1, [PC, #32]
0x181A	0x4809    LDR	R0, [PC, #36]
0x181C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x181E	0x4804    LDR	R0, [PC, #16]
0x1820	0x6801    LDR	R1, [R0, #0]
0x1822	0xF46F2080  MVN	R0, #262144
0x1826	0x4001    ANDS	R1, R0
0x1828	0x4801    LDR	R0, [PC, #4]
0x182A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x182C	0xB001    ADD	SP, SP, #4
0x182E	0x4770    BX	LR
0x1830	0x38004002  	RCC_CR+0
0x1834	0x38084002  	RCC_CFGR+0
0x1838	0xFFFFFEF6  	#-17367041
0x183C	0x30102400  	#603992080
0x1840	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1FC4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1FC6	0x4904    LDR	R1, [PC, #16]
0x1FC8	0x4804    LDR	R0, [PC, #16]
0x1FCA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1FCC	0x4904    LDR	R1, [PC, #16]
0x1FCE	0x4805    LDR	R0, [PC, #20]
0x1FD0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1FD2	0xB001    ADD	SP, SP, #4
0x1FD4	0x4770    BX	LR
0x1FD6	0xBF00    NOP
0x1FD8	0x1F400000  	#8000
0x1FDC	0x04F02000  	___System_CLOCK_IN_KHZ+0
0x1FE0	0x00030000  	#3
0x1FE4	0x04FC2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x2374	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x2376	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x2378	0xB001    ADD	SP, SP, #4
0x237A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x2348	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x234A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x234E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x2352	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x2354	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x2358	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x235A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x235C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x235E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x2360	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x2362	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x2366	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x236A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x236E	0xB001    ADD	SP, SP, #4
0x2370	0x4770    BX	LR
; end of ___EnableFPU
0x2BF0	0xB500    PUSH	(R14)
0x2BF2	0xF8DFB024  LDR	R11, [PC, #36]
0x2BF6	0xF8DFA024  LDR	R10, [PC, #36]
0x2BFA	0xF8DFC024  LDR	R12, [PC, #36]
0x2BFE	0xF7FEFE95  BL	6444
0x2C02	0xF8DFB020  LDR	R11, [PC, #32]
0x2C06	0xF8DFA020  LDR	R10, [PC, #32]
0x2C0A	0xF8DFC020  LDR	R12, [PC, #32]
0x2C0E	0xF7FEFE8D  BL	6444
0x2C12	0xBD00    POP	(R15)
0x2C14	0x4770    BX	LR
0x2C16	0xBF00    NOP
0x2C18	0x00002000  	#536870912
0x2C1C	0x01572000  	#536871255
0x2C20	0x28E60000  	#10470
0x2C24	0x01582000  	#536871256
0x2C28	0x015A2000  	#536871258
0x2C2C	0x019E0000  	#414
0x2C8C	0xB500    PUSH	(R14)
0x2C8E	0xF8DFB010  LDR	R11, [PC, #16]
0x2C92	0xF8DFA010  LDR	R10, [PC, #16]
0x2C96	0xF7FEFE53  BL	6464
0x2C9A	0xBD00    POP	(R15)
0x2C9C	0x4770    BX	LR
0x2C9E	0xBF00    NOP
0x2CA0	0x00002000  	#536870912
0x2CA4	0x05102000  	#536872208
_SysTick_interrupt:
;BLEP_Click.c, 63 :: 		SysTick_interrupt() iv IVT_INT_SysTick
;BLEP_Click.c, 67 :: 		LED_ORNG = 1;
0x1E08	0xF84D7D04  PUSH	(R7)
0x1E0C	0x2101    MOVS	R1, #1
0x1E0E	0xB249    SXTB	R1, R1
0x1E10	0x480E    LDR	R0, [PC, #56]
0x1E12	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 68 :: 		Delay_ms(100);
0x1E14	0xF24117A9  MOVW	R7, #4521
0x1E18	0xF2C00704  MOVT	R7, #4
0x1E1C	0xBF00    NOP
0x1E1E	0xBF00    NOP
L_SysTick_interrupt1:
0x1E20	0x1E7F    SUBS	R7, R7, #1
0x1E22	0xD1FD    BNE	L_SysTick_interrupt1
0x1E24	0xBF00    NOP
0x1E26	0xBF00    NOP
;BLEP_Click.c, 69 :: 		LED_ORNG = 0;
0x1E28	0x2100    MOVS	R1, #0
0x1E2A	0xB249    SXTB	R1, R1
0x1E2C	0x4807    LDR	R0, [PC, #28]
0x1E2E	0x6001    STR	R1, [R0, #0]
;BLEP_Click.c, 70 :: 		Delay_ms(100);
0x1E30	0xF24117A9  MOVW	R7, #4521
0x1E34	0xF2C00704  MOVT	R7, #4
L_SysTick_interrupt3:
0x1E38	0x1E7F    SUBS	R7, R7, #1
0x1E3A	0xD1FD    BNE	L_SysTick_interrupt3
0x1E3C	0xBF00    NOP
0x1E3E	0xBF00    NOP
0x1E40	0xBF00    NOP
0x1E42	0xBF00    NOP
;BLEP_Click.c, 71 :: 		}
L_end_SysTick_interrupt:
0x1E44	0xF85D7B04  POP	(R7)
0x1E48	0x4770    BX	LR
0x1E4A	0xBF00    NOP
0x1E4C	0x82B44241  	GPIOD_ODR+0
; end of _SysTick_interrupt
_interrupt:
;BLEP_Click.c, 53 :: 		void interrupt() iv IVT_INT_USART3 ics ICS_AUTO
0x1E50	0xB083    SUB	SP, SP, #12
0x1E52	0xF8CDE000  STR	LR, [SP, #0]
;BLEP_Click.c, 55 :: 		txt[i] = UART3_Read();         // Read data and store it to txrt string
0x1E56	0x480E    LDR	R0, [PC, #56]
0x1E58	0x9002    STR	R0, [SP, #8]
0x1E5A	0xF9B01000  LDRSH	R1, [R0, #0]
0x1E5E	0x480D    LDR	R0, [PC, #52]
0x1E60	0x1840    ADDS	R0, R0, R1
0x1E62	0x9001    STR	R0, [SP, #4]
0x1E64	0xF7FFFCBC  BL	_UART3_Read+0
0x1E68	0x9901    LDR	R1, [SP, #4]
0x1E6A	0x7008    STRB	R0, [R1, #0]
;BLEP_Click.c, 56 :: 		i++;                         // Increment string index
0x1E6C	0x9902    LDR	R1, [SP, #8]
0x1E6E	0x4608    MOV	R0, R1
0x1E70	0xF9B00000  LDRSH	R0, [R0, #0]
0x1E74	0x1C40    ADDS	R0, R0, #1
0x1E76	0xB200    SXTH	R0, R0
0x1E78	0x8008    STRH	R0, [R1, #0]
;BLEP_Click.c, 57 :: 		if (i > 768)
0x1E7A	0xF5B07F40  CMP	R0, #768
0x1E7E	0xDD03    BLE	L_interrupt0
;BLEP_Click.c, 59 :: 		i = 0;
0x1E80	0x2100    MOVS	R1, #0
0x1E82	0xB209    SXTH	R1, R1
0x1E84	0x4802    LDR	R0, [PC, #8]
0x1E86	0x8001    STRH	R1, [R0, #0]
;BLEP_Click.c, 60 :: 		}
L_interrupt0:
;BLEP_Click.c, 61 :: 		}
L_end_interrupt:
0x1E88	0xF8DDE000  LDR	LR, [SP, #0]
0x1E8C	0xB003    ADD	SP, SP, #12
0x1E8E	0x4770    BX	LR
0x1E90	0x01582000  	_i+0
0x1E94	0x01EE2000  	_txt+0
; end of _interrupt
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x17E0	0xB081    SUB	SP, SP, #4
0x17E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x17E6	0x4803    LDR	R0, [PC, #12]
0x17E8	0xF7FFFEFE  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x17EC	0xF8DDE000  LDR	LR, [SP, #0]
0x17F0	0xB001    ADD	SP, SP, #4
0x17F2	0x4770    BX	LR
0x17F4	0x48004000  	USART3_SR+0
; end of _UART3_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x15E8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x15EA	0x6802    LDR	R2, [R0, #0]
0x15EC	0xF3C21140  UBFX	R1, R2, #5, #1
0x15F0	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x15F2	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x15F4	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x15F6	0x6809    LDR	R1, [R1, #0]
0x15F8	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x15FA	0xB001    ADD	SP, SP, #4
0x15FC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
;BLEP_Click.c,0 :: ?ICS_i [2]
0x019E	0x0000 ;?ICS_i+0
; end of ?ICS_i
;Blep.c,281 :: _setupMsg [1386]
0x237C	0x00060700 ;_setupMsg+0
0x2380	0x42020300 ;_setupMsg+4
0x2384	0x00000007 ;_setupMsg+8
0x2388	0x00000000 ;_setupMsg+12
0x238C	0x00000000 ;_setupMsg+16
0x2390	0x00000000 ;_setupMsg+20
0x2394	0x00000000 ;_setupMsg+24
0x2398	0x00000000 ;_setupMsg+28
0x239C	0x061F0000 ;_setupMsg+32
0x23A0	0x00000010 ;_setupMsg+36
0x23A4	0x00000000 ;_setupMsg+40
0x23A8	0x010F000D ;_setupMsg+44
0x23AC	0x06000001 ;_setupMsg+48
0x23B0	0x00100000 ;_setupMsg+52
0x23B4	0x00000000 ;_setupMsg+56
0x23B8	0x00000000 ;_setupMsg+60
0x23BC	0x1F001500 ;_setupMsg+64
0x23C0	0x301C1006 ;_setupMsg+68
0x23C4	0x00000003 ;_setupMsg+72
0x23C8	0x00000000 ;_setupMsg+76
0x23CC	0x00000000 ;_setupMsg+80
0x23D0	0x00000000 ;_setupMsg+84
0x23D4	0x00100000 ;_setupMsg+88
0x23D8	0x00180000 ;_setupMsg+92
0x23DC	0x00FF0290 ;_setupMsg+96
0x23E0	0x3810061F ;_setupMsg+100
0x23E4	0x5802FFFF ;_setupMsg+104
0x23E8	0x0000050A ;_setupMsg+108
0x23EC	0x00000000 ;_setupMsg+112
0x23F0	0x00000040 ;_setupMsg+116
0x23F4	0x00001000 ;_setupMsg+120
0x23F8	0x00000000 ;_setupMsg+124
0x23FC	0x00000100 ;_setupMsg+128
0x2400	0x10060500 ;_setupMsg+132
0x2404	0x00010054 ;_setupMsg+136
0x2408	0x00000000 ;_setupMsg+140
0x240C	0x00000000 ;_setupMsg+144
0x2410	0x00000000 ;_setupMsg+148
0x2414	0x00000000 ;_setupMsg+152
0x2418	0x00000000 ;_setupMsg+156
0x241C	0x00000000 ;_setupMsg+160
0x2420	0x061F0000 ;_setupMsg+164
0x2424	0x04040020 ;_setupMsg+168
0x2428	0x01000202 ;_setupMsg+172
0x242C	0x00010028 ;_setupMsg+176
0x2430	0x05040418 ;_setupMsg+180
0x2434	0x28020005 ;_setupMsg+184
0x2438	0x030E0103 ;_setupMsg+188
0x243C	0x042A0000 ;_setupMsg+192
0x2440	0x1F000414 ;_setupMsg+196
0x2444	0x041C2006 ;_setupMsg+200
0x2448	0x002A0300 ;_setupMsg+204
0x244C	0x454C4201 ;_setupMsg+208
0x2450	0x05040450 ;_setupMsg+212
0x2454	0x28040005 ;_setupMsg+216
0x2458	0x05020103 ;_setupMsg+220
0x245C	0x062A0100 ;_setupMsg+224
0x2460	0x00020304 ;_setupMsg+228
0x2464	0x3820061F ;_setupMsg+232
0x2468	0x012A0500 ;_setupMsg+236
0x246C	0x04008001 ;_setupMsg+240
0x2470	0x00050504 ;_setupMsg+244
0x2474	0x01032806 ;_setupMsg+248
0x2478	0x04000702 ;_setupMsg+252
0x247C	0x0904062A ;_setupMsg+256
0x2480	0x2A070008 ;_setupMsg+260
0x2484	0x20061F00 ;_setupMsg+264
0x2488	0x0A010454 ;_setupMsg+268
0x248C	0x00001200 ;_setupMsg+272
0x2490	0x04000A00 ;_setupMsg+276
0x2494	0x00020204 ;_setupMsg+280
0x2498	0x01002808 ;_setupMsg+284
0x249C	0x04041801 ;_setupMsg+288
0x24A0	0x09000505 ;_setupMsg+292
0x24A4	0x061F0028 ;_setupMsg+296
0x24A8	0x01037020 ;_setupMsg+300
0x24AC	0x05000A22 ;_setupMsg+304
0x24B0	0x0504262A ;_setupMsg+308
0x24B4	0x2A0A0004 ;_setupMsg+312
0x24B8	0x00000105 ;_setupMsg+316
0x24BC	0x14460000 ;_setupMsg+320
0x24C0	0x0B000203 ;_setupMsg+324
0x24C4	0x1F000229 ;_setupMsg+328
0x24C8	0x018C2006 ;_setupMsg+332
0x24CC	0x04040000 ;_setupMsg+336
0x24D0	0x0C000202 ;_setupMsg+340
0x24D4	0x0A010028 ;_setupMsg+344
0x24D8	0x05040418 ;_setupMsg+348
0x24DC	0x280D0005 ;_setupMsg+352
0x24E0	0x0E020103 ;_setupMsg+356
0x24E4	0x002A2700 ;_setupMsg+360
0x24E8	0xA820061F ;_setupMsg+364
0x24EC	0x01090404 ;_setupMsg+368
0x24F0	0x272A0E00 ;_setupMsg+372
0x24F4	0x00000A01 ;_setupMsg+376
0x24F8	0x00000000 ;_setupMsg+380
0x24FC	0x04040000 ;_setupMsg+384
0x2500	0x0F000505 ;_setupMsg+388
0x2504	0x02010328 ;_setupMsg+392
0x2508	0x20061F00 ;_setupMsg+396
0x250C	0x290010C4 ;_setupMsg+400
0x2510	0x1404042A ;_setupMsg+404
0x2514	0x2A100002 ;_setupMsg+408
0x2518	0x31300129 ;_setupMsg+412
0x251C	0x00000000 ;_setupMsg+416
0x2520	0x00000000 ;_setupMsg+420
0x2524	0x00000000 ;_setupMsg+424
0x2528	0x061F0000 ;_setupMsg+428
0x252C	0x0000E020 ;_setupMsg+432
0x2530	0x04000000 ;_setupMsg+436
0x2534	0x00050504 ;_setupMsg+440
0x2538	0x01032811 ;_setupMsg+444
0x253C	0x24001202 ;_setupMsg+448
0x2540	0x0804042A ;_setupMsg+452
0x2544	0x2A120002 ;_setupMsg+456
0x2548	0x1F000124 ;_setupMsg+460
0x254C	0x31FC2006 ;_setupMsg+464
0x2550	0x00000032 ;_setupMsg+468
0x2554	0x04000000 ;_setupMsg+472
0x2558	0x00050504 ;_setupMsg+476
0x255C	0x01032813 ;_setupMsg+480
0x2560	0x26001402 ;_setupMsg+484
0x2564	0x0404042A ;_setupMsg+488
0x2568	0x00140002 ;_setupMsg+492
0x256C	0x1821061F ;_setupMsg+496
0x2570	0x3301262A ;_setupMsg+500
0x2574	0x04000034 ;_setupMsg+504
0x2578	0x00050504 ;_setupMsg+508
0x257C	0x01032815 ;_setupMsg+512
0x2580	0x50001602 ;_setupMsg+516
0x2584	0x0804062A ;_setupMsg+520
0x2588	0x2A160007 ;_setupMsg+524
0x258C	0x21061F00 ;_setupMsg+528
0x2590	0x02015034 ;_setupMsg+532
0x2594	0xAAAA0000 ;_setupMsg+536
0x2598	0x0404CCCC ;_setupMsg+540
0x259C	0x17001010 ;_setupMsg+544
0x25A0	0x23010028 ;_setupMsg+548
0x25A4	0x5FEABCD1 ;_setupMsg+552
0x25A8	0xDE152378 ;_setupMsg+556
0x25AC	0x061F00EF ;_setupMsg+560
0x25B0	0x12125021 ;_setupMsg+564
0x25B4	0x00001530 ;_setupMsg+568
0x25B8	0x13130404 ;_setupMsg+572
0x25BC	0x03281800 ;_setupMsg+576
0x25C0	0x00190401 ;_setupMsg+580
0x25C4	0xEABCD123 ;_setupMsg+584
0x25C8	0x1523785F ;_setupMsg+588
0x25CC	0x1F00EFDE ;_setupMsg+592
0x25D0	0x126C2106 ;_setupMsg+596
0x25D4	0x00153212 ;_setupMsg+600
0x25D8	0x14104400 ;_setupMsg+604
0x25DC	0x15190000 ;_setupMsg+608
0x25E0	0x00000332 ;_setupMsg+612
0x25E4	0x00000000 ;_setupMsg+616
0x25E8	0x00000000 ;_setupMsg+620
0x25EC	0x00000000 ;_setupMsg+624
0x25F0	0x8821061F ;_setupMsg+628
0x25F4	0x00000000 ;_setupMsg+632
0x25F8	0x04000000 ;_setupMsg+636
0x25FC	0x00131304 ;_setupMsg+640
0x2600	0x0103281A ;_setupMsg+644
0x2604	0x23001B18 ;_setupMsg+648
0x2608	0x5FEABCD1 ;_setupMsg+652
0x260C	0xDE152378 ;_setupMsg+656
0x2610	0x21061F00 ;_setupMsg+660
0x2614	0x1212EFA4 ;_setupMsg+664
0x2618	0x00001531 ;_setupMsg+668
0x261C	0x00141054 ;_setupMsg+672
0x2620	0x31151B00 ;_setupMsg+676
0x2624	0x00000003 ;_setupMsg+680
0x2628	0x00000000 ;_setupMsg+684
0x262C	0x00000000 ;_setupMsg+688
0x2630	0x061F0000 ;_setupMsg+692
0x2634	0x0000C021 ;_setupMsg+696
0x2638	0x00000000 ;_setupMsg+700
0x263C	0x14460000 ;_setupMsg+704
0x2640	0x1C000203 ;_setupMsg+708
0x2644	0x00010229 ;_setupMsg+712
0x2648	0x10040400 ;_setupMsg+716
0x264C	0x281D0010 ;_setupMsg+720
0x2650	0x1F000100 ;_setupMsg+724
0x2654	0x9EDC2106 ;_setupMsg+728
0x2658	0x0E24DCCA ;_setupMsg+732
0x265C	0x93E0A9E5 ;_setupMsg+736
0x2660	0x01B5A3F3 ;_setupMsg+740
0x2664	0x046E4000 ;_setupMsg+744
0x2668	0x00131304 ;_setupMsg+748
0x266C	0x0103281E ;_setupMsg+752
0x2670	0x00001F04 ;_setupMsg+756
0x2674	0xF821061F ;_setupMsg+760
0x2678	0x24DCCA9E ;_setupMsg+764
0x267C	0xE0A9E50E ;_setupMsg+768
0x2680	0xB5A3F393 ;_setupMsg+772
0x2684	0x6E400002 ;_setupMsg+776
0x2688	0x00141044 ;_setupMsg+780
0x268C	0x02001F00 ;_setupMsg+784
0x2690	0x00000002 ;_setupMsg+788
0x2694	0x22061F00 ;_setupMsg+792
0x2698	0x00000014 ;_setupMsg+796
0x269C	0x00000000 ;_setupMsg+800
0x26A0	0x00000000 ;_setupMsg+804
0x26A4	0x00000000 ;_setupMsg+808
0x26A8	0x04040000 ;_setupMsg+812
0x26AC	0x20001313 ;_setupMsg+816
0x26B0	0x10010328 ;_setupMsg+820
0x26B4	0x061F0021 ;_setupMsg+824
0x26B8	0x9E003022 ;_setupMsg+828
0x26BC	0x0E24DCCA ;_setupMsg+832
0x26C0	0x93E0A9E5 ;_setupMsg+836
0x26C4	0x03B5A3F3 ;_setupMsg+840
0x26C8	0x146E4000 ;_setupMsg+844
0x26CC	0x00001400 ;_setupMsg+848
0x26D0	0x02030021 ;_setupMsg+852
0x26D4	0x1F000000 ;_setupMsg+856
0x26D8	0x004C2206 ;_setupMsg+860
0x26DC	0x00000000 ;_setupMsg+864
0x26E0	0x00000000 ;_setupMsg+868
0x26E4	0x00000000 ;_setupMsg+872
0x26E8	0x00000000 ;_setupMsg+876
0x26EC	0x03144600 ;_setupMsg+880
0x26F0	0x29220002 ;_setupMsg+884
0x26F4	0x00000102 ;_setupMsg+888
0x26F8	0x6822061F ;_setupMsg+892
0x26FC	0x13040400 ;_setupMsg+896
0x2700	0x28230013 ;_setupMsg+900
0x2704	0x24140103 ;_setupMsg+904
0x2708	0xDCCA9E00 ;_setupMsg+908
0x270C	0xA9E50E24 ;_setupMsg+912
0x2710	0xA3F393E0 ;_setupMsg+916
0x2714	0x400004B5 ;_setupMsg+920
0x2718	0x22061F00 ;_setupMsg+924
0x271C	0x10546E84 ;_setupMsg+928
0x2720	0x24000009 ;_setupMsg+932
0x2724	0x00020400 ;_setupMsg+936
0x2728	0x00000000 ;_setupMsg+940
0x272C	0x00000000 ;_setupMsg+944
0x2730	0x02031446 ;_setupMsg+948
0x2734	0x02292500 ;_setupMsg+952
0x2738	0x061F0001 ;_setupMsg+956
0x273C	0x0000A022 ;_setupMsg+960
0x2740	0x13130404 ;_setupMsg+964
0x2744	0x03282600 ;_setupMsg+968
0x2748	0x00270201 ;_setupMsg+972
0x274C	0x24DCCA9E ;_setupMsg+976
0x2750	0xE0A9E50E ;_setupMsg+980
0x2754	0xB5A3F393 ;_setupMsg+984
0x2758	0x15000005 ;_setupMsg+988
0x275C	0x40BC2206 ;_setupMsg+992
0x2760	0x0704066E ;_setupMsg+996
0x2764	0x00270006 ;_setupMsg+1000
0x2768	0xFFFF0205 ;_setupMsg+1004
0x276C	0xFFFFFFFF ;_setupMsg+1008
0x2770	0x00000000 ;_setupMsg+1012
0x2774	0x00000000 ;_setupMsg+1016
0x2778	0x00000000 ;_setupMsg+1020
0x277C	0x0040061F ;_setupMsg+1024
0x2780	0x0001002A ;_setupMsg+1028
0x2784	0x03000480 ;_setupMsg+1032
0x2788	0x052A0000 ;_setupMsg+1036
0x278C	0x04040001 ;_setupMsg+1040
0x2790	0x0B000A00 ;_setupMsg+1044
0x2794	0x0001272A ;_setupMsg+1048
0x2798	0x0E000480 ;_setupMsg+1052
0x279C	0x40061F00 ;_setupMsg+1056
0x27A0	0x2A00001C ;_setupMsg+1060
0x27A4	0x80000129 ;_setupMsg+1064
0x27A8	0x00100004 ;_setupMsg+1068
0x27AC	0x01242A00 ;_setupMsg+1072
0x27B0	0x00048000 ;_setupMsg+1076
0x27B4	0x2A000012 ;_setupMsg+1080
0x27B8	0x80000126 ;_setupMsg+1084
0x27BC	0x061F0004 ;_setupMsg+1088
0x27C0	0x14003840 ;_setupMsg+1092
0x27C4	0x502A0000 ;_setupMsg+1096
0x27C8	0x04800001 ;_setupMsg+1100
0x27CC	0x00001600 ;_setupMsg+1104
0x27D0	0x00033215 ;_setupMsg+1108
0x27D4	0x19000408 ;_setupMsg+1112
0x27D8	0x31150000 ;_setupMsg+1116
0x27DC	0x1F000403 ;_setupMsg+1120
0x27E0	0x02544006 ;_setupMsg+1124
0x27E4	0x001B0004 ;_setupMsg+1128
0x27E8	0x0202001C ;_setupMsg+1132
0x27EC	0x00040800 ;_setupMsg+1136
0x27F0	0x0000001F ;_setupMsg+1140
0x27F4	0x02000203 ;_setupMsg+1144
0x27F8	0x00210004 ;_setupMsg+1148
0x27FC	0x00040022 ;_setupMsg+1152
0x2800	0x70400615 ;_setupMsg+1156
0x2804	0x040A0002 ;_setupMsg+1160
0x2808	0x25002400 ;_setupMsg+1164
0x280C	0x00020500 ;_setupMsg+1168
0x2810	0x27000480 ;_setupMsg+1172
0x2814	0x00000000 ;_setupMsg+1176
0x2818	0x00000000 ;_setupMsg+1180
0x281C	0x00000000 ;_setupMsg+1184
0x2820	0x50061F00 ;_setupMsg+1188
0x2824	0xDCCA9E00 ;_setupMsg+1192
0x2828	0xA9E50E24 ;_setupMsg+1196
0x282C	0xA3F393E0 ;_setupMsg+1200
0x2830	0x400000B5 ;_setupMsg+1204
0x2834	0xBCD1236E ;_setupMsg+1208
0x2838	0x23785FEA ;_setupMsg+1212
0x283C	0x12EFDE15 ;_setupMsg+1216
0x2840	0x06070012 ;_setupMsg+1220
0x2844	0x00001C50 ;_setupMsg+1224
0x2848	0x00000000 ;_setupMsg+1228
0x284C	0x00000000 ;_setupMsg+1232
0x2850	0x00000000 ;_setupMsg+1236
0x2854	0x00000000 ;_setupMsg+1240
0x2858	0x00000000 ;_setupMsg+1244
0x285C	0x00000000 ;_setupMsg+1248
0x2860	0x1F000000 ;_setupMsg+1252
0x2864	0x00006006 ;_setupMsg+1256
0x2868	0x00000000 ;_setupMsg+1260
0x286C	0x00000000 ;_setupMsg+1264
0x2870	0x00000000 ;_setupMsg+1268
0x2874	0x00000000 ;_setupMsg+1272
0x2878	0x00000000 ;_setupMsg+1276
0x287C	0x00000000 ;_setupMsg+1280
0x2880	0x00000000 ;_setupMsg+1284
0x2884	0x1C60060E ;_setupMsg+1288
0x2888	0x00000000 ;_setupMsg+1292
0x288C	0x00000000 ;_setupMsg+1296
0x2890	0x00000000 ;_setupMsg+1300
0x2894	0x00000000 ;_setupMsg+1304
0x2898	0x00000000 ;_setupMsg+1308
0x289C	0x00000000 ;_setupMsg+1312
0x28A0	0x00000000 ;_setupMsg+1316
0x28A4	0x70061900 ;_setupMsg+1320
0x28A8	0x80021900 ;_setupMsg+1324
0x28AC	0x00000000 ;_setupMsg+1328
0x28B0	0x00000000 ;_setupMsg+1332
0x28B4	0x00000000 ;_setupMsg+1336
0x28B8	0x00000000 ;_setupMsg+1340
0x28BC	0x00000000 ;_setupMsg+1344
0x28C0	0x00000000 ;_setupMsg+1348
0x28C4	0x06060000 ;_setupMsg+1352
0x28C8	0x310300F0 ;_setupMsg+1356
0x28CC	0x00000056 ;_setupMsg+1360
0x28D0	0x00000000 ;_setupMsg+1364
0x28D4	0x00000000 ;_setupMsg+1368
0x28D8	0x00000000 ;_setupMsg+1372
0x28DC	0x00000000 ;_setupMsg+1376
0x28E0	0x00000000 ;_setupMsg+1380
0x28E4	0x0000 ;_setupMsg+1384
; end of _setupMsg
;BLEP_Click.c,0 :: ?ICS?lstr1_BLEP_Click [28]
0x28E6	0x532B5441 ;?ICS?lstr1_BLEP_Click+0
0x28EA	0x52425041 ;?ICS?lstr1_BLEP_Click+4
0x28EE	0x312C333D ;?ICS?lstr1_BLEP_Click+8
0x28F2	0x6E6F432C ;?ICS?lstr1_BLEP_Click+12
0x28F6	0x65707974 ;?ICS?lstr1_BLEP_Click+16
0x28FA	0x5250472C ;?ICS?lstr1_BLEP_Click+20
0x28FE	0x000A0D53 ;?ICS?lstr1_BLEP_Click+24
; end of ?ICS?lstr1_BLEP_Click
;,0 :: _initBlock_3 [66]
; Containing: ?ICS?lstr2_BLEP_Click [37]
;             ?ICS?lstr3_BLEP_Click [29]
0x2902	0x532B5441 ;_initBlock_3+0 : ?ICS?lstr2_BLEP_Click at 0x2902
0x2906	0x52425041 ;_initBlock_3+4
0x290A	0x312C333D ;_initBlock_3+8
0x290E	0x4E50412C ;_initBlock_3+12
0x2912	0x7961702C ;_initBlock_3+16
0x2916	0x67646E61 ;_initBlock_3+20
0x291A	0x326F2E6F ;_initBlock_3+24
0x291E	0x2E6F632E ;_initBlock_3+28
0x2922	0x0A0D6B75 ;_initBlock_3+32
0x2926	0x2B544100 ;_initBlock_3+36 : ?ICS?lstr3_BLEP_Click at 0x2927
0x292A	0x42504153 ;_initBlock_3+40
0x292E	0x2C333D52 ;_initBlock_3+44
0x2932	0x53552C31 ;_initBlock_3+48
0x2936	0x702C5245 ;_initBlock_3+52
0x293A	0x6E617961 ;_initBlock_3+56
0x293E	0x0D6F6764 ;_initBlock_3+60
0x2942	0x000A ;_initBlock_3+64
; end of _initBlock_3
;BLEP_Click.c,0 :: ?ICS?lstr4_BLEP_Click [28]
0x2944	0x532B5441 ;?ICS?lstr4_BLEP_Click+0
0x2948	0x52425041 ;?ICS?lstr4_BLEP_Click+4
0x294C	0x312C333D ;?ICS?lstr4_BLEP_Click+8
0x2950	0x4457502C ;?ICS?lstr4_BLEP_Click+12
0x2954	0x7361702C ;?ICS?lstr4_BLEP_Click+16
0x2958	0x726F7773 ;?ICS?lstr4_BLEP_Click+20
0x295C	0x000A0D64 ;?ICS?lstr4_BLEP_Click+24
; end of ?ICS?lstr4_BLEP_Click
;,0 :: _initBlock_5 [16]
; Containing: ?ICS?lstr5_BLEP_Click [15]
;             ?ICS_CONN_STATE [1]
0x2960	0x532B5441 ;_initBlock_5+0 : ?ICS?lstr5_BLEP_Click at 0x2960
0x2964	0x52425041 ;_initBlock_5+4
0x2968	0x312C313D ;_initBlock_5+8
0x296C	0x00000A0D ;_initBlock_5+12 : ?ICS_CONN_STATE at 0x296F
; end of _initBlock_5
;BLEP_Click.c,0 :: ?ICS?lstr7_BLEP_Click [14]
0x2970	0x482B5441 ;?ICS?lstr7_BLEP_Click+0
0x2974	0x49505454 ;?ICS?lstr7_BLEP_Click+4
0x2978	0x0D54494E ;?ICS?lstr7_BLEP_Click+8
0x297C	0x000A ;?ICS?lstr7_BLEP_Click+12
; end of ?ICS?lstr7_BLEP_Click
;BLEP_Click.c,0 :: ?ICS?lstr8_BLEP_Click [20]
0x297E	0x482B5441 ;?ICS?lstr8_BLEP_Click+0
0x2982	0x50505454 ;?ICS?lstr8_BLEP_Click+4
0x2986	0x3D415241 ;?ICS?lstr8_BLEP_Click+8
0x298A	0x2C444943 ;?ICS?lstr8_BLEP_Click+12
0x298E	0x000A0D31 ;?ICS?lstr8_BLEP_Click+16
; end of ?ICS?lstr8_BLEP_Click
;BLEP_Click.c,0 :: ?ICS?lstr9_BLEP_Click [46]
0x2992	0x482B5441 ;?ICS?lstr9_BLEP_Click+0
0x2996	0x50505454 ;?ICS?lstr9_BLEP_Click+4
0x299A	0x3D415241 ;?ICS?lstr9_BLEP_Click+8
0x299E	0x2C4C5255 ;?ICS?lstr9_BLEP_Click+12
0x29A2	0x70747468 ;?ICS?lstr9_BLEP_Click+16
0x29A6	0x722F2F3A ;?ICS?lstr9_BLEP_Click+20
0x29AA	0x65757165 ;?ICS?lstr9_BLEP_Click+24
0x29AE	0x2E627473 ;?ICS?lstr9_BLEP_Click+28
0x29B2	0x312F6E69 ;?ICS?lstr9_BLEP_Click+32
0x29B6	0x3877706A ;?ICS?lstr9_BLEP_Click+36
0x29BA	0x0D31616A ;?ICS?lstr9_BLEP_Click+40
0x29BE	0x000A ;?ICS?lstr9_BLEP_Click+44
; end of ?ICS?lstr9_BLEP_Click
;,0 :: _initBlock_9 [125]
; Containing: ?ICS?lstr10_BLEP_Click [33]
;             ?ICS?lstr11_BLEP_Click [24]
;             ?ICS?lstr12_BLEP_Click [20]
;             ?ICS?lstr13_BLEP_Click [18]
;             ?ICS?lstr14_BLEP_Click [14]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x29C0	0x482B5441 ;_initBlock_9+0 : ?ICS?lstr10_BLEP_Click at 0x29C0
0x29C4	0x50505454 ;_initBlock_9+4
0x29C8	0x3D415241 ;_initBlock_9+8
0x29CC	0x544E4F43 ;_initBlock_9+12
0x29D0	0x2C544E45 ;_initBlock_9+16
0x29D4	0x74786574 ;_initBlock_9+20
0x29D8	0x616C702F ;_initBlock_9+24
0x29DC	0x0A0D6E69 ;_initBlock_9+28
0x29E0	0x2B544100 ;_initBlock_9+32 : ?ICS?lstr11_BLEP_Click at 0x29E1
0x29E4	0x50545448 ;_initBlock_9+36
0x29E8	0x41544144 ;_initBlock_9+40
0x29EC	0x3032313D ;_initBlock_9+44
0x29F0	0x30352C30 ;_initBlock_9+48
0x29F4	0x0A0D3030 ;_initBlock_9+52
0x29F8	0x54414400 ;_initBlock_9+56 : ?ICS?lstr12_BLEP_Click at 0x29F9
0x29FC	0x72462041 ;_initBlock_9+60
0x2A00	0x54206D6F ;_initBlock_9+64
0x2A04	0x6B636172 ;_initBlock_9+68
0x2A08	0x0A0D7265 ;_initBlock_9+72
0x2A0C	0x2B544100 ;_initBlock_9+76 : ?ICS?lstr13_BLEP_Click at 0x2A0D
0x2A10	0x50545448 ;_initBlock_9+80
0x2A14	0x49544341 ;_initBlock_9+84
0x2A18	0x313D4E4F ;_initBlock_9+88
0x2A1C	0x41000A0D ;_initBlock_9+92 : ?ICS?lstr14_BLEP_Click at 0x2A1F
0x2A20	0x54482B54 ;_initBlock_9+96
0x2A24	0x45545054 ;_initBlock_9+100
0x2A28	0x0A0D4D52 ;_initBlock_9+104
0x2A2C	0x00000000 ;_initBlock_9+108 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x2A2D
0x2A30	0x03020100 ;_initBlock_9+112
0x2A34	0x03020104 ;_initBlock_9+116
0x2A38	0x08070604 ;_initBlock_9+120
0x2A3C	0x09 ;_initBlock_9+124
; end of _initBlock_9
;__Lib_GPIO_32F4xx_Defs.c,825 :: __GPIO_MODULE_USART6_PC67 [108]
0x2A40	0x00000826 ;__GPIO_MODULE_USART6_PC67+0
0x2A44	0x00000827 ;__GPIO_MODULE_USART6_PC67+4
0x2A48	0xFFFFFFFF ;__GPIO_MODULE_USART6_PC67+8
0x2A4C	0x00000000 ;__GPIO_MODULE_USART6_PC67+12
0x2A50	0x00000000 ;__GPIO_MODULE_USART6_PC67+16
0x2A54	0x00000000 ;__GPIO_MODULE_USART6_PC67+20
0x2A58	0x00000000 ;__GPIO_MODULE_USART6_PC67+24
0x2A5C	0x00000000 ;__GPIO_MODULE_USART6_PC67+28
0x2A60	0x00000000 ;__GPIO_MODULE_USART6_PC67+32
0x2A64	0x00000000 ;__GPIO_MODULE_USART6_PC67+36
0x2A68	0x00000000 ;__GPIO_MODULE_USART6_PC67+40
0x2A6C	0x00000000 ;__GPIO_MODULE_USART6_PC67+44
0x2A70	0x00000000 ;__GPIO_MODULE_USART6_PC67+48
0x2A74	0x00001018 ;__GPIO_MODULE_USART6_PC67+52
0x2A78	0x00001018 ;__GPIO_MODULE_USART6_PC67+56
0x2A7C	0x00000000 ;__GPIO_MODULE_USART6_PC67+60
0x2A80	0x00000000 ;__GPIO_MODULE_USART6_PC67+64
0x2A84	0x00000000 ;__GPIO_MODULE_USART6_PC67+68
0x2A88	0x00000000 ;__GPIO_MODULE_USART6_PC67+72
0x2A8C	0x00000000 ;__GPIO_MODULE_USART6_PC67+76
0x2A90	0x00000000 ;__GPIO_MODULE_USART6_PC67+80
0x2A94	0x00000000 ;__GPIO_MODULE_USART6_PC67+84
0x2A98	0x00000000 ;__GPIO_MODULE_USART6_PC67+88
0x2A9C	0x00000000 ;__GPIO_MODULE_USART6_PC67+92
0x2AA0	0x00000000 ;__GPIO_MODULE_USART6_PC67+96
0x2AA4	0x00000000 ;__GPIO_MODULE_USART6_PC67+100
0x2AA8	0x00000000 ;__GPIO_MODULE_USART6_PC67+104
; end of __GPIO_MODULE_USART6_PC67
;__Lib_GPIO_32F4xx_Defs.c,809 :: __GPIO_MODULE_USART3_PB10_11 [108]
0x2AAC	0x0000071A ;__GPIO_MODULE_USART3_PB10_11+0
0x2AB0	0x0000071B ;__GPIO_MODULE_USART3_PB10_11+4
0x2AB4	0xFFFFFFFF ;__GPIO_MODULE_USART3_PB10_11+8
0x2AB8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+12
0x2ABC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+16
0x2AC0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+20
0x2AC4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+24
0x2AC8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+28
0x2ACC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+32
0x2AD0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+36
0x2AD4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+40
0x2AD8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+44
0x2ADC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+48
0x2AE0	0x00001018 ;__GPIO_MODULE_USART3_PB10_11+52
0x2AE4	0x00001018 ;__GPIO_MODULE_USART3_PB10_11+56
0x2AE8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+60
0x2AEC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+64
0x2AF0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+68
0x2AF4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+72
0x2AF8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+76
0x2AFC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+80
0x2B00	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+84
0x2B04	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+88
0x2B08	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+92
0x2B0C	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+96
0x2B10	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+100
0x2B14	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+104
; end of __GPIO_MODULE_USART3_PB10_11
;__Lib_GPIO_32F4xx_Defs.c,797 :: __GPIO_MODULE_USART2_PA23 [108]
0x2B18	0x00000702 ;__GPIO_MODULE_USART2_PA23+0
0x2B1C	0x00000703 ;__GPIO_MODULE_USART2_PA23+4
0x2B20	0xFFFFFFFF ;__GPIO_MODULE_USART2_PA23+8
0x2B24	0x00000000 ;__GPIO_MODULE_USART2_PA23+12
0x2B28	0x00000000 ;__GPIO_MODULE_USART2_PA23+16
0x2B2C	0x00000000 ;__GPIO_MODULE_USART2_PA23+20
0x2B30	0x00000000 ;__GPIO_MODULE_USART2_PA23+24
0x2B34	0x00000000 ;__GPIO_MODULE_USART2_PA23+28
0x2B38	0x00000000 ;__GPIO_MODULE_USART2_PA23+32
0x2B3C	0x00000000 ;__GPIO_MODULE_USART2_PA23+36
0x2B40	0x00000000 ;__GPIO_MODULE_USART2_PA23+40
0x2B44	0x00000000 ;__GPIO_MODULE_USART2_PA23+44
0x2B48	0x00000000 ;__GPIO_MODULE_USART2_PA23+48
0x2B4C	0x00001018 ;__GPIO_MODULE_USART2_PA23+52
0x2B50	0x00001018 ;__GPIO_MODULE_USART2_PA23+56
0x2B54	0x00000000 ;__GPIO_MODULE_USART2_PA23+60
0x2B58	0x00000000 ;__GPIO_MODULE_USART2_PA23+64
0x2B5C	0x00000000 ;__GPIO_MODULE_USART2_PA23+68
0x2B60	0x00000000 ;__GPIO_MODULE_USART2_PA23+72
0x2B64	0x00000000 ;__GPIO_MODULE_USART2_PA23+76
0x2B68	0x00000000 ;__GPIO_MODULE_USART2_PA23+80
0x2B6C	0x00000000 ;__GPIO_MODULE_USART2_PA23+84
0x2B70	0x00000000 ;__GPIO_MODULE_USART2_PA23+88
0x2B74	0x00000000 ;__GPIO_MODULE_USART2_PA23+92
0x2B78	0x00000000 ;__GPIO_MODULE_USART2_PA23+96
0x2B7C	0x00000000 ;__GPIO_MODULE_USART2_PA23+100
0x2B80	0x00000000 ;__GPIO_MODULE_USART2_PA23+104
; end of __GPIO_MODULE_USART2_PA23
;__Lib_GPIO_32F4xx_Defs.c,747 :: __GPIO_MODULE_SPI3_PB345 [108]
0x2B84	0x00000613 ;__GPIO_MODULE_SPI3_PB345+0
0x2B88	0x00000614 ;__GPIO_MODULE_SPI3_PB345+4
0x2B8C	0x00000615 ;__GPIO_MODULE_SPI3_PB345+8
0x2B90	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PB345+12
0x2B94	0x00000000 ;__GPIO_MODULE_SPI3_PB345+16
0x2B98	0x00000000 ;__GPIO_MODULE_SPI3_PB345+20
0x2B9C	0x00000000 ;__GPIO_MODULE_SPI3_PB345+24
0x2BA0	0x00000000 ;__GPIO_MODULE_SPI3_PB345+28
0x2BA4	0x00000000 ;__GPIO_MODULE_SPI3_PB345+32
0x2BA8	0x00000000 ;__GPIO_MODULE_SPI3_PB345+36
0x2BAC	0x00000000 ;__GPIO_MODULE_SPI3_PB345+40
0x2BB0	0x00000000 ;__GPIO_MODULE_SPI3_PB345+44
0x2BB4	0x00000000 ;__GPIO_MODULE_SPI3_PB345+48
0x2BB8	0x00001018 ;__GPIO_MODULE_SPI3_PB345+52
0x2BBC	0x00001018 ;__GPIO_MODULE_SPI3_PB345+56
0x2BC0	0x00001018 ;__GPIO_MODULE_SPI3_PB345+60
0x2BC4	0x00000000 ;__GPIO_MODULE_SPI3_PB345+64
0x2BC8	0x00000000 ;__GPIO_MODULE_SPI3_PB345+68
0x2BCC	0x00000000 ;__GPIO_MODULE_SPI3_PB345+72
0x2BD0	0x00000000 ;__GPIO_MODULE_SPI3_PB345+76
0x2BD4	0x00000000 ;__GPIO_MODULE_SPI3_PB345+80
0x2BD8	0x00000000 ;__GPIO_MODULE_SPI3_PB345+84
0x2BDC	0x00000000 ;__GPIO_MODULE_SPI3_PB345+88
0x2BE0	0x00000000 ;__GPIO_MODULE_SPI3_PB345+92
0x2BE4	0x00000000 ;__GPIO_MODULE_SPI3_PB345+96
0x2BE8	0x00000000 ;__GPIO_MODULE_SPI3_PB345+100
0x2BEC	0x00000000 ;__GPIO_MODULE_SPI3_PB345+104
; end of __GPIO_MODULE_SPI3_PB345
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [22]    _Delay_1us
0x01A0      [34]    __Lib_SPI_123_SPIx_Read
0x01C4      [34]    _memcpy
0x01E8     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0270      [28]    _acil_decode_evt_device_started
0x028C      [64]    _acil_decode_evt_hw_error
0x02CC     [378]    _acil_decode_evt_command_response
0x0448      [28]    _SPI3_Read
0x0464      [28]    _SPI1_Read
0x0480      [28]    _ADC3_Get_Sample
0x049C      [28]    _SPI2_Read
0x04B8      [28]    _ADC2_Get_Sample
0x04D4      [28]    _acil_decode_evt_pipe_error
0x04F0      [48]    _acil_decode_evt_data_received
0x0520       [8]    _acil_decode_evt_data_ack
0x0528      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0548      [58]    _acil_decode_evt_display_passkey
0x0584       [8]    _acil_decode_evt_key_request
0x058C      [92]    _acil_decode_evt_pipe_status
0x05E8     [150]    _acil_decode_evt_connected
0x0680       [8]    _acil_decode_evt_credit
0x0688      [78]    _acil_decode_evt_timing
0x06D8      [58]    _acil_decode_evt_bond_status
0x0714      [18]    _acil_decode_evt_disconnected
0x0728      [28]    _ADC1_Get_Sample
0x0744      [12]    _Get_Fosc_kHz
0x0750     [348]    _acil_decode_evt
0x08AC     [132]    _RCC_GetClocksFrequency
0x0930      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0964     [168]    _GPIO_Clk_Enable
0x0A0C      [24]    _SPI_Read
0x0A24      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0A68     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0CFC      [44]    _acil_encode_cmd_send_data
0x0D28     [560]    _GPIO_Config
0x0F58     [140]    _Blep_Read
0x0FE4     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x10E0      [28]    _UART6_Write_Text
0x10FC      [14]    _EnableInterrupts
0x110C      [28]    _UART6_Write
0x1128      [14]    _DisableInterrupts
0x1138     [220]    _Blep_Write
0x1214      [58]    _acil_encode_cmd_bond
0x1250     [316]    _start_HTTP
0x138C      [18]    _acil_encode_cmd_disconnect
0x13A0     [212]    _Open_GPRS
0x1478      [92]    _term_HTTP
0x14D4      [72]    _Blep_SendData
0x151C      [40]    _UART3_Init_Advanced
0x1544     [120]    _NVIC_IntEnable
0x15BC      [44]    _Blep_WaitForEvent
0x15E8      [22]    __Lib_UART_123_45_6_UARTx_Read
0x1600     [128]    _NVIC_SetIntPriority
0x1680      [24]    _wait
0x1698      [40]    _UART_Set_Active
0x16C0      [40]    _UART6_Init_Advanced
0x16E8      [40]    _UART2_Init_Advanced
0x1710      [24]    _GPIO_Digital_Input
0x1728      [70]    _GPIO_Alternate_Function_Enable
0x1770      [28]    _GPIO_Digital_Output
0x178C      [84]    _SPI3_Init_Advanced
0x17E0      [24]    _UART3_Read
0x17F8      [76]    __Lib_System_4XX_SystemClockSetDefault
0x1848     [228]    _OnDataReceived
0x192C      [20]    ___CC2DW
0x1940      [58]    ___FillZeros
0x197C      [52]    _Blep_Bond
0x19B0     [148]    _Blep_EventCode
0x1A48     [104]    _Blep_Setup
0x1AB0     [660]    _Init_MCU
0x1D44      [12]    _Blep_EventStatus
0x1D50      [44]    _Blep_Disconnect
0x1D80     [120]    _Send_GPS_Data
0x1DF8      [12]    _Blep_EventOpcode
0x1E08      [72]    _SysTick_interrupt
0x1E50      [72]    _interrupt
0x1E98     [300]    _main
0x1FC4      [36]    __Lib_System_4XX_InitialSetUpFosc
0x1FE8     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x2348      [42]    ___EnableFPU
0x2374       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [28]    ?lstr1_BLEP_Click
0x2000001C      [37]    ?lstr2_BLEP_Click
0x20000041      [29]    ?lstr3_BLEP_Click
0x2000005E      [28]    ?lstr4_BLEP_Click
0x2000007A      [15]    ?lstr5_BLEP_Click
0x20000089       [1]    _CONN_STATE
0x2000008A      [14]    ?lstr7_BLEP_Click
0x20000098      [20]    ?lstr8_BLEP_Click
0x200000AC      [46]    ?lstr9_BLEP_Click
0x200000DA      [33]    ?lstr10_BLEP_Click
0x200000FB      [24]    ?lstr11_BLEP_Click
0x20000113      [20]    ?lstr12_BLEP_Click
0x20000127      [18]    ?lstr13_BLEP_Click
0x20000139      [14]    ?lstr14_BLEP_Click
0x20000147      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000157       [1]    _txPipe
0x20000158       [2]    _i
0x2000015A       [8]    _openPipes
0x20000162       [8]    _openClosed
0x2000016A      [32]    _readBuff
0x2000018A      [32]    _writeBuff
0x200001AA       [1]    _p_aci_cmd_params_disconnect
0x200001AB       [1]    _NEW_EVT
0x200001AC      [40]    _p_aci_evt
0x200001D4      [21]    _p_aci_cmd_params_send_data_t
0x200001E9       [1]    _EVT_STATUS
0x200001EA       [4]    _bondParam
0x200001EE     [768]    _txt
0x200004EE       [1]    _EVT_OPCODE
0x200004F0       [4]    ___System_CLOCK_IN_KHZ
0x200004F4       [4]    _SPI_Rd_Ptr
0x200004F8       [4]    _SPI_Wr_Ptr
0x200004FC       [4]    __VOLTAGE_RANGE
0x20000500       [4]    _UART_Rd_Ptr
0x20000504       [4]    _UART_Wr_Ptr
0x20000508       [4]    _UART_Rdy_Ptr
0x2000050C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x019E       [2]    ?ICS_i
0x237C    [1386]    _setupMsg
0x28E6      [28]    ?ICS?lstr1_BLEP_Click
0x2902      [37]    ?ICS?lstr2_BLEP_Click
0x2927      [29]    ?ICS?lstr3_BLEP_Click
0x2944      [28]    ?ICS?lstr4_BLEP_Click
0x2960      [15]    ?ICS?lstr5_BLEP_Click
0x296F       [1]    ?ICS_CONN_STATE
0x2970      [14]    ?ICS?lstr7_BLEP_Click
0x297E      [20]    ?ICS?lstr8_BLEP_Click
0x2992      [46]    ?ICS?lstr9_BLEP_Click
0x29C0      [33]    ?ICS?lstr10_BLEP_Click
0x29E1      [24]    ?ICS?lstr11_BLEP_Click
0x29F9      [20]    ?ICS?lstr12_BLEP_Click
0x2A0D      [18]    ?ICS?lstr13_BLEP_Click
0x2A1F      [14]    ?ICS?lstr14_BLEP_Click
0x2A2D      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2A40     [108]    __GPIO_MODULE_USART6_PC67
0x2AAC     [108]    __GPIO_MODULE_USART3_PB10_11
0x2B18     [108]    __GPIO_MODULE_USART2_PA23
0x2B84     [108]    __GPIO_MODULE_SPI3_PB345
