

================================================================
== Vivado HLS Report for 'targeted_function'
================================================================
* Date:           Fri Jan 22 12:53:01 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        hls
* Solution:       gcd
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.81|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        36|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_1 & !tmp_2)
	4  / (tmp_1) | (tmp_2)
2 --> 
	3  / (!tmp_6)
	4  / (tmp_6)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 5.81ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_001) nounwind, !map !6

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !10

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !16

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

ST_1: input_001_read [1/1] 1.00ns
:5  %input_001_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_001) nounwind

ST_1: input_000_read [1/1] 1.00ns
:6  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %input_001, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: tmp [1/1] 1.37ns
:11  %tmp = or i32 %input_001_read, %input_000_read

ST_1: tmp_1 [1/1] 2.52ns
:12  %tmp_1 = icmp eq i32 %tmp, 0

ST_1: stg_18 [1/1] 0.00ns
:13  br i1 %tmp_1, label %1, label %2

ST_1: tmp_2 [1/1] 2.52ns
:0  %tmp_2 = icmp eq i32 %input_000_read, 0

ST_1: stg_20 [1/1] 1.57ns
:1  br i1 %tmp_2, label %3, label %.preheader

ST_1: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_001_read, i32 31)

ST_1: tmp_4 [1/1] 2.44ns
:1  %tmp_4 = sub nsw i32 0, %input_001_read

ST_1: input_001_assign [1/1] 1.37ns
:2  %input_001_assign = select i1 %tmp_3, i32 %tmp_4, i32 %input_001_read

ST_1: stg_24 [1/1] 1.00ns
:3  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %input_001_assign) nounwind

ST_1: stg_25 [1/1] 1.57ns
:4  br label %6

ST_1: stg_26 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

ST_1: stg_27 [1/1] 1.57ns
:1  br label %6


 <State 2>: 5.41ns
ST_2: input_000_assign [1/1] 0.00ns
.preheader:0  %input_000_assign = phi i32 [ %input_001_assign_1, %4 ], [ %input_001_read, %2 ]

ST_2: p_1 [1/1] 0.00ns
.preheader:1  %p_1 = phi i32 [ %input_000_assign, %4 ], [ %input_000_read, %2 ]

ST_2: tmp_6 [1/1] 2.52ns
.preheader:2  %tmp_6 = icmp eq i32 %input_000_assign, 0

ST_2: stg_31 [1/1] 0.00ns
.preheader:3  br i1 %tmp_6, label %5, label %4

ST_2: input_001_assign_1 [36/36] 5.41ns
:0  %input_001_assign_1 = srem i32 %p_1, %input_000_assign

ST_2: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_1, i32 31)

ST_2: tmp_8 [1/1] 2.44ns
:1  %tmp_8 = sub nsw i32 0, %p_1

ST_2: tmp_9 [1/1] 1.37ns
:2  %tmp_9 = select i1 %tmp_5, i32 %tmp_8, i32 %p_1

ST_2: stg_36 [1/1] 1.00ns
:3  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %tmp_9) nounwind

ST_2: stg_37 [1/1] 1.57ns
:4  br label %6


 <State 3>: 5.41ns
ST_3: input_001_assign_1 [1/36] 5.41ns
:0  %input_001_assign_1 = srem i32 %p_1, %input_000_assign

ST_3: stg_39 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 1.37ns
ST_4: p_0 [1/1] 0.00ns
:0  %p_0 = phi i1 [ true, %1 ], [ false, %3 ], [ false, %5 ]

ST_4: p_0_cast [1/1] 1.37ns
:1  %p_0_cast = select i1 %p_0, i32 -1, i32 0

ST_4: stg_42 [1/1] 0.00ns
:2  ret i32 %p_0_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5d420d3a40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_001]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5d420d2690; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_000]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5d420d3ad0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5              (specbitsmap  ) [ 00000]
stg_6              (specbitsmap  ) [ 00000]
stg_7              (specbitsmap  ) [ 00000]
stg_8              (specbitsmap  ) [ 00000]
stg_9              (spectopmodule) [ 00000]
input_001_read     (read         ) [ 01110]
input_000_read     (read         ) [ 01110]
stg_12             (specinterface) [ 00000]
stg_13             (specinterface) [ 00000]
stg_14             (specinterface) [ 00000]
stg_15             (specinterface) [ 00000]
tmp                (or           ) [ 00000]
tmp_1              (icmp         ) [ 01000]
stg_18             (br           ) [ 00000]
tmp_2              (icmp         ) [ 01000]
stg_20             (br           ) [ 01110]
tmp_3              (bitselect    ) [ 00000]
tmp_4              (sub          ) [ 00000]
input_001_assign   (select       ) [ 00000]
stg_24             (write        ) [ 00000]
stg_25             (br           ) [ 01111]
stg_26             (write        ) [ 00000]
stg_27             (br           ) [ 01111]
input_000_assign   (phi          ) [ 01110]
p_1                (phi          ) [ 00110]
tmp_6              (icmp         ) [ 00110]
stg_31             (br           ) [ 00000]
tmp_5              (bitselect    ) [ 00000]
tmp_8              (sub          ) [ 00000]
tmp_9              (select       ) [ 00000]
stg_36             (write        ) [ 00000]
stg_37             (br           ) [ 01111]
input_001_assign_1 (srem         ) [ 01110]
stg_39             (br           ) [ 01110]
p_0                (phi          ) [ 00001]
p_0_cast           (select       ) [ 00000]
stg_42             (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_000">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_000"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_001">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_001"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_000">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_000"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="targeted_function_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="input_001_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_001_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="input_000_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_000_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_24/1 stg_26/1 stg_36/2 "/>
</bind>
</comp>

<comp id="56" class="1005" name="input_000_assign_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_000_assign (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="input_000_assign_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="32" slack="1"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_000_assign/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="p_1_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="35"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="p_1_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="32" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_0_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="2"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="2"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="4" bw="1" slack="1"/>
<pin id="88" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_3_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_001_assign_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_001_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="input_001_assign_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_5_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_9_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_0_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_cast/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="input_001_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_001_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="input_000_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_000_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="input_001_assign_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_001_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="65"><net_src comp="59" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="75"><net_src comp="56" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="69" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="77" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="77" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="97"><net_src comp="36" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="42" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="42" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="111" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="36" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="48" pin=2"/></net>

<net id="138"><net_src comp="59" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="69" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="59" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="69" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="69" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="69" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="48" pin=2"/></net>

<net id="174"><net_src comp="82" pin="6"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="36" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="185"><net_src comp="42" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="199"><net_src comp="140" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_000 | {1 2 }
  - Chain level:
	State 1
		stg_18 : 1
		stg_20 : 1
		input_001_assign : 1
		stg_24 : 2
	State 2
		tmp_6 : 1
		stg_31 : 2
		input_001_assign_1 : 1
		tmp_5 : 1
		tmp_8 : 1
		tmp_9 : 2
		stg_36 : 3
	State 3
	State 4
		p_0_cast : 1
		stg_42 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   srem   |         grp_fu_140        |   288   |   320   |
|----------|---------------------------|---------|---------|
|          |  input_001_assign_fu_125  |    0    |    32   |
|  select  |        tmp_9_fu_160       |    0    |    32   |
|          |      p_0_cast_fu_169      |    0    |    1    |
|----------|---------------------------|---------|---------|
|    sub   |        tmp_4_fu_119       |    0    |    32   |
|          |        tmp_8_fu_154       |    0    |    32   |
|----------|---------------------------|---------|---------|
|    or    |         tmp_fu_93         |    0    |    44   |
|----------|---------------------------|---------|---------|
|          |        tmp_1_fu_99        |    0    |    11   |
|   icmp   |        tmp_2_fu_105       |    0    |    11   |
|          |        tmp_6_fu_134       |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | input_001_read_read_fu_36 |    0    |    0    |
|          | input_000_read_read_fu_42 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_48      |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_3_fu_111       |    0    |    0    |
|          |        tmp_5_fu_146       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   288   |   526   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  input_000_assign_reg_56 |   32   |
|  input_000_read_reg_182  |   32   |
|input_001_assign_1_reg_196|   32   |
|  input_001_read_reg_177  |   32   |
|        p_0_reg_77        |    1   |
|        p_1_reg_66        |   32   |
+--------------------------+--------+
|           Total          |   161  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_48 |  p2  |   3  |  32  |   96   ||    32   |
|    p_0_reg_77   |  p0  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   98   ||  3.142  ||    32   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   288  |   526  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   32   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   449  |   558  |
+-----------+--------+--------+--------+
