#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a42d7b65970 .scope module, "tb_decoder" "tb_decoder" 2 3;
 .timescale -9 -12;
v0x5a42d7ba3d80_0 .net "cdr_locked", 0 0, L_0x5a42d7ba6900;  1 drivers
v0x5a42d7ba3e50_0 .var "clk_link", 0 0;
v0x5a42d7ba3ef0_0 .var "clk_sys", 0 0;
v0x5a42d7ba4020_0 .net "data_out", 31 0, L_0x5a42d7ba5f50;  1 drivers
v0x5a42d7ba40c0_0 .net "data_valid", 0 0, L_0x5a42d7ba6760;  1 drivers
v0x5a42d7ba41b0_0 .net "frame_error", 0 0, L_0x5a42d7ba6a00;  1 drivers
v0x5a42d7ba4250_0 .var "manch_in", 0 0;
v0x5a42d7ba4340_0 .var "rst_n", 0 0;
v0x5a42d7ba43e0_0 .net "sync_lost", 0 0, L_0x5a42d7ba6af0;  1 drivers
E_0x5a42d7b52250 .event anyedge, v0x5a42d7ba2da0_0;
S_0x5a42d7b794b0 .scope function.vec4.s8, "calc_crc8" "calc_crc8" 2 40, 2 40 0, S_0x5a42d7b65970;
 .timescale -9 -12;
; Variable calc_crc8 is vec4 return value of scope S_0x5a42d7b794b0
v0x5a42d7b7aa60_0 .var "crc", 7 0;
v0x5a42d7b7ab00_0 .var "data", 47 0;
v0x5a42d7b7be90_0 .var/i "i", 31 0;
TD_tb_decoder.calc_crc8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a42d7b7aa60_0, 0, 8;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0x5a42d7b7be90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5a42d7b7be90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5a42d7b7aa60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5a42d7b7ab00_0;
    %load/vec4 v0x5a42d7b7be90_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5a42d7b7aa60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x5a42d7b7aa60_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5a42d7b7aa60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7b7aa60_0, 0, 8;
T_0.3 ;
    %load/vec4 v0x5a42d7b7be90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5a42d7b7be90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5a42d7b7aa60_0;
    %ret/vec4 0, 0, 8;  Assign to calc_crc8 (store_vec4_to_lval)
    %end;
S_0x5a42d7b79800 .scope task, "send_frame_bits" "send_frame_bits" 2 112, 2 112 0, S_0x5a42d7b65970;
 .timescale -9 -12;
v0x5a42d7b7bf30_0 .var "cnt", 7 0;
v0x5a42d7b7c790_0 .var "crc", 7 0;
v0x5a42d7b7c860_0 .var "data", 31 0;
v0x5a42d7b9bcb0_0 .var "frame", 55 0;
v0x5a42d7b9bd90_0 .var/i "i", 31 0;
TD_tb_decoder.send_frame_bits ;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9bcb0_0, 4, 8;
    %load/vec4 v0x5a42d7b7bf30_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9bcb0_0, 4, 8;
    %load/vec4 v0x5a42d7b7c860_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9bcb0_0, 4, 32;
    %load/vec4 v0x5a42d7b9bcb0_0;
    %parti/s 48, 8, 5;
    %store/vec4 v0x5a42d7b7ab00_0, 0, 48;
    %callf/vec4 TD_tb_decoder.calc_crc8, S_0x5a42d7b794b0;
    %store/vec4 v0x5a42d7b7c790_0, 0, 8;
    %load/vec4 v0x5a42d7b7c790_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9bcb0_0, 4, 8;
    %vpi_call 2 123 "$display", "Sending Frame: %h (CRC: %h)", v0x5a42d7b9bcb0_0, v0x5a42d7b7c790_0 {0 0 0};
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5a42d7b9bd90_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5a42d7b9bd90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x5a42d7b9bcb0_0;
    %load/vec4 v0x5a42d7b9bd90_0;
    %part/s 1;
    %store/vec4 v0x5a42d7b9c050_0, 0, 1;
    %fork TD_tb_decoder.send_manchester_bit, S_0x5a42d7b9be70;
    %join;
    %load/vec4 v0x5a42d7b9bd90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5a42d7b9bd90_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x5a42d7b9be70 .scope task, "send_manchester_bit" "send_manchester_bit" 2 97, 2 97 0, S_0x5a42d7b65970;
 .timescale -9 -12;
v0x5a42d7b9c050_0 .var "b", 0 0;
TD_tb_decoder.send_manchester_bit ;
    %load/vec4 v0x5a42d7b9c050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 20000, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 20000, 0;
T_2.7 ;
    %end;
S_0x5a42d7b9c110 .scope task, "send_manchester_frame" "send_manchester_frame" 2 56, 2 56 0, S_0x5a42d7b65970;
 .timescale -9 -12;
v0x5a42d7b9c2f0_0 .var "bit_val", 0 0;
v0x5a42d7b9c3d0_0 .var "cnt", 7 0;
v0x5a42d7b9c4b0_0 .var "crc", 7 0;
v0x5a42d7b9c570_0 .var "data", 31 0;
v0x5a42d7b9c650_0 .var "frame", 55 0;
v0x5a42d7b9c780_0 .var/i "i", 31 0;
TD_tb_decoder.send_manchester_frame ;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9c650_0, 4, 8;
    %load/vec4 v0x5a42d7b9c3d0_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9c650_0, 4, 8;
    %load/vec4 v0x5a42d7b9c570_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9c650_0, 4, 32;
    %load/vec4 v0x5a42d7b9c650_0;
    %parti/s 48, 8, 5;
    %store/vec4 v0x5a42d7b7ab00_0, 0, 48;
    %callf/vec4 TD_tb_decoder.calc_crc8, S_0x5a42d7b794b0;
    %store/vec4 v0x5a42d7b9c4b0_0, 0, 8;
    %load/vec4 v0x5a42d7b9c4b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9c650_0, 4, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5a42d7b9c780_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x5a42d7b9c780_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x5a42d7b9c650_0;
    %load/vec4 v0x5a42d7b9c780_0;
    %part/s 1;
    %store/vec4 v0x5a42d7b9c2f0_0, 0, 1;
    %load/vec4 v0x5a42d7b9c2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 10000, 0;
T_3.11 ;
    %load/vec4 v0x5a42d7b9c780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5a42d7b9c780_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x5a42d7b9c860 .scope module, "u_dut" "rhs2116_link_decoder" 2 27, 3 17 0, S_0x5a42d7b65970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_link";
    .port_info 1 /INPUT 1 "clk_sys";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "manch_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "data_valid";
    .port_info 6 /OUTPUT 1 "cdr_locked";
    .port_info 7 /OUTPUT 1 "frame_error";
    .port_info 8 /OUTPUT 1 "sync_lost";
L_0x5a42d7b78840 .functor BUFZ 32, v0x5a42d7ba2390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a42d7b7bd70 .functor BUFZ 1, v0x5a42d7ba2470_0, C4<0>, C4<0>, C4<0>;
L_0x5a42d7ba6900 .functor BUFZ 1, L_0x5a42d7ba49b0, C4<0>, C4<0>, C4<0>;
L_0x5a42d7ba6a00 .functor BUFZ 1, v0x5a42d7ba26f0_0, C4<0>, C4<0>, C4<0>;
L_0x5a42d7ba6af0 .functor BUFZ 1, v0x5a42d7ba2a10_0, C4<0>, C4<0>, C4<0>;
v0x5a42d7ba2bd0_0 .net "cdr_bit", 0 0, L_0x5a42d7ba4840;  1 drivers
v0x5a42d7ba2c90_0 .net "cdr_bit_valid", 0 0, L_0x5a42d7b68250;  1 drivers
v0x5a42d7ba2da0_0 .net "cdr_locked", 0 0, L_0x5a42d7ba6900;  alias, 1 drivers
v0x5a42d7ba2e40_0 .net "cdr_locked_int", 0 0, L_0x5a42d7ba49b0;  1 drivers
v0x5a42d7ba2ee0_0 .net "clk_link", 0 0, v0x5a42d7ba3e50_0;  1 drivers
v0x5a42d7ba2fd0_0 .net "clk_sys", 0 0, v0x5a42d7ba3ef0_0;  1 drivers
v0x5a42d7ba3070_0 .net "data_out", 31 0, L_0x5a42d7ba5f50;  alias, 1 drivers
v0x5a42d7ba3110_0 .net "data_valid", 0 0, L_0x5a42d7ba6760;  alias, 1 drivers
v0x5a42d7ba31e0_0 .net "fifo_din", 31 0, L_0x5a42d7b78840;  1 drivers
v0x5a42d7ba3340_0 .net "fifo_empty", 0 0, L_0x5a42d7ba5dc0;  1 drivers
v0x5a42d7ba3410_0 .net "fifo_full", 0 0, L_0x5a42d7ba62e0;  1 drivers
v0x5a42d7ba34e0_0 .net "fifo_rd_en", 0 0, L_0x5a42d7ba67d0;  1 drivers
v0x5a42d7ba35b0_0 .net "fifo_wr_en", 0 0, L_0x5a42d7b7bd70;  1 drivers
v0x5a42d7ba3680_0 .net "frame_data", 31 0, v0x5a42d7ba2390_0;  1 drivers
v0x5a42d7ba3750_0 .net "frame_data_valid", 0 0, v0x5a42d7ba2470_0;  1 drivers
v0x5a42d7ba3820_0 .net "frame_error", 0 0, L_0x5a42d7ba6a00;  alias, 1 drivers
v0x5a42d7ba38c0_0 .net "frame_error_int", 0 0, v0x5a42d7ba26f0_0;  1 drivers
v0x5a42d7ba3aa0_0 .net "manch_in", 0 0, v0x5a42d7ba4250_0;  1 drivers
v0x5a42d7ba3b70_0 .net "rst_n", 0 0, v0x5a42d7ba4340_0;  1 drivers
v0x5a42d7ba3c10_0 .net "sync_lost", 0 0, L_0x5a42d7ba6af0;  alias, 1 drivers
v0x5a42d7ba3cb0_0 .net "sync_lost_int", 0 0, v0x5a42d7ba2a10_0;  1 drivers
L_0x5a42d7ba67d0 .reduce/nor L_0x5a42d7ba5dc0;
S_0x5a42d7b9cbc0 .scope module, "u_async_fifo" "async_fifo_generic" 3 88, 4 18 0, S_0x5a42d7b9c860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_wr";
    .port_info 1 /INPUT 1 "rst_wr_n";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "clk_rd";
    .port_info 7 /INPUT 1 "rst_rd_n";
    .port_info 8 /OUTPUT 32 "dout";
    .port_info 9 /INPUT 1 "rd_en";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "valid";
P_0x5a42d7b81080 .param/l "ADDR_WIDTH" 0 4 20, +C4<00000000000000000000000000000100>;
P_0x5a42d7b810c0 .param/l "ALMOST_FULL_THRESHOLD" 1 4 44, +C4<0000000000000000000000000000000001110>;
P_0x5a42d7b81100 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x5a42d7b81140 .param/l "FIFO_DEPTH" 1 4 43, +C4<000000000000000000000000000000010000>;
P_0x5a42d7b81180 .param/l "PTR_WIDTH" 1 4 42, +C4<000000000000000000000000000000101>;
L_0x5a42d7b7c670 .functor AND 1, L_0x5a42d7b7bd70, L_0x5a42d7ba4ec0, C4<1>, C4<1>;
L_0x5a42d7b51130 .functor XOR 5, L_0x5a42d7ba53f0, L_0x5a42d7ba5190, C4<00000>, C4<00000>;
L_0x5a42d7ba56b0 .functor AND 1, L_0x5a42d7ba67d0, L_0x5a42d7ba5580, C4<1>, C4<1>;
L_0x5a42d7ba59f0 .functor XOR 5, L_0x5a42d7ba5bf0, L_0x5a42d7ba5950, C4<00000>, C4<00000>;
L_0x5a42d7ba5fc0 .functor NOT 2, L_0x5a42d7ba5e60, C4<00>, C4<00>, C4<00>;
L_0x5a42d7ba5f50 .functor BUFZ 32, v0x5a42d7b9ea50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a42d7ba6760 .functor BUFZ 1, v0x5a42d7b9f420_0, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9ce60_0 .net *"_ivl_1", 0 0, L_0x5a42d7ba4ec0;  1 drivers
v0x5a42d7b9d1f0_0 .net *"_ivl_12", 4 0, L_0x5a42d7ba53f0;  1 drivers
v0x5a42d7b9d2d0_0 .net *"_ivl_14", 3 0, L_0x5a42d7ba5280;  1 drivers
L_0x747404a40138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9d3c0_0 .net *"_ivl_16", 0 0, L_0x747404a40138;  1 drivers
v0x5a42d7b9d4a0_0 .net *"_ivl_21", 0 0, L_0x5a42d7ba5580;  1 drivers
v0x5a42d7b9d5b0_0 .net *"_ivl_23", 0 0, L_0x5a42d7ba56b0;  1 drivers
L_0x747404a40180 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9d670_0 .net/2u *"_ivl_24", 4 0, L_0x747404a40180;  1 drivers
L_0x747404a401c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9d750_0 .net/2u *"_ivl_26", 4 0, L_0x747404a401c8;  1 drivers
v0x5a42d7b9d830_0 .net *"_ivl_28", 4 0, L_0x5a42d7ba57c0;  1 drivers
v0x5a42d7b9d910_0 .net *"_ivl_3", 0 0, L_0x5a42d7b7c670;  1 drivers
v0x5a42d7b9d9d0_0 .net *"_ivl_32", 4 0, L_0x5a42d7ba5bf0;  1 drivers
v0x5a42d7b9dab0_0 .net *"_ivl_34", 3 0, L_0x5a42d7ba5b00;  1 drivers
L_0x747404a40210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9db90_0 .net *"_ivl_36", 0 0, L_0x747404a40210;  1 drivers
L_0x747404a400a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9dc70_0 .net/2u *"_ivl_4", 4 0, L_0x747404a400a8;  1 drivers
v0x5a42d7b9dd50_0 .net *"_ivl_43", 1 0, L_0x5a42d7ba5e60;  1 drivers
v0x5a42d7b9de30_0 .net *"_ivl_44", 1 0, L_0x5a42d7ba5fc0;  1 drivers
v0x5a42d7b9df10_0 .net *"_ivl_47", 2 0, L_0x5a42d7ba6080;  1 drivers
v0x5a42d7b9dff0_0 .net *"_ivl_48", 4 0, L_0x5a42d7ba6120;  1 drivers
L_0x747404a40258 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9e0d0_0 .net/2u *"_ivl_54", 4 0, L_0x747404a40258;  1 drivers
L_0x747404a400f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a42d7b9e1b0_0 .net/2u *"_ivl_6", 4 0, L_0x747404a400f0;  1 drivers
v0x5a42d7b9e290_0 .net *"_ivl_8", 4 0, L_0x5a42d7ba5000;  1 drivers
v0x5a42d7b9e370_0 .net "almost_full", 0 0, L_0x5a42d7ba6630;  1 drivers
v0x5a42d7b9e430_0 .net "clk_rd", 0 0, v0x5a42d7ba3ef0_0;  alias, 1 drivers
v0x5a42d7b9e4f0_0 .net "clk_wr", 0 0, v0x5a42d7ba3ef0_0;  alias, 1 drivers
v0x5a42d7b9e590_0 .net "din", 31 0, L_0x5a42d7b78840;  alias, 1 drivers
v0x5a42d7b9e650_0 .net "dout", 31 0, L_0x5a42d7ba5f50;  alias, 1 drivers
v0x5a42d7b9e730_0 .net "empty", 0 0, L_0x5a42d7ba5dc0;  alias, 1 drivers
v0x5a42d7b9e7f0_0 .net "full", 0 0, L_0x5a42d7ba62e0;  alias, 1 drivers
v0x5a42d7b9e8b0_0 .var/i "i", 31 0;
v0x5a42d7b9e990 .array "mem", 15 0, 31 0;
v0x5a42d7b9ea50_0 .var "rd_data_reg", 31 0;
v0x5a42d7b9eb30_0 .net "rd_en", 0 0, L_0x5a42d7ba67d0;  alias, 1 drivers
v0x5a42d7b9ebf0_0 .var "rd_gray_wr1", 4 0;
v0x5a42d7b9eee0_0 .var "rd_gray_wr2", 4 0;
v0x5a42d7b9efc0_0 .var "rd_ptr_bin", 4 0;
v0x5a42d7b9f0a0_0 .net "rd_ptr_bin_next", 4 0, L_0x5a42d7ba5950;  1 drivers
v0x5a42d7b9f180_0 .var "rd_ptr_bin_wr", 4 0;
v0x5a42d7b9f260_0 .var "rd_ptr_gray", 4 0;
v0x5a42d7b9f340_0 .net "rd_ptr_gray_next", 4 0, L_0x5a42d7ba59f0;  1 drivers
v0x5a42d7b9f420_0 .var "rd_valid_reg", 0 0;
v0x5a42d7b9f4e0_0 .net "rst_rd_n", 0 0, v0x5a42d7ba4340_0;  alias, 1 drivers
v0x5a42d7b9f5a0_0 .net "rst_wr_n", 0 0, v0x5a42d7ba4340_0;  alias, 1 drivers
v0x5a42d7b9f670_0 .net "used_words_wr", 4 0, L_0x5a42d7ba6420;  1 drivers
v0x5a42d7b9f730_0 .net "valid", 0 0, L_0x5a42d7ba6760;  alias, 1 drivers
v0x5a42d7b9f7f0_0 .net "wr_en", 0 0, L_0x5a42d7b7bd70;  alias, 1 drivers
v0x5a42d7b9f8b0_0 .var "wr_gray_rd1", 4 0;
v0x5a42d7b9f990_0 .var "wr_gray_rd2", 4 0;
v0x5a42d7b9fa70_0 .var "wr_ptr_bin", 4 0;
v0x5a42d7b9fb50_0 .net "wr_ptr_bin_next", 4 0, L_0x5a42d7ba5190;  1 drivers
v0x5a42d7b9fc30_0 .var "wr_ptr_gray", 4 0;
v0x5a42d7b9fd10_0 .net "wr_ptr_gray_next", 4 0, L_0x5a42d7b51130;  1 drivers
E_0x5a42d7b52f20 .event anyedge, v0x5a42d7b9eee0_0, v0x5a42d7b9f180_0;
E_0x5a42d7b526a0/0 .event negedge, v0x5a42d7b9f4e0_0;
E_0x5a42d7b526a0/1 .event posedge, v0x5a42d7b9e430_0;
E_0x5a42d7b526a0 .event/or E_0x5a42d7b526a0/0, E_0x5a42d7b526a0/1;
L_0x5a42d7ba4ec0 .reduce/nor L_0x5a42d7ba62e0;
L_0x5a42d7ba5000 .functor MUXZ 5, L_0x747404a400f0, L_0x747404a400a8, L_0x5a42d7b7c670, C4<>;
L_0x5a42d7ba5190 .arith/sum 5, v0x5a42d7b9fa70_0, L_0x5a42d7ba5000;
L_0x5a42d7ba5280 .part L_0x5a42d7ba5190, 1, 4;
L_0x5a42d7ba53f0 .concat [ 4 1 0 0], L_0x5a42d7ba5280, L_0x747404a40138;
L_0x5a42d7ba5580 .reduce/nor L_0x5a42d7ba5dc0;
L_0x5a42d7ba57c0 .functor MUXZ 5, L_0x747404a401c8, L_0x747404a40180, L_0x5a42d7ba56b0, C4<>;
L_0x5a42d7ba5950 .arith/sum 5, v0x5a42d7b9efc0_0, L_0x5a42d7ba57c0;
L_0x5a42d7ba5b00 .part L_0x5a42d7ba5950, 1, 4;
L_0x5a42d7ba5bf0 .concat [ 4 1 0 0], L_0x5a42d7ba5b00, L_0x747404a40210;
L_0x5a42d7ba5dc0 .cmp/eq 5, v0x5a42d7b9f260_0, v0x5a42d7b9f990_0;
L_0x5a42d7ba5e60 .part v0x5a42d7b9f990_0, 3, 2;
L_0x5a42d7ba6080 .part v0x5a42d7b9f990_0, 0, 3;
L_0x5a42d7ba6120 .concat [ 3 2 0 0], L_0x5a42d7ba6080, L_0x5a42d7ba5fc0;
L_0x5a42d7ba62e0 .cmp/eq 5, L_0x5a42d7b51130, L_0x5a42d7ba6120;
L_0x5a42d7ba6420 .arith/sub 5, v0x5a42d7b9fa70_0, v0x5a42d7b9f180_0;
L_0x5a42d7ba6630 .cmp/ge 5, L_0x5a42d7ba6420, L_0x747404a40258;
S_0x5a42d7b9ff70 .scope module, "u_cdr" "cdr_4x_oversampling" 3 43, 5 19 0, S_0x5a42d7b9c860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_link";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "manch_in";
    .port_info 3 /OUTPUT 1 "bit_out";
    .port_info 4 /OUTPUT 1 "bit_valid";
    .port_info 5 /OUTPUT 1 "locked";
P_0x5a42d7b311c0 .param/l "STATE_LOCKED" 1 5 99, C4<10>;
P_0x5a42d7b31200 .param/l "STATE_LOCKING" 1 5 98, C4<01>;
P_0x5a42d7b31240 .param/l "STATE_UNLOCKED" 1 5 97, C4<00>;
L_0x5a42d7b66a50 .functor XOR 1, L_0x5a42d7ba4510, L_0x5a42d7ba45b0, C4<0>, C4<0>;
L_0x5a42d7b68250 .functor AND 1, L_0x5a42d7ba49b0, L_0x5a42d7ba4720, C4<1>, C4<1>;
v0x5a42d7ba0330_0 .net *"_ivl_1", 0 0, L_0x5a42d7ba4510;  1 drivers
L_0x747404a40060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a42d7ba0430_0 .net/2u *"_ivl_14", 1 0, L_0x747404a40060;  1 drivers
v0x5a42d7ba0510_0 .net *"_ivl_3", 0 0, L_0x5a42d7ba45b0;  1 drivers
L_0x747404a40018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a42d7ba0600_0 .net/2u *"_ivl_6", 1 0, L_0x747404a40018;  1 drivers
v0x5a42d7ba06e0_0 .net "at_bit_center", 0 0, L_0x5a42d7ba4720;  1 drivers
v0x5a42d7ba07f0_0 .net "bit_out", 0 0, L_0x5a42d7ba4840;  alias, 1 drivers
v0x5a42d7ba08b0_0 .net "bit_valid", 0 0, L_0x5a42d7b68250;  alias, 1 drivers
v0x5a42d7ba0970_0 .net "clk_link", 0 0, v0x5a42d7ba3e50_0;  alias, 1 drivers
v0x5a42d7ba0a30_0 .var "lock_state", 1 0;
v0x5a42d7ba0b10_0 .var "lock_timer", 7 0;
v0x5a42d7ba0bf0_0 .net "locked", 0 0, L_0x5a42d7ba49b0;  alias, 1 drivers
v0x5a42d7ba0cb0_0 .net "manch_in", 0 0, v0x5a42d7ba4250_0;  alias, 1 drivers
v0x5a42d7ba0d70_0 .var/s "phase_quality", 5 0;
v0x5a42d7ba0e50_0 .var "phase_sel", 1 0;
v0x5a42d7ba0f30_0 .net "rst_n", 0 0, v0x5a42d7ba4340_0;  alias, 1 drivers
v0x5a42d7ba0fd0_0 .var "sample_cnt", 1 0;
v0x5a42d7ba10b0_0 .var "sample_shift", 3 0;
v0x5a42d7ba1190_0 .net "transition", 0 0, L_0x5a42d7b66a50;  1 drivers
E_0x5a42d7b052f0 .event posedge, v0x5a42d7ba0970_0;
L_0x5a42d7ba4510 .part v0x5a42d7ba10b0_0, 1, 1;
L_0x5a42d7ba45b0 .part v0x5a42d7ba10b0_0, 0, 1;
L_0x5a42d7ba4720 .cmp/eq 2, v0x5a42d7ba0fd0_0, L_0x747404a40018;
L_0x5a42d7ba4840 .part/v v0x5a42d7ba10b0_0, v0x5a42d7ba0e50_0, 1;
L_0x5a42d7ba49b0 .cmp/eq 2, v0x5a42d7ba0a30_0, L_0x747404a40060;
S_0x5a42d7ba1310 .scope module, "u_frame_sync" "frame_sync_100m" 3 60, 6 20 0, S_0x5a42d7b9c860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "bit_in";
    .port_info 3 /INPUT 1 "bit_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "data_valid";
    .port_info 6 /OUTPUT 1 "frame_error";
    .port_info 7 /OUTPUT 1 "sync_lost";
P_0x5a42d7b7f4d0 .param/l "SEARCH" 1 6 36, C4<00>;
P_0x5a42d7b7f510 .param/l "SYNC" 1 6 37, C4<01>;
P_0x5a42d7b7f550 .param/l "SYNC_PATTERN" 1 6 31, C4<10101010>;
P_0x5a42d7b7f590 .param/l "VERIFY" 1 6 38, C4<10>;
v0x5a42d7ba1d70_0 .net *"_ivl_1", 47 0, L_0x5a42d7ba4aa0;  1 drivers
v0x5a42d7ba1e70_0 .net *"_ivl_2", 47 0, L_0x5a42d7ba4b70;  1 drivers
v0x5a42d7ba1f50_0 .var "bit_cnt", 5 0;
v0x5a42d7ba2040_0 .net "bit_in", 0 0, L_0x5a42d7ba4840;  alias, 1 drivers
v0x5a42d7ba2110_0 .net "bit_valid", 0 0, L_0x5a42d7b68250;  alias, 1 drivers
v0x5a42d7ba2200_0 .net "calc_crc", 7 0, L_0x5a42d7ba4c90;  1 drivers
v0x5a42d7ba22a0_0 .net "clk_sys", 0 0, v0x5a42d7ba3ef0_0;  alias, 1 drivers
v0x5a42d7ba2390_0 .var "data_out", 31 0;
v0x5a42d7ba2470_0 .var "data_valid", 0 0;
v0x5a42d7ba2530_0 .var "error_cnt", 3 0;
v0x5a42d7ba2610_0 .var "frame_cnt", 7 0;
v0x5a42d7ba26f0_0 .var "frame_error", 0 0;
v0x5a42d7ba27b0_0 .net "rst_n", 0 0, v0x5a42d7ba4340_0;  alias, 1 drivers
v0x5a42d7ba2850_0 .var "shift_reg", 55 0;
v0x5a42d7ba2930_0 .var "state", 1 0;
v0x5a42d7ba2a10_0 .var "sync_lost", 0 0;
E_0x5a42d7b53700 .event posedge, v0x5a42d7b9e430_0;
L_0x5a42d7ba4aa0 .part v0x5a42d7ba2850_0, 8, 48;
L_0x5a42d7ba4b70 .concat [ 48 0 0 0], L_0x5a42d7ba4aa0;
L_0x5a42d7ba4c90 .ufunc/vec4 TD_tb_decoder.u_dut.u_frame_sync.crc8_48bit, 8, L_0x5a42d7ba4b70 (v0x5a42d7ba1bd0_0) S_0x5a42d7ba17f0;
S_0x5a42d7ba17f0 .scope function.vec4.s8, "crc8_48bit" "crc8_48bit" 6 62, 6 62 0, S_0x5a42d7ba1310;
 .timescale -9 -12;
v0x5a42d7ba19f0_0 .var "crc", 7 0;
; Variable crc8_48bit is vec4 return value of scope S_0x5a42d7ba17f0
v0x5a42d7ba1bd0_0 .var "data", 47 0;
v0x5a42d7ba1c90_0 .var/i "i", 31 0;
TD_tb_decoder.u_dut.u_frame_sync.crc8_48bit ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a42d7ba19f0_0, 0, 8;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0x5a42d7ba1c90_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x5a42d7ba1c90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x5a42d7ba19f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5a42d7ba1bd0_0;
    %load/vec4 v0x5a42d7ba1c90_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v0x5a42d7ba19f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x5a42d7ba19f0_0, 0, 8;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x5a42d7ba19f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba19f0_0, 0, 8;
T_4.15 ;
    %load/vec4 v0x5a42d7ba1c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5a42d7ba1c90_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %load/vec4 v0x5a42d7ba19f0_0;
    %ret/vec4 0, 0, 8;  Assign to crc8_48bit (store_vec4_to_lval)
    %end;
    .scope S_0x5a42d7b9ff70;
T_5 ;
    %wait E_0x5a42d7b052f0;
    %load/vec4 v0x5a42d7ba10b0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5a42d7ba0cb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a42d7ba10b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a42d7b9ff70;
T_6 ;
    %wait E_0x5a42d7b052f0;
    %load/vec4 v0x5a42d7ba0f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a42d7ba0d70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a42d7ba08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5a42d7ba10b0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_6.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a42d7ba10b0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_6.6;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x5a42d7ba0d70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5a42d7ba0d70_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5a42d7ba0d70_0;
    %subi 3, 0, 6;
    %assign/vec4 v0x5a42d7ba0d70_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a42d7b9ff70;
T_7 ;
    %wait E_0x5a42d7b052f0;
    %load/vec4 v0x5a42d7ba0f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5a42d7ba0e50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a42d7ba0d70_0;
    %pad/s 32;
    %cmpi/s 4294967280, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x5a42d7ba0e50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5a42d7ba0e50_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5a42d7ba0d70_0;
    %pad/s 32;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0x5a42d7ba0e50_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x5a42d7ba0e50_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a42d7b9ff70;
T_8 ;
    %wait E_0x5a42d7b052f0;
    %load/vec4 v0x5a42d7ba0f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba0a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba0fd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a42d7ba0fd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5a42d7ba0fd0_0, 0;
    %load/vec4 v0x5a42d7ba0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba0a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5a42d7ba1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5a42d7ba0a30_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5a42d7ba0fd0_0, 0;
T_8.7 ;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5a42d7ba06e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v0x5a42d7ba1190_0;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x5a42d7ba0b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
    %load/vec4 v0x5a42d7ba0b10_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.12, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5a42d7ba0a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x5a42d7ba06e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.16, 9;
    %load/vec4 v0x5a42d7ba1190_0;
    %nor/r;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba0a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
T_8.14 ;
T_8.10 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5a42d7ba1190_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.19, 9;
    %load/vec4 v0x5a42d7ba0b10_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0x5a42d7ba0b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x5a42d7ba1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba0b10_0, 0;
T_8.20 ;
T_8.18 ;
    %load/vec4 v0x5a42d7ba0b10_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.22, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba0a30_0, 0;
T_8.22 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a42d7ba1310;
T_9 ;
    %wait E_0x5a42d7b53700;
    %load/vec4 v0x5a42d7ba2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 55, 0, 2;
    %load/vec4 v0x5a42d7ba2040_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a42d7ba2850_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a42d7ba1310;
T_10 ;
    %wait E_0x5a42d7b526a0;
    %load/vec4 v0x5a42d7ba27b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba2930_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a42d7ba1f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba2610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a42d7ba2530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7ba2470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7ba26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7ba2a10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7ba2470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7ba26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7ba2a10_0, 0;
    %load/vec4 v0x5a42d7ba2930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba2930_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 48, 7;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_10.7, 4;
    %load/vec4 v0x5a42d7ba2200_0;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a42d7ba2530_0, 0;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5a42d7ba2610_0;
    %cmp/ne;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7ba2a10_0, 0;
T_10.11 ;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 40, 7;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a42d7ba2610_0, 0;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5a42d7ba2390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7ba2470_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5a42d7ba2930_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a42d7ba1f50_0, 0;
T_10.9 ;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x5a42d7ba2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %load/vec4 v0x5a42d7ba1f50_0;
    %cmpi/e 55, 0, 6;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a42d7ba1f50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5a42d7ba2930_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x5a42d7ba1f50_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5a42d7ba1f50_0, 0;
T_10.16 ;
T_10.13 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x5a42d7ba2200_0;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a42d7ba2530_0, 0;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5a42d7ba2610_0;
    %cmp/ne;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7ba2a10_0, 0;
T_10.19 ;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 8, 40, 7;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a42d7ba2610_0, 0;
    %load/vec4 v0x5a42d7ba2850_0;
    %parti/s 32, 8, 5;
    %assign/vec4 v0x5a42d7ba2390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7ba2470_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7ba26f0_0, 0;
    %load/vec4 v0x5a42d7ba2530_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5a42d7ba2530_0, 0;
    %load/vec4 v0x5a42d7ba2530_0;
    %cmpi/u 7, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.21, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7ba2a10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba2930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a42d7ba2610_0, 0;
T_10.21 ;
T_10.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a42d7ba2930_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a42d7b9cbc0;
T_11 ;
    %wait E_0x5a42d7b526a0;
    %load/vec4 v0x5a42d7b9f5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9fa70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9fc30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5a42d7b9fb50_0;
    %assign/vec4 v0x5a42d7b9fa70_0, 0;
    %load/vec4 v0x5a42d7b9fd10_0;
    %assign/vec4 v0x5a42d7b9fc30_0, 0;
    %load/vec4 v0x5a42d7b9f7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x5a42d7b9e7f0_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5a42d7b9e590_0;
    %load/vec4 v0x5a42d7b9fa70_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a42d7b9e990, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5a42d7b9cbc0;
T_12 ;
    %wait E_0x5a42d7b526a0;
    %load/vec4 v0x5a42d7b9f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9efc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9f260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a42d7b9ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7b9f420_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5a42d7b9f0a0_0;
    %assign/vec4 v0x5a42d7b9efc0_0, 0;
    %load/vec4 v0x5a42d7b9f340_0;
    %assign/vec4 v0x5a42d7b9f260_0, 0;
    %load/vec4 v0x5a42d7b9eb30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x5a42d7b9e730_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5a42d7b9efc0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a42d7b9e990, 4;
    %assign/vec4 v0x5a42d7b9ea50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a42d7b9f420_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a42d7b9f420_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a42d7b9cbc0;
T_13 ;
    %wait E_0x5a42d7b526a0;
    %load/vec4 v0x5a42d7b9f5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9ebf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9eee0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5a42d7b9f260_0;
    %assign/vec4 v0x5a42d7b9ebf0_0, 0;
    %load/vec4 v0x5a42d7b9ebf0_0;
    %assign/vec4 v0x5a42d7b9eee0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5a42d7b9cbc0;
T_14 ;
    %wait E_0x5a42d7b526a0;
    %load/vec4 v0x5a42d7b9f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9f8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a42d7b9f990_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5a42d7b9fc30_0;
    %assign/vec4 v0x5a42d7b9f8b0_0, 0;
    %load/vec4 v0x5a42d7b9f8b0_0;
    %assign/vec4 v0x5a42d7b9f990_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5a42d7b9cbc0;
T_15 ;
    %wait E_0x5a42d7b52f20;
    %load/vec4 v0x5a42d7b9eee0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a42d7b9f180_0, 4, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5a42d7b9e8b0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x5a42d7b9e8b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x5a42d7b9f180_0;
    %load/vec4 v0x5a42d7b9e8b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x5a42d7b9eee0_0;
    %load/vec4 v0x5a42d7b9e8b0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5a42d7b9e8b0_0;
    %store/vec4 v0x5a42d7b9f180_0, 4, 1;
    %load/vec4 v0x5a42d7b9e8b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5a42d7b9e8b0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5a42d7b65970;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba3e50_0, 0, 1;
T_16.0 ;
    %delay 2500, 0;
    %load/vec4 v0x5a42d7ba3e50_0;
    %inv;
    %store/vec4 v0x5a42d7ba3e50_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x5a42d7b65970;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba3ef0_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5a42d7ba3ef0_0;
    %inv;
    %store/vec4 v0x5a42d7ba3ef0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x5a42d7b65970;
T_18 ;
    %vpi_call 2 132 "$dumpfile", "tb_decoder.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a42d7b65970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7ba4250_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7ba4340_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7b9c050_0, 0, 1;
    %fork TD_tb_decoder.send_manchester_bit, S_0x5a42d7b9be70;
    %join;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 100, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a42d7b9c050_0, 0, 1;
    %fork TD_tb_decoder.send_manchester_bit, S_0x5a42d7b9be70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a42d7b9c050_0, 0, 1;
    %fork TD_tb_decoder.send_manchester_bit, S_0x5a42d7b9be70;
    %join;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
T_18.4 ;
    %load/vec4 v0x5a42d7ba3d80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_18.5, 6;
    %wait E_0x5a42d7b52250;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call 2 151 "$display", "CDR Locked" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a42d7b7bf30_0, 0, 8;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5a42d7b7c860_0, 0, 32;
    %fork TD_tb_decoder.send_frame_bits, S_0x5a42d7b79800;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5a42d7b7bf30_0, 0, 8;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x5a42d7b7c860_0, 0, 32;
    %fork TD_tb_decoder.send_frame_bits, S_0x5a42d7b79800;
    %join;
    %pushi/vec4 100, 0, 32;
T_18.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.7, 5;
    %jmp/1 T_18.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a42d7b53700;
    %jmp T_18.6;
T_18.7 ;
    %pop/vec4 1;
    %vpi_call 2 158 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_decoder.v";
    "../rhs2116_link_decoder.v";
    "../async_fifo_generic.v";
    "../cdr_4x_oversampling.v";
    "../frame_sync_100m.v";
