{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597308492802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597308492802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 13 11:48:12 2020 " "Processing started: Thu Aug 13 11:48:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597308492802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308492802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SchematicLab -c SchematicLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off SchematicLab -c SchematicLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308492802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597308493396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597308493396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/nand_instruct.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/nand_instruct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_Instruct " "Found entity 1: NAND_Instruct" {  } { { "rtl/NAND_Instruct.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/NAND_Instruct.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux2to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux2to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "rtl/mux2to1.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "rtl/counter.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mitnapeah.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mitnapeah.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mitnapeah " "Found entity 1: mitnapeah" {  } { { "rtl/mitnapeah.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mitnapeah_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mitnapeah_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mitnapeah_top " "Found entity 1: mitnapeah_top" {  } { { "rtl/mitnapeah_top.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "rtl/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexSS " "Found entity 1: HexSS" {  } { { "rtl/HexSS.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/HexSS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/a_lpmcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/a_lpmcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_lpmcompare " "Found entity 1: a_lpmcompare" {  } { { "rtl/a_lpmcompare.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/a_lpmcompare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/a_74161.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/a_74161.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_74161 " "Found entity 1: a_74161" {  } { { "rtl/a_74161.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/a_74161.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597308503457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308503457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mitnapeah_top " "Elaborating entity \"mitnapeah_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597308503500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mitnapeah mitnapeah:inst3 " "Elaborating entity \"mitnapeah\" for hierarchy \"mitnapeah:inst3\"" {  } { { "rtl/mitnapeah_top.bdf" "inst3" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah_top.bdf" { { 88 424 560 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597308503515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_lpmcompare mitnapeah:inst3\|a_lpmcompare:inst6 " "Elaborating entity \"a_lpmcompare\" for hierarchy \"mitnapeah:inst3\|a_lpmcompare:inst6\"" {  } { { "rtl/mitnapeah.bdf" "inst6" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah.bdf" { { 352 352 512 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597308503517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_74161 mitnapeah:inst3\|a_74161:inst " "Elaborating entity \"a_74161\" for hierarchy \"mitnapeah:inst3\|a_74161:inst\"" {  } { { "rtl/mitnapeah.bdf" "inst" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah.bdf" { { 176 664 808 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597308503518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter one_sec_counter:inst " "Elaborating entity \"one_sec_counter\" for hierarchy \"one_sec_counter:inst\"" {  } { { "rtl/mitnapeah_top.bdf" "inst" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah_top.bdf" { { 104 216 376 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597308503520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSS HexSS:inst5 " "Elaborating entity \"HexSS\" for hierarchy \"HexSS:inst5\"" {  } { { "rtl/mitnapeah_top.bdf" "inst5" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/1/Schematic/rtl/mitnapeah_top.bdf" { { 40 752 936 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597308503537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597308504111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597308504476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597308504476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597308504527 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597308504527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597308504527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597308504527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597308504547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 13 11:48:24 2020 " "Processing ended: Thu Aug 13 11:48:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597308504547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597308504547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597308504547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597308504547 ""}
