//
//
//

`timescale 1ns/100ps

module tb();
  
  reg   clc, res, RX, TX, word;
  
  initial
  begin
    #0
     clc = 1'b0;
     res = 1'b0;
	 RX  = 1'b0;
	 TX  = 1'b0;
	 word= 1'b0;
    #100
     res = 1'b1;  
  end
      always #10 clc = ~clc;
    
UART ( 
	.clc(clc),
	.res(res), 
	.RX(RX), 
	.TX(TX),
	.word(word)
);

endmodule