
AGRO_RSSI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007568  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b24  08007678  08007678  00008678  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800819c  0800819c  0000a1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800819c  0800819c  0000919c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081a4  080081a4  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081a4  080081a4  000091a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080081a8  080081a8  000091a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080081ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  200001dc  08008388  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000694  08008388  0000a694  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d419  00000000  00000000  0000a205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002366  00000000  00000000  0001761e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  00019988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009cc  00000000  00000000  0001a630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018df7  00000000  00000000  0001affc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ffc4  00000000  00000000  00033df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087f87  00000000  00000000  00043db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbd3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044d4  00000000  00000000  000cbd84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000d0258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007660 	.word	0x08007660

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007660 	.word	0x08007660

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <E220_WaitReady>:

/*------------------------------------------*/
extern uint8_t recv[50];
/*------------------------------------------*/
GPIO_PinState E220_WaitReady(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
	while(!(AUX_Flag == true)) {};
 8000a8c:	bf00      	nop
 8000a8e:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <E220_WaitReady+0x24>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	f083 0301 	eor.w	r3, r3, #1
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1f8      	bne.n	8000a8e <E220_WaitReady+0x6>
	//while(!(HAL_GPIO_ReadPin(E220_AUX_PORT, E220_AUX_PIN))) {};
	AUX_Flag = false;
 8000a9c:	4b03      	ldr	r3, [pc, #12]	@ (8000aac <E220_WaitReady+0x24>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
	return GPIO_PIN_SET;
 8000aa2:	2301      	movs	r3, #1
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	20000278 	.word	0x20000278

08000ab0 <E220_CheckSentReadPacket>:
/*------------------------------------------*/
GPIO_PinState E220_CheckSentReadPacket(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
	while(!(AUX_Flag == true)) {};
 8000ab4:	bf00      	nop
 8000ab6:	4b07      	ldr	r3, [pc, #28]	@ (8000ad4 <E220_CheckSentReadPacket+0x24>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	f083 0301 	eor.w	r3, r3, #1
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1f8      	bne.n	8000ab6 <E220_CheckSentReadPacket+0x6>
	//while(!(HAL_GPIO_ReadPin(E220_AUX_PORT, E220_AUX_PIN))) {};
	AUX_Flag = false;
 8000ac4:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <E220_CheckSentReadPacket+0x24>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
	return GPIO_PIN_SET;
 8000aca:	2301      	movs	r3, #1
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	20000278 	.word	0x20000278

08000ad8 <E220_SetMode>:
	E220_CheckSentReadPacket();
	return GPIO_PIN_SET;
}
/*------------------------------------------*/
OperatingMode E220_SetMode(OperatingMode mode)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
	if(mode == NORMAL)
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10c      	bne.n	8000b02 <E220_SetMode+0x2a>
	{
		E220_MO_RESET;
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aee:	481f      	ldr	r0, [pc, #124]	@ (8000b6c <E220_SetMode+0x94>)
 8000af0:	f001 febe 	bl	8002870 <HAL_GPIO_WritePin>
		E220_M1_RESET;
 8000af4:	2200      	movs	r2, #0
 8000af6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000afa:	481d      	ldr	r0, [pc, #116]	@ (8000b70 <E220_SetMode+0x98>)
 8000afc:	f001 feb8 	bl	8002870 <HAL_GPIO_WritePin>
 8000b00:	e02e      	b.n	8000b60 <E220_SetMode+0x88>
	}
	else if(mode == WOR_Transmission)
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d10c      	bne.n	8000b22 <E220_SetMode+0x4a>
	{
		E220_MO_SET;
 8000b08:	2201      	movs	r2, #1
 8000b0a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b0e:	4817      	ldr	r0, [pc, #92]	@ (8000b6c <E220_SetMode+0x94>)
 8000b10:	f001 feae 	bl	8002870 <HAL_GPIO_WritePin>
		E220_M1_RESET;
 8000b14:	2200      	movs	r2, #0
 8000b16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b1a:	4815      	ldr	r0, [pc, #84]	@ (8000b70 <E220_SetMode+0x98>)
 8000b1c:	f001 fea8 	bl	8002870 <HAL_GPIO_WritePin>
 8000b20:	e01e      	b.n	8000b60 <E220_SetMode+0x88>
	}
	else if(mode == WOR_Receiving)
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d10c      	bne.n	8000b42 <E220_SetMode+0x6a>
	{
		E220_MO_RESET;
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b2e:	480f      	ldr	r0, [pc, #60]	@ (8000b6c <E220_SetMode+0x94>)
 8000b30:	f001 fe9e 	bl	8002870 <HAL_GPIO_WritePin>
		E220_M1_SET;
 8000b34:	2201      	movs	r2, #1
 8000b36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b3a:	480d      	ldr	r0, [pc, #52]	@ (8000b70 <E220_SetMode+0x98>)
 8000b3c:	f001 fe98 	bl	8002870 <HAL_GPIO_WritePin>
 8000b40:	e00e      	b.n	8000b60 <E220_SetMode+0x88>
	}
	else if(mode == DeepSleep)
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	d10b      	bne.n	8000b60 <E220_SetMode+0x88>
	{
		E220_MO_SET;
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b4e:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <E220_SetMode+0x94>)
 8000b50:	f001 fe8e 	bl	8002870 <HAL_GPIO_WritePin>
		E220_M1_SET;
 8000b54:	2201      	movs	r2, #1
 8000b56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <E220_SetMode+0x98>)
 8000b5c:	f001 fe88 	bl	8002870 <HAL_GPIO_WritePin>
	}
	return mode;
 8000b60:	79fb      	ldrb	r3, [r7, #7]
	HAL_Delay(50);
	E220_CheckSentReadPacket();
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40010c00 	.word	0x40010c00
 8000b70:	40010800 	.word	0x40010800

08000b74 <E220_Set_AddressModule>:
/*------------------------------------------*/
void E220_Set_AddressModule(uint16_t addr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	80fb      	strh	r3, [r7, #6]
	uint8_t addr_h = 0x00;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	75fb      	strb	r3, [r7, #23]
	uint8_t addr_l = 0x00;
 8000b82:	2300      	movs	r3, #0
 8000b84:	75bb      	strb	r3, [r7, #22]
	uint8_t send_data[5] = {E220_CMD0, E220_ADDH, 2, addr_h, addr_l};
 8000b86:	23c0      	movs	r3, #192	@ 0xc0
 8000b88:	733b      	strb	r3, [r7, #12]
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	737b      	strb	r3, [r7, #13]
 8000b8e:	2302      	movs	r3, #2
 8000b90:	73bb      	strb	r3, [r7, #14]
 8000b92:	7dfb      	ldrb	r3, [r7, #23]
 8000b94:	73fb      	strb	r3, [r7, #15]
 8000b96:	7dbb      	ldrb	r3, [r7, #22]
 8000b98:	743b      	strb	r3, [r7, #16]
	uint16_t mask = 0xFFFF;
 8000b9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b9e:	82bb      	strh	r3, [r7, #20]

	addr_h = (addr >> 8) & mask;
 8000ba0:	88fb      	ldrh	r3, [r7, #6]
 8000ba2:	0a1b      	lsrs	r3, r3, #8
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	8abb      	ldrh	r3, [r7, #20]
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4013      	ands	r3, r2
 8000bae:	75fb      	strb	r3, [r7, #23]
	addr_l = (addr << 0) & mask;
 8000bb0:	88fb      	ldrh	r3, [r7, #6]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	8abb      	ldrh	r3, [r7, #20]
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	4013      	ands	r3, r2
 8000bba:	75bb      	strb	r3, [r7, #22]

	send_data[3] = addr_h;
 8000bbc:	7dfb      	ldrb	r3, [r7, #23]
 8000bbe:	73fb      	strb	r3, [r7, #15]
	send_data[4] = addr_l;
 8000bc0:	7dbb      	ldrb	r3, [r7, #22]
 8000bc2:	743b      	strb	r3, [r7, #16]

	HAL_UART_Transmit(&huart1, send_data, 5, TIMEOUT);
 8000bc4:	f107 010c 	add.w	r1, r7, #12
 8000bc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bcc:	2205      	movs	r2, #5
 8000bce:	4806      	ldr	r0, [pc, #24]	@ (8000be8 <E220_Set_AddressModule+0x74>)
 8000bd0:	f003 f8c2 	bl	8003d58 <HAL_UART_Transmit>
	E220_CheckSentReadPacket();
 8000bd4:	f7ff ff6c 	bl	8000ab0 <E220_CheckSentReadPacket>
	E220_GlobReg.addr = addr;
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <E220_Set_AddressModule+0x78>)
 8000bda:	88fb      	ldrh	r3, [r7, #6]
 8000bdc:	8013      	strh	r3, [r2, #0]
}
 8000bde:	bf00      	nop
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200002f4 	.word	0x200002f4
 8000bec:	200001f8 	.word	0x200001f8

08000bf0 <E220_Set_Uart_Rate_Parity_Data>:
/*------------------------------------------*/
void E220_Set_Uart_Rate_Parity_Data(SerialPortRate rate, SerialPorityBit pority, AirDataRate air_data)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
 8000bfa:	460b      	mov	r3, r1
 8000bfc:	71bb      	strb	r3, [r7, #6]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	717b      	strb	r3, [r7, #5]
	uint8_t all_data = 0x00;
 8000c02:	2300      	movs	r3, #0
 8000c04:	73fb      	strb	r3, [r7, #15]
	uint8_t send_data[4] = {E220_CMD0, E220_REG0, 1, all_data};
 8000c06:	23c0      	movs	r3, #192	@ 0xc0
 8000c08:	723b      	strb	r3, [r7, #8]
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	727b      	strb	r3, [r7, #9]
 8000c0e:	2301      	movs	r3, #1
 8000c10:	72bb      	strb	r3, [r7, #10]
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
 8000c14:	72fb      	strb	r3, [r7, #11]
	/*UART Serial Port Rate*/
	if(rate == Rate_1200) all_data |= 0x00;
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d036      	beq.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_2400) all_data |= 0x20;
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d104      	bne.n	8000c2c <E220_Set_Uart_Rate_Parity_Data+0x3c>
 8000c22:	7bfb      	ldrb	r3, [r7, #15]
 8000c24:	f043 0320 	orr.w	r3, r3, #32
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e02e      	b.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_4800) all_data |= 0x40;
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	2b02      	cmp	r3, #2
 8000c30:	d104      	bne.n	8000c3c <E220_Set_Uart_Rate_Parity_Data+0x4c>
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c38:	73fb      	strb	r3, [r7, #15]
 8000c3a:	e026      	b.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_9600) all_data |= 0x60;
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d104      	bne.n	8000c4c <E220_Set_Uart_Rate_Parity_Data+0x5c>
 8000c42:	7bfb      	ldrb	r3, [r7, #15]
 8000c44:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000c48:	73fb      	strb	r3, [r7, #15]
 8000c4a:	e01e      	b.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_19200) all_data |= 0x80;
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	d104      	bne.n	8000c5c <E220_Set_Uart_Rate_Parity_Data+0x6c>
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c58:	73fb      	strb	r3, [r7, #15]
 8000c5a:	e016      	b.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_38400) all_data |= 0xA0;
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b05      	cmp	r3, #5
 8000c60:	d104      	bne.n	8000c6c <E220_Set_Uart_Rate_Parity_Data+0x7c>
 8000c62:	7bfb      	ldrb	r3, [r7, #15]
 8000c64:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8000c68:	73fb      	strb	r3, [r7, #15]
 8000c6a:	e00e      	b.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_57600) all_data |= 0xC0;
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	2b06      	cmp	r3, #6
 8000c70:	d104      	bne.n	8000c7c <E220_Set_Uart_Rate_Parity_Data+0x8c>
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
 8000c74:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8000c78:	73fb      	strb	r3, [r7, #15]
 8000c7a:	e006      	b.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
	else if(rate == Rate_115200) all_data |= 0xE0;
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	2b07      	cmp	r3, #7
 8000c80:	d103      	bne.n	8000c8a <E220_Set_Uart_Rate_Parity_Data+0x9a>
 8000c82:	7bfb      	ldrb	r3, [r7, #15]
 8000c84:	f063 031f 	orn	r3, r3, #31
 8000c88:	73fb      	strb	r3, [r7, #15]
	/*UART Serial Port Rate*/
	if(pority == _8N1) all_data |= 0x00;
 8000c8a:	79bb      	ldrb	r3, [r7, #6]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d016      	beq.n	8000cbe <E220_Set_Uart_Rate_Parity_Data+0xce>
	else if(pority == _8O1) all_data |= 0x80;
 8000c90:	79bb      	ldrb	r3, [r7, #6]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d104      	bne.n	8000ca0 <E220_Set_Uart_Rate_Parity_Data+0xb0>
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
 8000c98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c9c:	73fb      	strb	r3, [r7, #15]
 8000c9e:	e00e      	b.n	8000cbe <E220_Set_Uart_Rate_Parity_Data+0xce>
	else if(pority == _8E1) all_data |= 0x10;
 8000ca0:	79bb      	ldrb	r3, [r7, #6]
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d104      	bne.n	8000cb0 <E220_Set_Uart_Rate_Parity_Data+0xc0>
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	f043 0310 	orr.w	r3, r3, #16
 8000cac:	73fb      	strb	r3, [r7, #15]
 8000cae:	e006      	b.n	8000cbe <E220_Set_Uart_Rate_Parity_Data+0xce>
	else if(pority == _8N1_2) all_data |= 0x18;
 8000cb0:	79bb      	ldrb	r3, [r7, #6]
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	d103      	bne.n	8000cbe <E220_Set_Uart_Rate_Parity_Data+0xce>
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	f043 0318 	orr.w	r3, r3, #24
 8000cbc:	73fb      	strb	r3, [r7, #15]
	/*UART Serial Port Rate*/
	if(air_data == _2_4k) all_data |= 0x00;
 8000cbe:	797b      	ldrb	r3, [r7, #5]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d036      	beq.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _2_4k_2) all_data |= 0x01;
 8000cc4:	797b      	ldrb	r3, [r7, #5]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d104      	bne.n	8000cd4 <E220_Set_Uart_Rate_Parity_Data+0xe4>
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
 8000ccc:	f043 0301 	orr.w	r3, r3, #1
 8000cd0:	73fb      	strb	r3, [r7, #15]
 8000cd2:	e02e      	b.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _2_4k_3) all_data |= 0x02;
 8000cd4:	797b      	ldrb	r3, [r7, #5]
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d104      	bne.n	8000ce4 <E220_Set_Uart_Rate_Parity_Data+0xf4>
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	f043 0302 	orr.w	r3, r3, #2
 8000ce0:	73fb      	strb	r3, [r7, #15]
 8000ce2:	e026      	b.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _4_8k) all_data |= 0x03;
 8000ce4:	797b      	ldrb	r3, [r7, #5]
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d104      	bne.n	8000cf4 <E220_Set_Uart_Rate_Parity_Data+0x104>
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	f043 0303 	orr.w	r3, r3, #3
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	e01e      	b.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _9_6k) all_data |= 0x04;
 8000cf4:	797b      	ldrb	r3, [r7, #5]
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	d104      	bne.n	8000d04 <E220_Set_Uart_Rate_Parity_Data+0x114>
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
 8000cfc:	f043 0304 	orr.w	r3, r3, #4
 8000d00:	73fb      	strb	r3, [r7, #15]
 8000d02:	e016      	b.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _19_2k) all_data |= 0x05;
 8000d04:	797b      	ldrb	r3, [r7, #5]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d104      	bne.n	8000d14 <E220_Set_Uart_Rate_Parity_Data+0x124>
 8000d0a:	7bfb      	ldrb	r3, [r7, #15]
 8000d0c:	f043 0305 	orr.w	r3, r3, #5
 8000d10:	73fb      	strb	r3, [r7, #15]
 8000d12:	e00e      	b.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _38_4k) all_data |= 0x06;
 8000d14:	797b      	ldrb	r3, [r7, #5]
 8000d16:	2b06      	cmp	r3, #6
 8000d18:	d104      	bne.n	8000d24 <E220_Set_Uart_Rate_Parity_Data+0x134>
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	f043 0306 	orr.w	r3, r3, #6
 8000d20:	73fb      	strb	r3, [r7, #15]
 8000d22:	e006      	b.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
	else if(air_data == _62_5k) all_data |= 0x07;
 8000d24:	797b      	ldrb	r3, [r7, #5]
 8000d26:	2b07      	cmp	r3, #7
 8000d28:	d103      	bne.n	8000d32 <E220_Set_Uart_Rate_Parity_Data+0x142>
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	f043 0307 	orr.w	r3, r3, #7
 8000d30:	73fb      	strb	r3, [r7, #15]

	send_data[3] = all_data;
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
 8000d34:	72fb      	strb	r3, [r7, #11]

	HAL_UART_Transmit(&huart1, send_data, 4, TIMEOUT);
 8000d36:	f107 0108 	add.w	r1, r7, #8
 8000d3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d3e:	2204      	movs	r2, #4
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <E220_Set_Uart_Rate_Parity_Data+0x168>)
 8000d42:	f003 f809 	bl	8003d58 <HAL_UART_Transmit>
	E220_CheckSentReadPacket();
 8000d46:	f7ff feb3 	bl	8000ab0 <E220_CheckSentReadPacket>

	E220_GlobReg.reg0 = all_data;
 8000d4a:	4a04      	ldr	r2, [pc, #16]	@ (8000d5c <E220_Set_Uart_Rate_Parity_Data+0x16c>)
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	7093      	strb	r3, [r2, #2]
}
 8000d50:	bf00      	nop
 8000d52:	3710      	adds	r7, #16
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200002f4 	.word	0x200002f4
 8000d5c:	200001f8 	.word	0x200001f8

08000d60 <E220_Set_SubPacket_RSSI_TransPower>:
/*------------------------------------------*/
void E220_Set_SubPacket_RSSI_TransPower(SubPacketSetting sub, _Bool RSSIAmbientNoiseEnable, TransmittingPower tr_pow)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	71fb      	strb	r3, [r7, #7]
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	71bb      	strb	r3, [r7, #6]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	717b      	strb	r3, [r7, #5]
	uint8_t all_data = 0x00;
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]
	uint8_t send_data[4] = {E220_CMD0, E220_REG1, 1, all_data};
 8000d76:	23c0      	movs	r3, #192	@ 0xc0
 8000d78:	723b      	strb	r3, [r7, #8]
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	727b      	strb	r3, [r7, #9]
 8000d7e:	2301      	movs	r3, #1
 8000d80:	72bb      	strb	r3, [r7, #10]
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	72fb      	strb	r3, [r7, #11]
	/*Sub-Packet Setting*/
	if(sub == _200bytes) all_data |= 0x00;
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d016      	beq.n	8000dba <E220_Set_SubPacket_RSSI_TransPower+0x5a>
	else if(sub == _128bytes) all_data |= 0x40;
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d104      	bne.n	8000d9c <E220_Set_SubPacket_RSSI_TransPower+0x3c>
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d98:	73fb      	strb	r3, [r7, #15]
 8000d9a:	e00e      	b.n	8000dba <E220_Set_SubPacket_RSSI_TransPower+0x5a>
	else if(sub == _64bytes) all_data |= 0x80;
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d104      	bne.n	8000dac <E220_Set_SubPacket_RSSI_TransPower+0x4c>
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000da8:	73fb      	strb	r3, [r7, #15]
 8000daa:	e006      	b.n	8000dba <E220_Set_SubPacket_RSSI_TransPower+0x5a>
	else if(sub == _32bytes) all_data |= 0xC0;
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	2b03      	cmp	r3, #3
 8000db0:	d103      	bne.n	8000dba <E220_Set_SubPacket_RSSI_TransPower+0x5a>
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8000db8:	73fb      	strb	r3, [r7, #15]
	/*RSSI Ambient noise enable*/
	if(RSSIAmbientNoiseEnable == true) all_data |= 0x20;
 8000dba:	79bb      	ldrb	r3, [r7, #6]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d003      	beq.n	8000dc8 <E220_Set_SubPacket_RSSI_TransPower+0x68>
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	f043 0320 	orr.w	r3, r3, #32
 8000dc6:	73fb      	strb	r3, [r7, #15]
	else all_data |= 0x00;
	/*Transimitting Power*/
	if(tr_pow == _22dBm) all_data |= 0x00;
 8000dc8:	797b      	ldrb	r3, [r7, #5]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d016      	beq.n	8000dfc <E220_Set_SubPacket_RSSI_TransPower+0x9c>
	else if(tr_pow == _17dBm) all_data |= 0x01;
 8000dce:	797b      	ldrb	r3, [r7, #5]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d104      	bne.n	8000dde <E220_Set_SubPacket_RSSI_TransPower+0x7e>
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	73fb      	strb	r3, [r7, #15]
 8000ddc:	e00e      	b.n	8000dfc <E220_Set_SubPacket_RSSI_TransPower+0x9c>
	else if(tr_pow == _13dBm) all_data |= 0x02;
 8000dde:	797b      	ldrb	r3, [r7, #5]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d104      	bne.n	8000dee <E220_Set_SubPacket_RSSI_TransPower+0x8e>
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	f043 0302 	orr.w	r3, r3, #2
 8000dea:	73fb      	strb	r3, [r7, #15]
 8000dec:	e006      	b.n	8000dfc <E220_Set_SubPacket_RSSI_TransPower+0x9c>
	else if(tr_pow == _10dBm) all_data |= 0x03;
 8000dee:	797b      	ldrb	r3, [r7, #5]
 8000df0:	2b03      	cmp	r3, #3
 8000df2:	d103      	bne.n	8000dfc <E220_Set_SubPacket_RSSI_TransPower+0x9c>
 8000df4:	7bfb      	ldrb	r3, [r7, #15]
 8000df6:	f043 0303 	orr.w	r3, r3, #3
 8000dfa:	73fb      	strb	r3, [r7, #15]

	send_data[3] = all_data;
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	72fb      	strb	r3, [r7, #11]

	HAL_UART_Transmit(&huart1, send_data, 4, TIMEOUT);
 8000e00:	f107 0108 	add.w	r1, r7, #8
 8000e04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e08:	2204      	movs	r2, #4
 8000e0a:	4806      	ldr	r0, [pc, #24]	@ (8000e24 <E220_Set_SubPacket_RSSI_TransPower+0xc4>)
 8000e0c:	f002 ffa4 	bl	8003d58 <HAL_UART_Transmit>
	E220_CheckSentReadPacket();
 8000e10:	f7ff fe4e 	bl	8000ab0 <E220_CheckSentReadPacket>
	E220_GlobReg.reg1 = all_data;
 8000e14:	4a04      	ldr	r2, [pc, #16]	@ (8000e28 <E220_Set_SubPacket_RSSI_TransPower+0xc8>)
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	70d3      	strb	r3, [r2, #3]
}
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	200002f4 	.word	0x200002f4
 8000e28:	200001f8 	.word	0x200001f8

08000e2c <E220_Set_Channel>:
/*------------------------------------------*/
void E220_Set_Channel(uint8_t channel)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
	uint8_t all_data = 0x00;
 8000e36:	2300      	movs	r3, #0
 8000e38:	73fb      	strb	r3, [r7, #15]
	uint8_t send_data[4] = {E220_CMD0, E220_REG2, 1, all_data};
 8000e3a:	23c0      	movs	r3, #192	@ 0xc0
 8000e3c:	723b      	strb	r3, [r7, #8]
 8000e3e:	2304      	movs	r3, #4
 8000e40:	727b      	strb	r3, [r7, #9]
 8000e42:	2301      	movs	r3, #1
 8000e44:	72bb      	strb	r3, [r7, #10]
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	72fb      	strb	r3, [r7, #11]
	all_data |= channel;
 8000e4a:	7bfa      	ldrb	r2, [r7, #15]
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	73fb      	strb	r3, [r7, #15]

	send_data[3] = all_data;
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
 8000e54:	72fb      	strb	r3, [r7, #11]
	HAL_UART_Transmit(&huart1, send_data, 4, TIMEOUT);
 8000e56:	f107 0108 	add.w	r1, r7, #8
 8000e5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e5e:	2204      	movs	r2, #4
 8000e60:	4805      	ldr	r0, [pc, #20]	@ (8000e78 <E220_Set_Channel+0x4c>)
 8000e62:	f002 ff79 	bl	8003d58 <HAL_UART_Transmit>
	E220_CheckSentReadPacket();
 8000e66:	f7ff fe23 	bl	8000ab0 <E220_CheckSentReadPacket>
	E220_GlobReg.reg2 = all_data;
 8000e6a:	4a04      	ldr	r2, [pc, #16]	@ (8000e7c <E220_Set_Channel+0x50>)
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
 8000e6e:	7113      	strb	r3, [r2, #4]
}
 8000e70:	bf00      	nop
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200002f4 	.word	0x200002f4
 8000e7c:	200001f8 	.word	0x200001f8

08000e80 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle>:
/*------------------------------------------*/
void E220_Set_RSSI_TransmissionMethod_LBT_WORCycle(_Bool RSSIByte, TransmissionMethod method, _Bool LBT, WORCycle wor)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4604      	mov	r4, r0
 8000e88:	4608      	mov	r0, r1
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4623      	mov	r3, r4
 8000e90:	71fb      	strb	r3, [r7, #7]
 8000e92:	4603      	mov	r3, r0
 8000e94:	71bb      	strb	r3, [r7, #6]
 8000e96:	460b      	mov	r3, r1
 8000e98:	717b      	strb	r3, [r7, #5]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	713b      	strb	r3, [r7, #4]
	uint8_t all_data = 0x00;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	73fb      	strb	r3, [r7, #15]
	uint8_t send_data[4] = {E220_CMD0, E220_REG3, 1, all_data};
 8000ea2:	23c0      	movs	r3, #192	@ 0xc0
 8000ea4:	723b      	strb	r3, [r7, #8]
 8000ea6:	2305      	movs	r3, #5
 8000ea8:	727b      	strb	r3, [r7, #9]
 8000eaa:	2301      	movs	r3, #1
 8000eac:	72bb      	strb	r3, [r7, #10]
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	72fb      	strb	r3, [r7, #11]
	/*Enable RSSI Byte*/
	if(RSSIByte == DISABLE) all_data |= 0x00;
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	f083 0301 	eor.w	r3, r3, #1
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d103      	bne.n	8000ec6 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x46>
	else all_data |= 0x80;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
 8000ec0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ec4:	73fb      	strb	r3, [r7, #15]
	/*Transmission Method*/
	if(method == DISABLE) all_data |= 0x00;
 8000ec6:	79bb      	ldrb	r3, [r7, #6]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d003      	beq.n	8000ed4 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x54>
	else all_data |= 0x40;
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ed2:	73fb      	strb	r3, [r7, #15]
	/*LBT Enable*/
	if(LBT == DISABLE) all_data |= 0x00;
 8000ed4:	797b      	ldrb	r3, [r7, #5]
 8000ed6:	f083 0301 	eor.w	r3, r3, #1
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d103      	bne.n	8000ee8 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x68>
	else all_data |= 0x10;
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	f043 0310 	orr.w	r3, r3, #16
 8000ee6:	73fb      	strb	r3, [r7, #15]
	/*WOR Cycle*/
	if(wor == _500ms) all_data |= 0x00;
 8000ee8:	793b      	ldrb	r3, [r7, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d036      	beq.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _1000ms) all_data |= 0x01;
 8000eee:	793b      	ldrb	r3, [r7, #4]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d104      	bne.n	8000efe <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x7e>
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e02e      	b.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _1500ms) all_data |= 0x02;
 8000efe:	793b      	ldrb	r3, [r7, #4]
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d104      	bne.n	8000f0e <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x8e>
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	f043 0302 	orr.w	r3, r3, #2
 8000f0a:	73fb      	strb	r3, [r7, #15]
 8000f0c:	e026      	b.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _2000ms) all_data |= 0x03;
 8000f0e:	793b      	ldrb	r3, [r7, #4]
 8000f10:	2b03      	cmp	r3, #3
 8000f12:	d104      	bne.n	8000f1e <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x9e>
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	f043 0303 	orr.w	r3, r3, #3
 8000f1a:	73fb      	strb	r3, [r7, #15]
 8000f1c:	e01e      	b.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _2500ms) all_data |= 0x04;
 8000f1e:	793b      	ldrb	r3, [r7, #4]
 8000f20:	2b04      	cmp	r3, #4
 8000f22:	d104      	bne.n	8000f2e <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xae>
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
 8000f26:	f043 0304 	orr.w	r3, r3, #4
 8000f2a:	73fb      	strb	r3, [r7, #15]
 8000f2c:	e016      	b.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _3000ms) all_data |= 0x05;
 8000f2e:	793b      	ldrb	r3, [r7, #4]
 8000f30:	2b05      	cmp	r3, #5
 8000f32:	d104      	bne.n	8000f3e <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xbe>
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	f043 0305 	orr.w	r3, r3, #5
 8000f3a:	73fb      	strb	r3, [r7, #15]
 8000f3c:	e00e      	b.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _3500ms) all_data |= 0x06;
 8000f3e:	793b      	ldrb	r3, [r7, #4]
 8000f40:	2b06      	cmp	r3, #6
 8000f42:	d104      	bne.n	8000f4e <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xce>
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	f043 0306 	orr.w	r3, r3, #6
 8000f4a:	73fb      	strb	r3, [r7, #15]
 8000f4c:	e006      	b.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
	else if(wor == _4000ms) all_data |= 0x07;
 8000f4e:	793b      	ldrb	r3, [r7, #4]
 8000f50:	2b07      	cmp	r3, #7
 8000f52:	d103      	bne.n	8000f5c <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0xdc>
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	f043 0307 	orr.w	r3, r3, #7
 8000f5a:	73fb      	strb	r3, [r7, #15]

	send_data[3] = all_data;
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	72fb      	strb	r3, [r7, #11]
	HAL_UART_Transmit(&huart1, send_data, 4, TIMEOUT);
 8000f60:	f107 0108 	add.w	r1, r7, #8
 8000f64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f68:	2204      	movs	r2, #4
 8000f6a:	4806      	ldr	r0, [pc, #24]	@ (8000f84 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x104>)
 8000f6c:	f002 fef4 	bl	8003d58 <HAL_UART_Transmit>
	E220_CheckSentReadPacket();
 8000f70:	f7ff fd9e 	bl	8000ab0 <E220_CheckSentReadPacket>
	E220_GlobReg.reg3 = all_data;
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle+0x108>)
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	7153      	strb	r3, [r2, #5]
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd90      	pop	{r4, r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200002f4 	.word	0x200002f4
 8000f88:	200001f8 	.word	0x200001f8

08000f8c <E220_Set_Key>:
void E220_Set_Key(uint16_t key)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
	uint8_t key_h = 0x00;
 8000f96:	2300      	movs	r3, #0
 8000f98:	75fb      	strb	r3, [r7, #23]
	uint8_t key_l = 0x00;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	75bb      	strb	r3, [r7, #22]
	uint8_t send_data[5] = {E220_CMD0, E220_CRYPT_H, 2, key_h, key_l};
 8000f9e:	23c0      	movs	r3, #192	@ 0xc0
 8000fa0:	733b      	strb	r3, [r7, #12]
 8000fa2:	2306      	movs	r3, #6
 8000fa4:	737b      	strb	r3, [r7, #13]
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	7dfb      	ldrb	r3, [r7, #23]
 8000fac:	73fb      	strb	r3, [r7, #15]
 8000fae:	7dbb      	ldrb	r3, [r7, #22]
 8000fb0:	743b      	strb	r3, [r7, #16]
	uint16_t mask = 0xFFFF;
 8000fb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fb6:	82bb      	strh	r3, [r7, #20]

	key_h = (key >> 8) & mask;
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	0a1b      	lsrs	r3, r3, #8
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	8abb      	ldrh	r3, [r7, #20]
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	75fb      	strb	r3, [r7, #23]
	key_l = (key << 0) & mask;
 8000fc8:	88fb      	ldrh	r3, [r7, #6]
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	8abb      	ldrh	r3, [r7, #20]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	75bb      	strb	r3, [r7, #22]

	send_data[3] = key_h;
 8000fd4:	7dfb      	ldrb	r3, [r7, #23]
 8000fd6:	73fb      	strb	r3, [r7, #15]
	send_data[4] = key_l;
 8000fd8:	7dbb      	ldrb	r3, [r7, #22]
 8000fda:	743b      	strb	r3, [r7, #16]

	HAL_UART_Transmit(&huart1, send_data, 5, TIMEOUT);
 8000fdc:	f107 010c 	add.w	r1, r7, #12
 8000fe0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe4:	2205      	movs	r2, #5
 8000fe6:	4806      	ldr	r0, [pc, #24]	@ (8001000 <E220_Set_Key+0x74>)
 8000fe8:	f002 feb6 	bl	8003d58 <HAL_UART_Transmit>
	E220_CheckSentReadPacket();
 8000fec:	f7ff fd60 	bl	8000ab0 <E220_CheckSentReadPacket>
	E220_GlobReg.Key = key;
 8000ff0:	4a04      	ldr	r2, [pc, #16]	@ (8001004 <E220_Set_Key+0x78>)
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	80d3      	strh	r3, [r2, #6]
}
 8000ff6:	bf00      	nop
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200002f4 	.word	0x200002f4
 8001004:	200001f8 	.word	0x200001f8

08001008 <E220_SetDefaultSettings>:
	E220_Set_Key(str.Key);
	HAL_Delay(50);
}
/*------------------------------------------*/
void E220_SetDefaultSettings(uint16_t u1, uint8_t u2, _Bool u3)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	80fb      	strh	r3, [r7, #6]
 8001012:	460b      	mov	r3, r1
 8001014:	717b      	strb	r3, [r7, #5]
 8001016:	4613      	mov	r3, r2
 8001018:	713b      	strb	r3, [r7, #4]
	E220_HandleTypeDef E220_Settings = {0, };
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
	E220_Settings.Address = u1;
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	813b      	strh	r3, [r7, #8]
	E220_Settings.Rate = Rate_9600;
 800102c:	2303      	movs	r3, #3
 800102e:	72bb      	strb	r3, [r7, #10]
	E220_Settings.Pority = _8N1;
 8001030:	2300      	movs	r3, #0
 8001032:	72fb      	strb	r3, [r7, #11]
	E220_Settings.AirDataRate = _2_4k;
 8001034:	2300      	movs	r3, #0
 8001036:	733b      	strb	r3, [r7, #12]
	E220_Settings.SubPacket = _200bytes;
 8001038:	2300      	movs	r3, #0
 800103a:	737b      	strb	r3, [r7, #13]
	E220_Settings.RSSIAmbientNoiseEnable = DISABLE;
 800103c:	2300      	movs	r3, #0
 800103e:	73bb      	strb	r3, [r7, #14]
	E220_Settings.TransPower = _22dBm;
 8001040:	2300      	movs	r3, #0
 8001042:	73fb      	strb	r3, [r7, #15]
	E220_Settings.ChannelControl = u2;
 8001044:	797b      	ldrb	r3, [r7, #5]
 8001046:	743b      	strb	r3, [r7, #16]
	E220_Settings.EnableRSSIByte = u3;
 8001048:	793b      	ldrb	r3, [r7, #4]
 800104a:	747b      	strb	r3, [r7, #17]
	E220_Settings.TransMethod = FixedTransmissionMode;
 800104c:	2301      	movs	r3, #1
 800104e:	74bb      	strb	r3, [r7, #18]
	E220_Settings.LBT = DISABLE;
 8001050:	2300      	movs	r3, #0
 8001052:	74fb      	strb	r3, [r7, #19]
	E220_Settings.WORCycle = _500ms;
 8001054:	2300      	movs	r3, #0
 8001056:	753b      	strb	r3, [r7, #20]
	E220_Settings.Key = 0x0000;
 8001058:	2300      	movs	r3, #0
 800105a:	82fb      	strh	r3, [r7, #22]

	E220_Set_AddressModule(E220_Settings.Address);
 800105c:	893b      	ldrh	r3, [r7, #8]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fd88 	bl	8000b74 <E220_Set_AddressModule>
	HAL_Delay(30);
 8001064:	201e      	movs	r0, #30
 8001066:	f001 f89b 	bl	80021a0 <HAL_Delay>
	E220_Set_Uart_Rate_Parity_Data(E220_Settings.Rate, E220_Settings.Pority, E220_Settings.AirDataRate);
 800106a:	7abb      	ldrb	r3, [r7, #10]
 800106c:	7af9      	ldrb	r1, [r7, #11]
 800106e:	7b3a      	ldrb	r2, [r7, #12]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fdbd 	bl	8000bf0 <E220_Set_Uart_Rate_Parity_Data>
	HAL_Delay(30);
 8001076:	201e      	movs	r0, #30
 8001078:	f001 f892 	bl	80021a0 <HAL_Delay>
	E220_Set_SubPacket_RSSI_TransPower(E220_Settings.SubPacket, E220_Settings.RSSIAmbientNoiseEnable, E220_Settings.TransPower);
 800107c:	7b7b      	ldrb	r3, [r7, #13]
 800107e:	7bb9      	ldrb	r1, [r7, #14]
 8001080:	7bfa      	ldrb	r2, [r7, #15]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fe6c 	bl	8000d60 <E220_Set_SubPacket_RSSI_TransPower>
	HAL_Delay(30);
 8001088:	201e      	movs	r0, #30
 800108a:	f001 f889 	bl	80021a0 <HAL_Delay>
	E220_Set_Channel(E220_Settings.ChannelControl);
 800108e:	7c3b      	ldrb	r3, [r7, #16]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fecb 	bl	8000e2c <E220_Set_Channel>
	HAL_Delay(30);
 8001096:	201e      	movs	r0, #30
 8001098:	f001 f882 	bl	80021a0 <HAL_Delay>
	E220_Set_RSSI_TransmissionMethod_LBT_WORCycle(E220_Settings.EnableRSSIByte, E220_Settings.TransMethod, E220_Settings.LBT, E220_Settings.WORCycle);
 800109c:	7c78      	ldrb	r0, [r7, #17]
 800109e:	7cb9      	ldrb	r1, [r7, #18]
 80010a0:	7cfa      	ldrb	r2, [r7, #19]
 80010a2:	7d3b      	ldrb	r3, [r7, #20]
 80010a4:	f7ff feec 	bl	8000e80 <E220_Set_RSSI_TransmissionMethod_LBT_WORCycle>
	HAL_Delay(30);
 80010a8:	201e      	movs	r0, #30
 80010aa:	f001 f879 	bl	80021a0 <HAL_Delay>
	E220_Set_Key(E220_Settings.Key);
 80010ae:	8afb      	ldrh	r3, [r7, #22]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ff6b 	bl	8000f8c <E220_Set_Key>
	HAL_Delay(30);
 80010b6:	201e      	movs	r0, #30
 80010b8:	f001 f872 	bl	80021a0 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <AGRO_Init>:

	return res;
}
//-------------------------------------------------------------------//
NumberDevice AGRO_Init(AGRO_HandleTypeDef Device, NumberDevice divice)
{
 80010c4:	b490      	push	{r4, r7}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	1d3c      	adds	r4, r7, #4
 80010cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80010d0:	70fb      	strb	r3, [r7, #3]
	SettingsAllDevice = Device;
 80010d2:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <AGRO_Init+0x30>)
 80010d4:	461c      	mov	r4, r3
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80010dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	MyDevice = divice;
 80010e0:	4a05      	ldr	r2, [pc, #20]	@ (80010f8 <AGRO_Init+0x34>)
 80010e2:	78fb      	ldrb	r3, [r7, #3]
 80010e4:	7013      	strb	r3, [r2, #0]

	return MyDevice;
 80010e6:	4b04      	ldr	r3, [pc, #16]	@ (80010f8 <AGRO_Init+0x34>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc90      	pop	{r4, r7}
 80010f2:	4770      	bx	lr
 80010f4:	20000200 	.word	0x20000200
 80010f8:	2000020c 	.word	0x2000020c

080010fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001102:	f000 ffeb 	bl	80020dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001106:	f000 f885 	bl	8001214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110a:	f000 f94b 	bl	80013a4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800110e:	f000 f8f5 	bl	80012fc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001112:	f000 f91d 	bl	8001350 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001116:	f000 f8c3 	bl	80012a0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LED_OFF;
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001120:	4835      	ldr	r0, [pc, #212]	@ (80011f8 <main+0xfc>)
 8001122:	f001 fba5 	bl	8002870 <HAL_GPIO_WritePin>
  E220_SetMode(DeepSleep); // Режим сна
 8001126:	2003      	movs	r0, #3
 8001128:	f7ff fcd6 	bl	8000ad8 <E220_SetMode>
  E220_WaitReady(); // Ожидание включения
 800112c:	f7ff fcac 	bl	8000a88 <E220_WaitReady>
  LED_ON;
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001136:	4830      	ldr	r0, [pc, #192]	@ (80011f8 <main+0xfc>)
 8001138:	f001 fb9a 	bl	8002870 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800113c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001140:	f001 f82e 	bl	80021a0 <HAL_Delay>
  LED_OFF;
 8001144:	2201      	movs	r2, #1
 8001146:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800114a:	482b      	ldr	r0, [pc, #172]	@ (80011f8 <main+0xfc>)
 800114c:	f001 fb90 	bl	8002870 <HAL_GPIO_WritePin>
  /*Установка настроек*/
  /*Выбор устройства установка адресов и каналов всех используемых устройств*/

  AGRO_Init(AGRO_Device, Device_0);
 8001150:	4a2a      	ldr	r2, [pc, #168]	@ (80011fc <main+0x100>)
 8001152:	2300      	movs	r3, #0
 8001154:	ca07      	ldmia	r2, {r0, r1, r2}
 8001156:	f7ff ffb5 	bl	80010c4 <AGRO_Init>

  // Передатчик 1
  AGRO_Device.AddrDevice_1 = 0x0001;
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <main+0x100>)
 800115c:	2201      	movs	r2, #1
 800115e:	805a      	strh	r2, [r3, #2]
  AGRO_Device.ChDevice_1 = 0x02;
 8001160:	4b26      	ldr	r3, [pc, #152]	@ (80011fc <main+0x100>)
 8001162:	2202      	movs	r2, #2
 8001164:	725a      	strb	r2, [r3, #9]

  // Приемник 1
  AGRO_Device.AddrDevice_0 = 0x0003;
 8001166:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <main+0x100>)
 8001168:	2203      	movs	r2, #3
 800116a:	801a      	strh	r2, [r3, #0]
  AGRO_Device.ChDevice_0 = 0x04;
 800116c:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <main+0x100>)
 800116e:	2204      	movs	r2, #4
 8001170:	721a      	strb	r2, [r3, #8]

  E220_SetDefaultSettings(AGRO_Device.AddrDevice_0, AGRO_Device.ChDevice_0, DISABLE);
 8001172:	4b22      	ldr	r3, [pc, #136]	@ (80011fc <main+0x100>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	4a21      	ldr	r2, [pc, #132]	@ (80011fc <main+0x100>)
 8001178:	7a11      	ldrb	r1, [r2, #8]
 800117a:	2200      	movs	r2, #0
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff43 	bl	8001008 <E220_SetDefaultSettings>

  HAL_Delay(500);
 8001182:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001186:	f001 f80b 	bl	80021a0 <HAL_Delay>
  LED_ON;
 800118a:	2200      	movs	r2, #0
 800118c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001190:	4819      	ldr	r0, [pc, #100]	@ (80011f8 <main+0xfc>)
 8001192:	f001 fb6d 	bl	8002870 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001196:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800119a:	f001 f801 	bl	80021a0 <HAL_Delay>
  LED_OFF;
 800119e:	2201      	movs	r2, #1
 80011a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011a4:	4814      	ldr	r0, [pc, #80]	@ (80011f8 <main+0xfc>)
 80011a6:	f001 fb63 	bl	8002870 <HAL_GPIO_WritePin>


  E220_SetMode(NORMAL);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff fc94 	bl	8000ad8 <E220_SetMode>




//  HAL_UART_Receive_IT(&huart1, (uint8_t*)&recv, 5);
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80011b0:	2201      	movs	r2, #1
 80011b2:	4913      	ldr	r1, [pc, #76]	@ (8001200 <main+0x104>)
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <main+0x108>)
 80011b6:	f002 fe52 	bl	8003e5e <HAL_UART_Receive_IT>



#if SSD1306_DISPLAY

  SSD1306_Init();
 80011ba:	f000 fa7b 	bl	80016b4 <SSD1306_Init>
  SSD1306_GotoXY(0, 0);
 80011be:	2100      	movs	r1, #0
 80011c0:	2000      	movs	r0, #0
 80011c2:	f000 fbf3 	bl	80019ac <SSD1306_GotoXY>
  sprintf(buf, "AGRO ROBOT");
 80011c6:	4910      	ldr	r1, [pc, #64]	@ (8001208 <main+0x10c>)
 80011c8:	4810      	ldr	r0, [pc, #64]	@ (800120c <main+0x110>)
 80011ca:	f004 f90b 	bl	80053e4 <siprintf>
  SSD1306_Puts(buf, &Font_7x10, SSD1306_COLOR_WHITE);
 80011ce:	2201      	movs	r2, #1
 80011d0:	490f      	ldr	r1, [pc, #60]	@ (8001210 <main+0x114>)
 80011d2:	480e      	ldr	r0, [pc, #56]	@ (800120c <main+0x110>)
 80011d4:	f000 fc7e 	bl	8001ad4 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80011d8:	f000 fb30 	bl	800183c <SSD1306_UpdateScreen>
  HAL_Delay(1000);
 80011dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011e0:	f000 ffde 	bl	80021a0 <HAL_Delay>
//	  sprintf(buf, "...");
//	  SSD1306_Puts(buf, &Font_7x10, SSD1306_COLOR_WHITE);
//	  SSD1306_UpdateScreen();
//	  HAL_Delay(200);
//  }
  SSD1306_Fill(SSD1306_COLOR_BLACK);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f000 fb5b 	bl	80018a0 <SSD1306_Fill>
  SSD1306_UpdateScreen();
 80011ea:	f000 fb27 	bl	800183c <SSD1306_UpdateScreen>
#endif

  uint16_t numPack = 100;
 80011ee:	2364      	movs	r3, #100	@ 0x64
 80011f0:	80fb      	strh	r3, [r7, #6]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011f2:	bf00      	nop
 80011f4:	e7fd      	b.n	80011f2 <main+0xf6>
 80011f6:	bf00      	nop
 80011f8:	40011000 	.word	0x40011000
 80011fc:	20000384 	.word	0x20000384
 8001200:	20000210 	.word	0x20000210
 8001204:	200002f4 	.word	0x200002f4
 8001208:	08007678 	.word	0x08007678
 800120c:	2000027c 	.word	0x2000027c
 8001210:	20000000 	.word	0x20000000

08001214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b090      	sub	sp, #64	@ 0x40
 8001218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121a:	f107 0318 	add.w	r3, r7, #24
 800121e:	2228      	movs	r2, #40	@ 0x28
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f004 f943 	bl	80054ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
 8001234:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001236:	2301      	movs	r3, #1
 8001238:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800123a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800123e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001244:	2301      	movs	r3, #1
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001248:	2302      	movs	r3, #2
 800124a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800124c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001250:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001252:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001256:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001258:	f107 0318 	add.w	r3, r7, #24
 800125c:	4618      	mov	r0, r3
 800125e:	f002 f91b 	bl	8003498 <HAL_RCC_OscConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001268:	f000 fa1e 	bl	80016a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126c:	230f      	movs	r3, #15
 800126e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001270:	2302      	movs	r3, #2
 8001272:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800127c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800127e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001282:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2102      	movs	r1, #2
 8001288:	4618      	mov	r0, r3
 800128a:	f002 fb87 	bl	800399c <HAL_RCC_ClockConfig>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001294:	f000 fa08 	bl	80016a8 <Error_Handler>
  }
}
 8001298:	bf00      	nop
 800129a:	3740      	adds	r7, #64	@ 0x40
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012a6:	4a13      	ldr	r2, [pc, #76]	@ (80012f4 <MX_I2C1_Init+0x54>)
 80012a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012aa:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012ac:	4a12      	ldr	r2, [pc, #72]	@ (80012f8 <MX_I2C1_Init+0x58>)
 80012ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c4:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ca:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d0:	4b07      	ldr	r3, [pc, #28]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012d8:	2200      	movs	r2, #0
 80012da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012dc:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <MX_I2C1_Init+0x50>)
 80012de:	f001 fb11 	bl	8002904 <HAL_I2C_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012e8:	f000 f9de 	bl	80016a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200002a0 	.word	0x200002a0
 80012f4:	40005400 	.word	0x40005400
 80012f8:	000186a0 	.word	0x000186a0

080012fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001300:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001302:	4a12      	ldr	r2, [pc, #72]	@ (800134c <MX_USART1_UART_Init+0x50>)
 8001304:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001306:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001308:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800130c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001322:	220c      	movs	r2, #12
 8001324:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001334:	f002 fcc0 	bl	8003cb8 <HAL_UART_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800133e:	f000 f9b3 	bl	80016a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200002f4 	.word	0x200002f4
 800134c:	40013800 	.word	0x40013800

08001350 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	@ (80013a0 <MX_USART3_UART_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 800135c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001360:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <MX_USART3_UART_Init+0x4c>)
 8001388:	f002 fc96 	bl	8003cb8 <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001392:	f000 f989 	bl	80016a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000033c 	.word	0x2000033c
 80013a0:	40004800 	.word	0x40004800

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0310 	add.w	r3, r7, #16
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b8:	4b57      	ldr	r3, [pc, #348]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a56      	ldr	r2, [pc, #344]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013be:	f043 0310 	orr.w	r3, r3, #16
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f003 0310 	and.w	r3, r3, #16
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d0:	4b51      	ldr	r3, [pc, #324]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a50      	ldr	r2, [pc, #320]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013d6:	f043 0320 	orr.w	r3, r3, #32
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b4e      	ldr	r3, [pc, #312]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f003 0320 	and.w	r3, r3, #32
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a4a      	ldr	r2, [pc, #296]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b48      	ldr	r3, [pc, #288]	@ (8001518 <MX_GPIO_Init+0x174>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	4b45      	ldr	r3, [pc, #276]	@ (8001518 <MX_GPIO_Init+0x174>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	4a44      	ldr	r2, [pc, #272]	@ (8001518 <MX_GPIO_Init+0x174>)
 8001406:	f043 0308 	orr.w	r3, r3, #8
 800140a:	6193      	str	r3, [r2, #24]
 800140c:	4b42      	ldr	r3, [pc, #264]	@ (8001518 <MX_GPIO_Init+0x174>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	f003 0308 	and.w	r3, r3, #8
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800141e:	483f      	ldr	r0, [pc, #252]	@ (800151c <MX_GPIO_Init+0x178>)
 8001420:	f001 fa26 	bl	8002870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|E220_M1_Pin, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800142a:	483d      	ldr	r0, [pc, #244]	@ (8001520 <MX_GPIO_Init+0x17c>)
 800142c:	f001 fa20 	bl	8002870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|E220_M0_Pin, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f248 0101 	movw	r1, #32769	@ 0x8001
 8001436:	483b      	ldr	r0, [pc, #236]	@ (8001524 <MX_GPIO_Init+0x180>)
 8001438:	f001 fa1a 	bl	8002870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800143c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001442:	2301      	movs	r3, #1
 8001444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2302      	movs	r3, #2
 800144c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	4831      	ldr	r0, [pc, #196]	@ (800151c <MX_GPIO_Init+0x178>)
 8001456:	f001 f887 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800145a:	2310      	movs	r3, #16
 800145c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2302      	movs	r3, #2
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	482b      	ldr	r0, [pc, #172]	@ (8001520 <MX_GPIO_Init+0x17c>)
 8001472:	f001 f879 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001476:	2301      	movs	r3, #1
 8001478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147a:	2301      	movs	r3, #1
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001482:	2302      	movs	r3, #2
 8001484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001486:	f107 0310 	add.w	r3, r7, #16
 800148a:	4619      	mov	r1, r3
 800148c:	4825      	ldr	r0, [pc, #148]	@ (8001524 <MX_GPIO_Init+0x180>)
 800148e:	f001 f86b 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001492:	2302      	movs	r3, #2
 8001494:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800149a:	2301      	movs	r3, #1
 800149c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149e:	f107 0310 	add.w	r3, r7, #16
 80014a2:	4619      	mov	r1, r3
 80014a4:	481f      	ldr	r0, [pc, #124]	@ (8001524 <MX_GPIO_Init+0x180>)
 80014a6:	f001 f85f 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : E220_M0_Pin */
  GPIO_InitStruct.Pin = E220_M0_Pin;
 80014aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(E220_M0_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	4818      	ldr	r0, [pc, #96]	@ (8001524 <MX_GPIO_Init+0x180>)
 80014c4:	f001 f850 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : E220_M1_Pin */
  GPIO_InitStruct.Pin = E220_M1_Pin;
 80014c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014d2:	2302      	movs	r3, #2
 80014d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2302      	movs	r3, #2
 80014d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(E220_M1_GPIO_Port, &GPIO_InitStruct);
 80014da:	f107 0310 	add.w	r3, r7, #16
 80014de:	4619      	mov	r1, r3
 80014e0:	480f      	ldr	r0, [pc, #60]	@ (8001520 <MX_GPIO_Init+0x17c>)
 80014e2:	f001 f841 	bl	8002568 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_GPIO_Init+0x184>)
 80014ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f0:	2301      	movs	r3, #1
 80014f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0310 	add.w	r3, r7, #16
 80014f8:	4619      	mov	r1, r3
 80014fa:	480a      	ldr	r0, [pc, #40]	@ (8001524 <MX_GPIO_Init+0x180>)
 80014fc:	f001 f834 	bl	8002568 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001500:	2200      	movs	r2, #0
 8001502:	2100      	movs	r1, #0
 8001504:	2017      	movs	r0, #23
 8001506:	f000 ff46 	bl	8002396 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800150a:	2017      	movs	r0, #23
 800150c:	f000 ff5f 	bl	80023ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	40011000 	.word	0x40011000
 8001520:	40010800 	.word	0x40010800
 8001524:	40010c00 	.word	0x40010c00
 8001528:	10210000 	.word	0x10210000

0800152c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	if(huart == &huart1) // Radio kanalidan ma'lumot kelsa
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4a39      	ldr	r2, [pc, #228]	@ (800161c <HAL_UART_RxCpltCallback+0xf0>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d165      	bne.n	8001608 <HAL_UART_RxCpltCallback+0xdc>
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800153c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001540:	4837      	ldr	r0, [pc, #220]	@ (8001620 <HAL_UART_RxCpltCallback+0xf4>)
 8001542:	f001 f9ad 	bl	80028a0 <HAL_GPIO_TogglePin>
        // Start baytini tekshirish
        if (rx_byte == E220_START_BYTE)
 8001546:	4b37      	ldr	r3, [pc, #220]	@ (8001624 <HAL_UART_RxCpltCallback+0xf8>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2baa      	cmp	r3, #170	@ 0xaa
 800154c:	d106      	bne.n	800155c <HAL_UART_RxCpltCallback+0x30>
        {
            flag_start_recv = true; // Qabul qilishni boshlash uchun flagni yoqamiz
 800154e:	4b36      	ldr	r3, [pc, #216]	@ (8001628 <HAL_UART_RxCpltCallback+0xfc>)
 8001550:	2201      	movs	r2, #1
 8001552:	701a      	strb	r2, [r3, #0]
            counterBuffer = 0; // Bufer hisoblagichini 0 ga sozlaymiz
 8001554:	4b35      	ldr	r3, [pc, #212]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 8001556:	2200      	movs	r2, #0
 8001558:	801a      	strh	r2, [r3, #0]
 800155a:	e055      	b.n	8001608 <HAL_UART_RxCpltCallback+0xdc>
        }
        else if (flag_start_recv) // Agar qabul qilish boshlangan bo'lsa
 800155c:	4b32      	ldr	r3, [pc, #200]	@ (8001628 <HAL_UART_RxCpltCallback+0xfc>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d051      	beq.n	8001608 <HAL_UART_RxCpltCallback+0xdc>
        {
            // Stop baytini tekshirish
            if (rx_byte == E220_STOP_BYTE)
 8001564:	4b2f      	ldr	r3, [pc, #188]	@ (8001624 <HAL_UART_RxCpltCallback+0xf8>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2bbb      	cmp	r3, #187	@ 0xbb
 800156a:	d13e      	bne.n	80015ea <HAL_UART_RxCpltCallback+0xbe>
            {
                flag_start_recv = false; // Qabul qilishni to'xtatish uchun flagni o'chiramiz
 800156c:	4b2e      	ldr	r3, [pc, #184]	@ (8001628 <HAL_UART_RxCpltCallback+0xfc>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
                LED_OFF;
 8001572:	2201      	movs	r2, #1
 8001574:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001578:	4829      	ldr	r0, [pc, #164]	@ (8001620 <HAL_UART_RxCpltCallback+0xf4>)
 800157a:	f001 f979 	bl	8002870 <HAL_GPIO_WritePin>

                // Ekranni tozalash
                SSD1306_Fill(SSD1306_COLOR_BLACK);
 800157e:	2000      	movs	r0, #0
 8001580:	f000 f98e 	bl	80018a0 <SSD1306_Fill>

                // Buferni to'xtatish baytidan oldingi holatga keltirish
                recvBuffer[counterBuffer] = '\0';
 8001584:	4b29      	ldr	r3, [pc, #164]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b29      	ldr	r3, [pc, #164]	@ (8001630 <HAL_UART_RxCpltCallback+0x104>)
 800158c:	2100      	movs	r1, #0
 800158e:	5499      	strb	r1, [r3, r2]

                // Ekranga matnni chiqarish
				SSD1306_GotoXY(0, 0);
 8001590:	2100      	movs	r1, #0
 8001592:	2000      	movs	r0, #0
 8001594:	f000 fa0a 	bl	80019ac <SSD1306_GotoXY>
				SSD1306_Puts("Received:", &Font_7x10, SSD1306_COLOR_WHITE);
 8001598:	2201      	movs	r2, #1
 800159a:	4926      	ldr	r1, [pc, #152]	@ (8001634 <HAL_UART_RxCpltCallback+0x108>)
 800159c:	4826      	ldr	r0, [pc, #152]	@ (8001638 <HAL_UART_RxCpltCallback+0x10c>)
 800159e:	f000 fa99 	bl	8001ad4 <SSD1306_Puts>
				SSD1306_GotoXY(0, 15);
 80015a2:	210f      	movs	r1, #15
 80015a4:	2000      	movs	r0, #0
 80015a6:	f000 fa01 	bl	80019ac <SSD1306_GotoXY>
				SSD1306_Puts((char*)recvBuffer, &Font_7x10, SSD1306_COLOR_WHITE);
 80015aa:	2201      	movs	r2, #1
 80015ac:	4921      	ldr	r1, [pc, #132]	@ (8001634 <HAL_UART_RxCpltCallback+0x108>)
 80015ae:	4820      	ldr	r0, [pc, #128]	@ (8001630 <HAL_UART_RxCpltCallback+0x104>)
 80015b0:	f000 fa90 	bl	8001ad4 <SSD1306_Puts>
				SSD1306_UpdateScreen();
 80015b4:	f000 f942 	bl	800183c <SSD1306_UpdateScreen>

				// Qayta ishlashdan so'ng buferni tozalash
				memset(recvBuffer, 0, counterBuffer);
 80015b8:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	461a      	mov	r2, r3
 80015be:	2100      	movs	r1, #0
 80015c0:	481b      	ldr	r0, [pc, #108]	@ (8001630 <HAL_UART_RxCpltCallback+0x104>)
 80015c2:	f003 ff74 	bl	80054ae <memset>
				counterBuffer = 0; // Hisoblagichni nolga qaytarish
 80015c6:	4b19      	ldr	r3, [pc, #100]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	801a      	strh	r2, [r3, #0]
                // Misol uchun, uni UART3 orqali kompyuterga yuborish
                HAL_UART_Transmit(&huart3, recvBuffer, counterBuffer, 100);
 80015cc:	4b17      	ldr	r3, [pc, #92]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015ce:	881a      	ldrh	r2, [r3, #0]
 80015d0:	2364      	movs	r3, #100	@ 0x64
 80015d2:	4917      	ldr	r1, [pc, #92]	@ (8001630 <HAL_UART_RxCpltCallback+0x104>)
 80015d4:	4819      	ldr	r0, [pc, #100]	@ (800163c <HAL_UART_RxCpltCallback+0x110>)
 80015d6:	f002 fbbf 	bl	8003d58 <HAL_UART_Transmit>

                // Qayta ishlashdan so'ng buferni tozalash
                memset(recvBuffer, 0, counterBuffer);
 80015da:	4b14      	ldr	r3, [pc, #80]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	2100      	movs	r1, #0
 80015e2:	4813      	ldr	r0, [pc, #76]	@ (8001630 <HAL_UART_RxCpltCallback+0x104>)
 80015e4:	f003 ff63 	bl	80054ae <memset>
 80015e8:	e00e      	b.n	8001608 <HAL_UART_RxCpltCallback+0xdc>
            }
            else // Agar start va stop bayti bo'lmasa, ma'lumotni buferga yozish
            {
            	if (counterBuffer < sizeof(recvBuffer) - 1)
 80015ea:	4b10      	ldr	r3, [pc, #64]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	2b62      	cmp	r3, #98	@ 0x62
 80015f0:	d80a      	bhi.n	8001608 <HAL_UART_RxCpltCallback+0xdc>
				{
					recvBuffer[counterBuffer++] = rx_byte;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	1c5a      	adds	r2, r3, #1
 80015f8:	b291      	uxth	r1, r2
 80015fa:	4a0c      	ldr	r2, [pc, #48]	@ (800162c <HAL_UART_RxCpltCallback+0x100>)
 80015fc:	8011      	strh	r1, [r2, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_UART_RxCpltCallback+0xf8>)
 8001602:	7819      	ldrb	r1, [r3, #0]
 8001604:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <HAL_UART_RxCpltCallback+0x104>)
 8001606:	5499      	strb	r1, [r3, r2]
	{
        // Bu yerda o'zingizning funksionalligingiz bo'lishi mumkin
	}

    // Keyingi baytni qabul qilishni kutish
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001608:	2201      	movs	r2, #1
 800160a:	4906      	ldr	r1, [pc, #24]	@ (8001624 <HAL_UART_RxCpltCallback+0xf8>)
 800160c:	4803      	ldr	r0, [pc, #12]	@ (800161c <HAL_UART_RxCpltCallback+0xf0>)
 800160e:	f002 fc26 	bl	8003e5e <HAL_UART_Receive_IT>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002f4 	.word	0x200002f4
 8001620:	40011000 	.word	0x40011000
 8001624:	20000210 	.word	0x20000210
 8001628:	2000020d 	.word	0x2000020d
 800162c:	2000020e 	.word	0x2000020e
 8001630:	20000214 	.word	0x20000214
 8001634:	20000000 	.word	0x20000000
 8001638:	08007684 	.word	0x08007684
 800163c:	2000033c 	.word	0x2000033c

08001640 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	UART_ERROR = HAL_UART_GetError(&huart1);
 8001648:	4809      	ldr	r0, [pc, #36]	@ (8001670 <HAL_UART_ErrorCallback+0x30>)
 800164a:	f002 fed3 	bl	80043f4 <HAL_UART_GetError>
 800164e:	4603      	mov	r3, r0
 8001650:	4a08      	ldr	r2, [pc, #32]	@ (8001674 <HAL_UART_ErrorCallback+0x34>)
 8001652:	6013      	str	r3, [r2, #0]
	if(UART_ERROR == HAL_UART_ERROR_ORE)	// Ошибка переполнения
 8001654:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <HAL_UART_ErrorCallback+0x34>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b08      	cmp	r3, #8
 800165a:	d104      	bne.n	8001666 <HAL_UART_ErrorCallback+0x26>
	{
		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800165c:	2201      	movs	r2, #1
 800165e:	4906      	ldr	r1, [pc, #24]	@ (8001678 <HAL_UART_ErrorCallback+0x38>)
 8001660:	4803      	ldr	r0, [pc, #12]	@ (8001670 <HAL_UART_ErrorCallback+0x30>)
 8001662:	f002 fbfc 	bl	8003e5e <HAL_UART_Receive_IT>
	}
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200002f4 	.word	0x200002f4
 8001674:	2000029c 	.word	0x2000029c
 8001678:	20000210 	.word	0x20000210

0800167c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_1)
 8001686:	88fb      	ldrh	r3, [r7, #6]
 8001688:	2b02      	cmp	r3, #2
 800168a:	d006      	beq.n	800169a <HAL_GPIO_EXTI_Callback+0x1e>
	{

	}
	else if(GPIO_Pin == GPIO_PIN_9)
 800168c:	88fb      	ldrh	r3, [r7, #6]
 800168e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001692:	d102      	bne.n	800169a <HAL_GPIO_EXTI_Callback+0x1e>
	{
		AUX_Flag = true;
 8001694:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <HAL_GPIO_EXTI_Callback+0x28>)
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
	}
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	20000278 	.word	0x20000278

080016a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016ac:	b672      	cpsid	i
}
 80016ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <Error_Handler+0x8>

080016b4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80016ba:	f000 fa31 	bl	8001b20 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80016be:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80016c2:	2201      	movs	r2, #1
 80016c4:	2178      	movs	r1, #120	@ 0x78
 80016c6:	485b      	ldr	r0, [pc, #364]	@ (8001834 <SSD1306_Init+0x180>)
 80016c8:	f001 fb5e 	bl	8002d88 <HAL_I2C_IsDeviceReady>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e0a9      	b.n	800182a <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80016d6:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80016da:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016dc:	e002      	b.n	80016e4 <SSD1306_Init+0x30>
		p--;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3b01      	subs	r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1f9      	bne.n	80016de <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80016ea:	22ae      	movs	r2, #174	@ 0xae
 80016ec:	2100      	movs	r1, #0
 80016ee:	2078      	movs	r0, #120	@ 0x78
 80016f0:	f000 fa90 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80016f4:	2220      	movs	r2, #32
 80016f6:	2100      	movs	r1, #0
 80016f8:	2078      	movs	r0, #120	@ 0x78
 80016fa:	f000 fa8b 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80016fe:	2210      	movs	r2, #16
 8001700:	2100      	movs	r1, #0
 8001702:	2078      	movs	r0, #120	@ 0x78
 8001704:	f000 fa86 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001708:	22b0      	movs	r2, #176	@ 0xb0
 800170a:	2100      	movs	r1, #0
 800170c:	2078      	movs	r0, #120	@ 0x78
 800170e:	f000 fa81 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001712:	22c8      	movs	r2, #200	@ 0xc8
 8001714:	2100      	movs	r1, #0
 8001716:	2078      	movs	r0, #120	@ 0x78
 8001718:	f000 fa7c 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00); //---set low column address
 800171c:	2200      	movs	r2, #0
 800171e:	2100      	movs	r1, #0
 8001720:	2078      	movs	r0, #120	@ 0x78
 8001722:	f000 fa77 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001726:	2210      	movs	r2, #16
 8001728:	2100      	movs	r1, #0
 800172a:	2078      	movs	r0, #120	@ 0x78
 800172c:	f000 fa72 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001730:	2240      	movs	r2, #64	@ 0x40
 8001732:	2100      	movs	r1, #0
 8001734:	2078      	movs	r0, #120	@ 0x78
 8001736:	f000 fa6d 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800173a:	2281      	movs	r2, #129	@ 0x81
 800173c:	2100      	movs	r1, #0
 800173e:	2078      	movs	r0, #120	@ 0x78
 8001740:	f000 fa68 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xFF);
 8001744:	22ff      	movs	r2, #255	@ 0xff
 8001746:	2100      	movs	r1, #0
 8001748:	2078      	movs	r0, #120	@ 0x78
 800174a:	f000 fa63 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800174e:	22a1      	movs	r2, #161	@ 0xa1
 8001750:	2100      	movs	r1, #0
 8001752:	2078      	movs	r0, #120	@ 0x78
 8001754:	f000 fa5e 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001758:	22a6      	movs	r2, #166	@ 0xa6
 800175a:	2100      	movs	r1, #0
 800175c:	2078      	movs	r0, #120	@ 0x78
 800175e:	f000 fa59 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001762:	22a8      	movs	r2, #168	@ 0xa8
 8001764:	2100      	movs	r1, #0
 8001766:	2078      	movs	r0, #120	@ 0x78
 8001768:	f000 fa54 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x1F); //
 800176c:	221f      	movs	r2, #31
 800176e:	2100      	movs	r1, #0
 8001770:	2078      	movs	r0, #120	@ 0x78
 8001772:	f000 fa4f 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001776:	22a4      	movs	r2, #164	@ 0xa4
 8001778:	2100      	movs	r1, #0
 800177a:	2078      	movs	r0, #120	@ 0x78
 800177c:	f000 fa4a 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001780:	22d3      	movs	r2, #211	@ 0xd3
 8001782:	2100      	movs	r1, #0
 8001784:	2078      	movs	r0, #120	@ 0x78
 8001786:	f000 fa45 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00); //-not offset
 800178a:	2200      	movs	r2, #0
 800178c:	2100      	movs	r1, #0
 800178e:	2078      	movs	r0, #120	@ 0x78
 8001790:	f000 fa40 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001794:	22d5      	movs	r2, #213	@ 0xd5
 8001796:	2100      	movs	r1, #0
 8001798:	2078      	movs	r0, #120	@ 0x78
 800179a:	f000 fa3b 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800179e:	22f0      	movs	r2, #240	@ 0xf0
 80017a0:	2100      	movs	r1, #0
 80017a2:	2078      	movs	r0, #120	@ 0x78
 80017a4:	f000 fa36 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80017a8:	22d9      	movs	r2, #217	@ 0xd9
 80017aa:	2100      	movs	r1, #0
 80017ac:	2078      	movs	r0, #120	@ 0x78
 80017ae:	f000 fa31 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x22); //
 80017b2:	2222      	movs	r2, #34	@ 0x22
 80017b4:	2100      	movs	r1, #0
 80017b6:	2078      	movs	r0, #120	@ 0x78
 80017b8:	f000 fa2c 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80017bc:	22da      	movs	r2, #218	@ 0xda
 80017be:	2100      	movs	r1, #0
 80017c0:	2078      	movs	r0, #120	@ 0x78
 80017c2:	f000 fa27 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x02);
 80017c6:	2202      	movs	r2, #2
 80017c8:	2100      	movs	r1, #0
 80017ca:	2078      	movs	r0, #120	@ 0x78
 80017cc:	f000 fa22 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80017d0:	22db      	movs	r2, #219	@ 0xdb
 80017d2:	2100      	movs	r1, #0
 80017d4:	2078      	movs	r0, #120	@ 0x78
 80017d6:	f000 fa1d 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80017da:	2220      	movs	r2, #32
 80017dc:	2100      	movs	r1, #0
 80017de:	2078      	movs	r0, #120	@ 0x78
 80017e0:	f000 fa18 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80017e4:	228d      	movs	r2, #141	@ 0x8d
 80017e6:	2100      	movs	r1, #0
 80017e8:	2078      	movs	r0, #120	@ 0x78
 80017ea:	f000 fa13 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x14); //
 80017ee:	2214      	movs	r2, #20
 80017f0:	2100      	movs	r1, #0
 80017f2:	2078      	movs	r0, #120	@ 0x78
 80017f4:	f000 fa0e 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80017f8:	22af      	movs	r2, #175	@ 0xaf
 80017fa:	2100      	movs	r1, #0
 80017fc:	2078      	movs	r0, #120	@ 0x78
 80017fe:	f000 fa09 	bl	8001c14 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001802:	222e      	movs	r2, #46	@ 0x2e
 8001804:	2100      	movs	r1, #0
 8001806:	2078      	movs	r0, #120	@ 0x78
 8001808:	f000 fa04 	bl	8001c14 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800180c:	2000      	movs	r0, #0
 800180e:	f000 f847 	bl	80018a0 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001812:	f000 f813 	bl	800183c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001816:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <SSD1306_Init+0x184>)
 8001818:	2200      	movs	r2, #0
 800181a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800181c:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <SSD1306_Init+0x184>)
 800181e:	2200      	movs	r2, #0
 8001820:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001822:	4b05      	ldr	r3, [pc, #20]	@ (8001838 <SSD1306_Init+0x184>)
 8001824:	2201      	movs	r2, #1
 8001826:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001828:	2301      	movs	r3, #1
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200002a0 	.word	0x200002a0
 8001838:	20000534 	.word	0x20000534

0800183c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001842:	2300      	movs	r3, #0
 8001844:	71fb      	strb	r3, [r7, #7]
 8001846:	e021      	b.n	800188c <SSD1306_UpdateScreen+0x50>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	3b50      	subs	r3, #80	@ 0x50
 800184c:	b2db      	uxtb	r3, r3
 800184e:	461a      	mov	r2, r3
 8001850:	2100      	movs	r1, #0
 8001852:	2078      	movs	r0, #120	@ 0x78
 8001854:	f000 f9de 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001858:	2200      	movs	r2, #0
 800185a:	2100      	movs	r1, #0
 800185c:	2078      	movs	r0, #120	@ 0x78
 800185e:	f000 f9d9 	bl	8001c14 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001862:	2210      	movs	r2, #16
 8001864:	2100      	movs	r1, #0
 8001866:	2078      	movs	r0, #120	@ 0x78
 8001868:	f000 f9d4 	bl	8001c14 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800186c:	79fa      	ldrb	r2, [r7, #7]
 800186e:	4613      	mov	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	1a9b      	subs	r3, r3, r2
 8001874:	011a      	lsls	r2, r3, #4
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	4a08      	ldr	r2, [pc, #32]	@ (800189c <SSD1306_UpdateScreen+0x60>)
 800187a:	441a      	add	r2, r3
 800187c:	2369      	movs	r3, #105	@ 0x69
 800187e:	2140      	movs	r1, #64	@ 0x40
 8001880:	2078      	movs	r0, #120	@ 0x78
 8001882:	f000 f961 	bl	8001b48 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	3301      	adds	r3, #1
 800188a:	71fb      	strb	r3, [r7, #7]
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	2b07      	cmp	r3, #7
 8001890:	d9da      	bls.n	8001848 <SSD1306_UpdateScreen+0xc>
	}
}
 8001892:	bf00      	nop
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	20000390 	.word	0x20000390

080018a0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <SSD1306_Fill+0x14>
 80018b0:	2300      	movs	r3, #0
 80018b2:	e000      	b.n	80018b6 <SSD1306_Fill+0x16>
 80018b4:	23ff      	movs	r3, #255	@ 0xff
 80018b6:	f44f 72d2 	mov.w	r2, #420	@ 0x1a4
 80018ba:	4619      	mov	r1, r3
 80018bc:	4803      	ldr	r0, [pc, #12]	@ (80018cc <SSD1306_Fill+0x2c>)
 80018be:	f003 fdf6 	bl	80054ae <memset>
}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000390 	.word	0x20000390

080018d0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80018d0:	b490      	push	{r4, r7}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	80fb      	strh	r3, [r7, #6]
 80018da:	460b      	mov	r3, r1
 80018dc:	80bb      	strh	r3, [r7, #4]
 80018de:	4613      	mov	r3, r2
 80018e0:	70fb      	strb	r3, [r7, #3]
	if (
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	2b68      	cmp	r3, #104	@ 0x68
 80018e6:	d858      	bhi.n	800199a <SSD1306_DrawPixel+0xca>
		x >= SSD1306_WIDTH ||
 80018e8:	88bb      	ldrh	r3, [r7, #4]
 80018ea:	2b1f      	cmp	r3, #31
 80018ec:	d855      	bhi.n	800199a <SSD1306_DrawPixel+0xca>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80018ee:	4b2d      	ldr	r3, [pc, #180]	@ (80019a4 <SSD1306_DrawPixel+0xd4>)
 80018f0:	791b      	ldrb	r3, [r3, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d006      	beq.n	8001904 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80018f6:	78fb      	ldrb	r3, [r7, #3]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	bf0c      	ite	eq
 80018fc:	2301      	moveq	r3, #1
 80018fe:	2300      	movne	r3, #0
 8001900:	b2db      	uxtb	r3, r3
 8001902:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001904:	78fb      	ldrb	r3, [r7, #3]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d122      	bne.n	8001950 <SSD1306_DrawPixel+0x80>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800190a:	88fa      	ldrh	r2, [r7, #6]
 800190c:	88bb      	ldrh	r3, [r7, #4]
 800190e:	08db      	lsrs	r3, r3, #3
 8001910:	b298      	uxth	r0, r3
 8001912:	4601      	mov	r1, r0
 8001914:	460b      	mov	r3, r1
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	1a5b      	subs	r3, r3, r1
 800191a:	0119      	lsls	r1, r3, #4
 800191c:	1acb      	subs	r3, r1, r3
 800191e:	4413      	add	r3, r2
 8001920:	4a21      	ldr	r2, [pc, #132]	@ (80019a8 <SSD1306_DrawPixel+0xd8>)
 8001922:	5cd3      	ldrb	r3, [r2, r3]
 8001924:	b25a      	sxtb	r2, r3
 8001926:	88bb      	ldrh	r3, [r7, #4]
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	2101      	movs	r1, #1
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	b25b      	sxtb	r3, r3
 8001934:	4313      	orrs	r3, r2
 8001936:	b25c      	sxtb	r4, r3
 8001938:	88fa      	ldrh	r2, [r7, #6]
 800193a:	4601      	mov	r1, r0
 800193c:	460b      	mov	r3, r1
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	1a5b      	subs	r3, r3, r1
 8001942:	0119      	lsls	r1, r3, #4
 8001944:	1acb      	subs	r3, r1, r3
 8001946:	4413      	add	r3, r2
 8001948:	b2e1      	uxtb	r1, r4
 800194a:	4a17      	ldr	r2, [pc, #92]	@ (80019a8 <SSD1306_DrawPixel+0xd8>)
 800194c:	54d1      	strb	r1, [r2, r3]
 800194e:	e025      	b.n	800199c <SSD1306_DrawPixel+0xcc>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001950:	88fa      	ldrh	r2, [r7, #6]
 8001952:	88bb      	ldrh	r3, [r7, #4]
 8001954:	08db      	lsrs	r3, r3, #3
 8001956:	b298      	uxth	r0, r3
 8001958:	4601      	mov	r1, r0
 800195a:	460b      	mov	r3, r1
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	1a5b      	subs	r3, r3, r1
 8001960:	0119      	lsls	r1, r3, #4
 8001962:	1acb      	subs	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <SSD1306_DrawPixel+0xd8>)
 8001968:	5cd3      	ldrb	r3, [r2, r3]
 800196a:	b25a      	sxtb	r2, r3
 800196c:	88bb      	ldrh	r3, [r7, #4]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	2101      	movs	r1, #1
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	b25b      	sxtb	r3, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	b25b      	sxtb	r3, r3
 800197e:	4013      	ands	r3, r2
 8001980:	b25c      	sxtb	r4, r3
 8001982:	88fa      	ldrh	r2, [r7, #6]
 8001984:	4601      	mov	r1, r0
 8001986:	460b      	mov	r3, r1
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	1a5b      	subs	r3, r3, r1
 800198c:	0119      	lsls	r1, r3, #4
 800198e:	1acb      	subs	r3, r1, r3
 8001990:	4413      	add	r3, r2
 8001992:	b2e1      	uxtb	r1, r4
 8001994:	4a04      	ldr	r2, [pc, #16]	@ (80019a8 <SSD1306_DrawPixel+0xd8>)
 8001996:	54d1      	strb	r1, [r2, r3]
 8001998:	e000      	b.n	800199c <SSD1306_DrawPixel+0xcc>
		return;
 800199a:	bf00      	nop
	}
}
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc90      	pop	{r4, r7}
 80019a2:	4770      	bx	lr
 80019a4:	20000534 	.word	0x20000534
 80019a8:	20000390 	.word	0x20000390

080019ac <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	460a      	mov	r2, r1
 80019b6:	80fb      	strh	r3, [r7, #6]
 80019b8:	4613      	mov	r3, r2
 80019ba:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80019bc:	4a05      	ldr	r2, [pc, #20]	@ (80019d4 <SSD1306_GotoXY+0x28>)
 80019be:	88fb      	ldrh	r3, [r7, #6]
 80019c0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80019c2:	4a04      	ldr	r2, [pc, #16]	@ (80019d4 <SSD1306_GotoXY+0x28>)
 80019c4:	88bb      	ldrh	r3, [r7, #4]
 80019c6:	8053      	strh	r3, [r2, #2]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000534 	.word	0x20000534

080019d8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	6039      	str	r1, [r7, #0]
 80019e2:	71fb      	strb	r3, [r7, #7]
 80019e4:	4613      	mov	r3, r2
 80019e6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80019e8:	4b39      	ldr	r3, [pc, #228]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	461a      	mov	r2, r3
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	4413      	add	r3, r2
	if (
 80019f4:	2b68      	cmp	r3, #104	@ 0x68
 80019f6:	dc07      	bgt.n	8001a08 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80019f8:	4b35      	ldr	r3, [pc, #212]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 80019fa:	885b      	ldrh	r3, [r3, #2]
 80019fc:	461a      	mov	r2, r3
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	785b      	ldrb	r3, [r3, #1]
 8001a02:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001a04:	2b1f      	cmp	r3, #31
 8001a06:	dd01      	ble.n	8001a0c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	e05d      	b.n	8001ac8 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
 8001a10:	e04b      	b.n	8001aaa <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	3b20      	subs	r3, #32
 8001a1a:	6839      	ldr	r1, [r7, #0]
 8001a1c:	7849      	ldrb	r1, [r1, #1]
 8001a1e:	fb01 f303 	mul.w	r3, r1, r3
 8001a22:	4619      	mov	r1, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	440b      	add	r3, r1
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4413      	add	r3, r2
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001a30:	2300      	movs	r3, #0
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	e030      	b.n	8001a98 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d010      	beq.n	8001a68 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001a46:	4b22      	ldr	r3, [pc, #136]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 8001a48:	881a      	ldrh	r2, [r3, #0]
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	4413      	add	r3, r2
 8001a50:	b298      	uxth	r0, r3
 8001a52:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 8001a54:	885a      	ldrh	r2, [r3, #2]
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	4413      	add	r3, r2
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	79ba      	ldrb	r2, [r7, #6]
 8001a60:	4619      	mov	r1, r3
 8001a62:	f7ff ff35 	bl	80018d0 <SSD1306_DrawPixel>
 8001a66:	e014      	b.n	8001a92 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001a68:	4b19      	ldr	r3, [pc, #100]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 8001a6a:	881a      	ldrh	r2, [r3, #0]
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	4413      	add	r3, r2
 8001a72:	b298      	uxth	r0, r3
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 8001a76:	885a      	ldrh	r2, [r3, #2]
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	b299      	uxth	r1, r3
 8001a80:	79bb      	ldrb	r3, [r7, #6]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	bf0c      	ite	eq
 8001a86:	2301      	moveq	r3, #1
 8001a88:	2300      	movne	r3, #0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	f7ff ff1f 	bl	80018d0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	3301      	adds	r3, #1
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d3c8      	bcc.n	8001a36 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	785b      	ldrb	r3, [r3, #1]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d3ad      	bcc.n	8001a12 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001ab6:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	7812      	ldrb	r2, [r2, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	4b03      	ldr	r3, [pc, #12]	@ (8001ad0 <SSD1306_Putc+0xf8>)
 8001ac4:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000534 	.word	0x20000534

08001ad4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001ae2:	e012      	b.n	8001b0a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	79fa      	ldrb	r2, [r7, #7]
 8001aea:	68b9      	ldr	r1, [r7, #8]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff73 	bl	80019d8 <SSD1306_Putc>
 8001af2:	4603      	mov	r3, r0
 8001af4:	461a      	mov	r2, r3
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d002      	beq.n	8001b04 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	e008      	b.n	8001b16 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	3301      	adds	r3, #1
 8001b08:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1e8      	bne.n	8001ae4 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	781b      	ldrb	r3, [r3, #0]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001b26:	4b07      	ldr	r3, [pc, #28]	@ (8001b44 <ssd1306_I2C_Init+0x24>)
 8001b28:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001b2a:	e002      	b.n	8001b32 <ssd1306_I2C_Init+0x12>
		p--;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1f9      	bne.n	8001b2c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001b38:	bf00      	nop
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	0003d090 	.word	0x0003d090

08001b48 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001b48:	b590      	push	{r4, r7, lr}
 8001b4a:	b0c7      	sub	sp, #284	@ 0x11c
 8001b4c:	af02      	add	r7, sp, #8
 8001b4e:	4604      	mov	r4, r0
 8001b50:	4608      	mov	r0, r1
 8001b52:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001b56:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001b5a:	600a      	str	r2, [r1, #0]
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b62:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001b66:	4622      	mov	r2, r4
 8001b68:	701a      	strb	r2, [r3, #0]
 8001b6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b6e:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001b72:	4602      	mov	r2, r0
 8001b74:	701a      	strb	r2, [r3, #0]
 8001b76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b7a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b7e:	460a      	mov	r2, r1
 8001b80:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001b82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001b86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b8a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001b8e:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001b92:	7812      	ldrb	r2, [r2, #0]
 8001b94:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001b96:	2300      	movs	r3, #0
 8001b98:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001b9c:	e015      	b.n	8001bca <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001b9e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ba2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001ba6:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001baa:	6812      	ldr	r2, [r2, #0]
 8001bac:	441a      	add	r2, r3
 8001bae:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	7811      	ldrb	r1, [r2, #0]
 8001bb6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001bba:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001bbe:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001bc0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001bca:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001bd4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001bd8:	8812      	ldrh	r2, [r2, #0]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d8df      	bhi.n	8001b9e <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001bde:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001be2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	b299      	uxth	r1, r3
 8001bea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001bee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	f107 020c 	add.w	r2, r7, #12
 8001bfc:	200a      	movs	r0, #10
 8001bfe:	9000      	str	r0, [sp, #0]
 8001c00:	4803      	ldr	r0, [pc, #12]	@ (8001c10 <ssd1306_I2C_WriteMulti+0xc8>)
 8001c02:	f000 ffc3 	bl	8002b8c <HAL_I2C_Master_Transmit>
}
 8001c06:	bf00      	nop
 8001c08:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd90      	pop	{r4, r7, pc}
 8001c10:	200002a0 	.word	0x200002a0

08001c14 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af02      	add	r7, sp, #8
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	71bb      	strb	r3, [r7, #6]
 8001c22:	4613      	mov	r3, r2
 8001c24:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001c26:	79bb      	ldrb	r3, [r7, #6]
 8001c28:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001c2a:	797b      	ldrb	r3, [r7, #5]
 8001c2c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	b299      	uxth	r1, r3
 8001c32:	f107 020c 	add.w	r2, r7, #12
 8001c36:	230a      	movs	r3, #10
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	4803      	ldr	r0, [pc, #12]	@ (8001c4c <ssd1306_I2C_Write+0x38>)
 8001c3e:	f000 ffa5 	bl	8002b8c <HAL_I2C_Master_Transmit>
}
 8001c42:	bf00      	nop
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200002a0 	.word	0x200002a0

08001c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c56:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <HAL_MspInit+0x5c>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	4a14      	ldr	r2, [pc, #80]	@ (8001cac <HAL_MspInit+0x5c>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6193      	str	r3, [r2, #24]
 8001c62:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <HAL_MspInit+0x5c>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cac <HAL_MspInit+0x5c>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	4a0e      	ldr	r2, [pc, #56]	@ (8001cac <HAL_MspInit+0x5c>)
 8001c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c78:	61d3      	str	r3, [r2, #28]
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <HAL_MspInit+0x5c>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c86:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb0 <HAL_MspInit+0x60>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	4a04      	ldr	r2, [pc, #16]	@ (8001cb0 <HAL_MspInit+0x60>)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	40010000 	.word	0x40010000

08001cb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0310 	add.w	r3, r7, #16
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a15      	ldr	r2, [pc, #84]	@ (8001d24 <HAL_I2C_MspInit+0x70>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d123      	bne.n	8001d1c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd4:	4b14      	ldr	r3, [pc, #80]	@ (8001d28 <HAL_I2C_MspInit+0x74>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a13      	ldr	r2, [pc, #76]	@ (8001d28 <HAL_I2C_MspInit+0x74>)
 8001cda:	f043 0308 	orr.w	r3, r3, #8
 8001cde:	6193      	str	r3, [r2, #24]
 8001ce0:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <HAL_I2C_MspInit+0x74>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cec:	23c0      	movs	r3, #192	@ 0xc0
 8001cee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cf0:	2312      	movs	r3, #18
 8001cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf8:	f107 0310 	add.w	r3, r7, #16
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480b      	ldr	r0, [pc, #44]	@ (8001d2c <HAL_I2C_MspInit+0x78>)
 8001d00:	f000 fc32 	bl	8002568 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d04:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <HAL_I2C_MspInit+0x74>)
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	4a07      	ldr	r2, [pc, #28]	@ (8001d28 <HAL_I2C_MspInit+0x74>)
 8001d0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d0e:	61d3      	str	r3, [r2, #28]
 8001d10:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <HAL_I2C_MspInit+0x74>)
 8001d12:	69db      	ldr	r3, [r3, #28]
 8001d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d1c:	bf00      	nop
 8001d1e:	3720      	adds	r7, #32
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40005400 	.word	0x40005400
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40010c00 	.word	0x40010c00

08001d30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08a      	sub	sp, #40	@ 0x28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d38:	f107 0318 	add.w	r3, r7, #24
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	605a      	str	r2, [r3, #4]
 8001d42:	609a      	str	r2, [r3, #8]
 8001d44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a40      	ldr	r2, [pc, #256]	@ (8001e4c <HAL_UART_MspInit+0x11c>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d13a      	bne.n	8001dc6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d50:	4b3f      	ldr	r3, [pc, #252]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	4a3e      	ldr	r2, [pc, #248]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001d56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d5a:	6193      	str	r3, [r2, #24]
 8001d5c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d64:	617b      	str	r3, [r7, #20]
 8001d66:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d68:	4b39      	ldr	r3, [pc, #228]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4a38      	ldr	r2, [pc, #224]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001d6e:	f043 0304 	orr.w	r3, r3, #4
 8001d72:	6193      	str	r3, [r2, #24]
 8001d74:	4b36      	ldr	r3, [pc, #216]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8e:	f107 0318 	add.w	r3, r7, #24
 8001d92:	4619      	mov	r1, r3
 8001d94:	482f      	ldr	r0, [pc, #188]	@ (8001e54 <HAL_UART_MspInit+0x124>)
 8001d96:	f000 fbe7 	bl	8002568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da8:	f107 0318 	add.w	r3, r7, #24
 8001dac:	4619      	mov	r1, r3
 8001dae:	4829      	ldr	r0, [pc, #164]	@ (8001e54 <HAL_UART_MspInit+0x124>)
 8001db0:	f000 fbda 	bl	8002568 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2100      	movs	r1, #0
 8001db8:	2025      	movs	r0, #37	@ 0x25
 8001dba:	f000 faec 	bl	8002396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001dbe:	2025      	movs	r0, #37	@ 0x25
 8001dc0:	f000 fb05 	bl	80023ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001dc4:	e03e      	b.n	8001e44 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a23      	ldr	r2, [pc, #140]	@ (8001e58 <HAL_UART_MspInit+0x128>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d139      	bne.n	8001e44 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001dd2:	69db      	ldr	r3, [r3, #28]
 8001dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001dd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dda:	61d3      	str	r3, [r2, #28]
 8001ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001de8:	4b19      	ldr	r3, [pc, #100]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a18      	ldr	r2, [pc, #96]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001dee:	f043 0308 	orr.w	r3, r3, #8
 8001df2:	6193      	str	r3, [r2, #24]
 8001df4:	4b16      	ldr	r3, [pc, #88]	@ (8001e50 <HAL_UART_MspInit+0x120>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f003 0308 	and.w	r3, r3, #8
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e06:	2302      	movs	r3, #2
 8001e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0e:	f107 0318 	add.w	r3, r7, #24
 8001e12:	4619      	mov	r1, r3
 8001e14:	4811      	ldr	r0, [pc, #68]	@ (8001e5c <HAL_UART_MspInit+0x12c>)
 8001e16:	f000 fba7 	bl	8002568 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001e1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e28:	f107 0318 	add.w	r3, r7, #24
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	480b      	ldr	r0, [pc, #44]	@ (8001e5c <HAL_UART_MspInit+0x12c>)
 8001e30:	f000 fb9a 	bl	8002568 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001e34:	2200      	movs	r2, #0
 8001e36:	2100      	movs	r1, #0
 8001e38:	2027      	movs	r0, #39	@ 0x27
 8001e3a:	f000 faac 	bl	8002396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e3e:	2027      	movs	r0, #39	@ 0x27
 8001e40:	f000 fac5 	bl	80023ce <HAL_NVIC_EnableIRQ>
}
 8001e44:	bf00      	nop
 8001e46:	3728      	adds	r7, #40	@ 0x28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40013800 	.word	0x40013800
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40010800 	.word	0x40010800
 8001e58:	40004800 	.word	0x40004800
 8001e5c:	40010c00 	.word	0x40010c00

08001e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <NMI_Handler+0x4>

08001e68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <HardFault_Handler+0x4>

08001e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <MemManage_Handler+0x4>

08001e78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <BusFault_Handler+0x4>

08001e80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <UsageFault_Handler+0x4>

08001e88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr

08001e94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	count_sys++;
 8001eb0:	4b04      	ldr	r3, [pc, #16]	@ (8001ec4 <SysTick_Handler+0x18>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	4a03      	ldr	r2, [pc, #12]	@ (8001ec4 <SysTick_Handler+0x18>)
 8001eb8:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eba:	f000 f955 	bl	8002168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2000053c 	.word	0x2000053c

08001ec8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001ecc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ed0:	f000 fd00 	bl	80028d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <USART1_IRQHandler+0x10>)
 8001ede:	f001 ffe3 	bl	8003ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200002f4 	.word	0x200002f4

08001eec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <USART3_IRQHandler+0x10>)
 8001ef2:	f001 ffd9 	bl	8003ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	2000033c 	.word	0x2000033c

08001f00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
	return 1;
 8001f04:	2301      	movs	r3, #1
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr

08001f0e <_kill>:

int _kill(int pid, int sig)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f18:	f003 fb1c 	bl	8005554 <__errno>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2216      	movs	r2, #22
 8001f20:	601a      	str	r2, [r3, #0]
	return -1;
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <_exit>:

void _exit (int status)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f36:	f04f 31ff 	mov.w	r1, #4294967295
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7ff ffe7 	bl	8001f0e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <_exit+0x12>

08001f44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	e00a      	b.n	8001f6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f56:	f3af 8000 	nop.w
 8001f5a:	4601      	mov	r1, r0
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	1c5a      	adds	r2, r3, #1
 8001f60:	60ba      	str	r2, [r7, #8]
 8001f62:	b2ca      	uxtb	r2, r1
 8001f64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	dbf0      	blt.n	8001f56 <_read+0x12>
	}

return len;
 8001f74:	687b      	ldr	r3, [r7, #4]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3718      	adds	r7, #24
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b086      	sub	sp, #24
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	60f8      	str	r0, [r7, #12]
 8001f86:	60b9      	str	r1, [r7, #8]
 8001f88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	e009      	b.n	8001fa4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	1c5a      	adds	r2, r3, #1
 8001f94:	60ba      	str	r2, [r7, #8]
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	dbf1      	blt.n	8001f90 <_write+0x12>
	}
	return len;
 8001fac:	687b      	ldr	r3, [r7, #4]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <_close>:

int _close(int file)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
	return -1;
 8001fbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fdc:	605a      	str	r2, [r3, #4]
	return 0;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr

08001fea <_isatty>:

int _isatty(int file)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
	return 1;
 8001ff2:	2301      	movs	r3, #1
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	60f8      	str	r0, [r7, #12]
 8002006:	60b9      	str	r1, [r7, #8]
 8002008:	607a      	str	r2, [r7, #4]
	return 0;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
	...

08002018 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002020:	4a14      	ldr	r2, [pc, #80]	@ (8002074 <_sbrk+0x5c>)
 8002022:	4b15      	ldr	r3, [pc, #84]	@ (8002078 <_sbrk+0x60>)
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800202c:	4b13      	ldr	r3, [pc, #76]	@ (800207c <_sbrk+0x64>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d102      	bne.n	800203a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002034:	4b11      	ldr	r3, [pc, #68]	@ (800207c <_sbrk+0x64>)
 8002036:	4a12      	ldr	r2, [pc, #72]	@ (8002080 <_sbrk+0x68>)
 8002038:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800203a:	4b10      	ldr	r3, [pc, #64]	@ (800207c <_sbrk+0x64>)
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	429a      	cmp	r2, r3
 8002046:	d207      	bcs.n	8002058 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002048:	f003 fa84 	bl	8005554 <__errno>
 800204c:	4603      	mov	r3, r0
 800204e:	220c      	movs	r2, #12
 8002050:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002052:	f04f 33ff 	mov.w	r3, #4294967295
 8002056:	e009      	b.n	800206c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002058:	4b08      	ldr	r3, [pc, #32]	@ (800207c <_sbrk+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800205e:	4b07      	ldr	r3, [pc, #28]	@ (800207c <_sbrk+0x64>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4413      	add	r3, r2
 8002066:	4a05      	ldr	r2, [pc, #20]	@ (800207c <_sbrk+0x64>)
 8002068:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800206a:	68fb      	ldr	r3, [r7, #12]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20005000 	.word	0x20005000
 8002078:	00000400 	.word	0x00000400
 800207c:	20000540 	.word	0x20000540
 8002080:	20000698 	.word	0x20000698

08002084 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002090:	f7ff fff8 	bl	8002084 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002094:	480b      	ldr	r0, [pc, #44]	@ (80020c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002096:	490c      	ldr	r1, [pc, #48]	@ (80020c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002098:	4a0c      	ldr	r2, [pc, #48]	@ (80020cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800209a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800209c:	e002      	b.n	80020a4 <LoopCopyDataInit>

0800209e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800209e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020a2:	3304      	adds	r3, #4

080020a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020a8:	d3f9      	bcc.n	800209e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020aa:	4a09      	ldr	r2, [pc, #36]	@ (80020d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020ac:	4c09      	ldr	r4, [pc, #36]	@ (80020d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b0:	e001      	b.n	80020b6 <LoopFillZerobss>

080020b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b4:	3204      	adds	r2, #4

080020b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020b8:	d3fb      	bcc.n	80020b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ba:	f003 fa51 	bl	8005560 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020be:	f7ff f81d 	bl	80010fc <main>
  bx lr
 80020c2:	4770      	bx	lr
  ldr r0, =_sdata
 80020c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020c8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80020cc:	080081ac 	.word	0x080081ac
  ldr r2, =_sbss
 80020d0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80020d4:	20000694 	.word	0x20000694

080020d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020d8:	e7fe      	b.n	80020d8 <ADC1_2_IRQHandler>
	...

080020dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e0:	4b08      	ldr	r3, [pc, #32]	@ (8002104 <HAL_Init+0x28>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a07      	ldr	r2, [pc, #28]	@ (8002104 <HAL_Init+0x28>)
 80020e6:	f043 0310 	orr.w	r3, r3, #16
 80020ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ec:	2003      	movs	r0, #3
 80020ee:	f000 f947 	bl	8002380 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020f2:	200f      	movs	r0, #15
 80020f4:	f000 f808 	bl	8002108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020f8:	f7ff fdaa 	bl	8001c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40022000 	.word	0x40022000

08002108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002110:	4b12      	ldr	r3, [pc, #72]	@ (800215c <HAL_InitTick+0x54>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b12      	ldr	r3, [pc, #72]	@ (8002160 <HAL_InitTick+0x58>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4619      	mov	r1, r3
 800211a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800211e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002122:	fbb2 f3f3 	udiv	r3, r2, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f95f 	bl	80023ea <HAL_SYSTICK_Config>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e00e      	b.n	8002154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b0f      	cmp	r3, #15
 800213a:	d80a      	bhi.n	8002152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800213c:	2200      	movs	r2, #0
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	f04f 30ff 	mov.w	r0, #4294967295
 8002144:	f000 f927 	bl	8002396 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002148:	4a06      	ldr	r2, [pc, #24]	@ (8002164 <HAL_InitTick+0x5c>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	e000      	b.n	8002154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000008 	.word	0x20000008
 8002160:	20000010 	.word	0x20000010
 8002164:	2000000c 	.word	0x2000000c

08002168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800216c:	4b05      	ldr	r3, [pc, #20]	@ (8002184 <HAL_IncTick+0x1c>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <HAL_IncTick+0x20>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4413      	add	r3, r2
 8002178:	4a03      	ldr	r2, [pc, #12]	@ (8002188 <HAL_IncTick+0x20>)
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr
 8002184:	20000010 	.word	0x20000010
 8002188:	20000544 	.word	0x20000544

0800218c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  return uwTick;
 8002190:	4b02      	ldr	r3, [pc, #8]	@ (800219c <HAL_GetTick+0x10>)
 8002192:	681b      	ldr	r3, [r3, #0]
}
 8002194:	4618      	mov	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr
 800219c:	20000544 	.word	0x20000544

080021a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021a8:	f7ff fff0 	bl	800218c <HAL_GetTick>
 80021ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b8:	d005      	beq.n	80021c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021ba:	4b0a      	ldr	r3, [pc, #40]	@ (80021e4 <HAL_Delay+0x44>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4413      	add	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021c6:	bf00      	nop
 80021c8:	f7ff ffe0 	bl	800218c <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d8f7      	bhi.n	80021c8 <HAL_Delay+0x28>
  {
  }
}
 80021d8:	bf00      	nop
 80021da:	bf00      	nop
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000010 	.word	0x20000010

080021e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f8:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <__NVIC_SetPriorityGrouping+0x44>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002204:	4013      	ands	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002210:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800221a:	4a04      	ldr	r2, [pc, #16]	@ (800222c <__NVIC_SetPriorityGrouping+0x44>)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	60d3      	str	r3, [r2, #12]
}
 8002220:	bf00      	nop
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002234:	4b04      	ldr	r3, [pc, #16]	@ (8002248 <__NVIC_GetPriorityGrouping+0x18>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	f003 0307 	and.w	r3, r3, #7
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db0b      	blt.n	8002276 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	f003 021f 	and.w	r2, r3, #31
 8002264:	4906      	ldr	r1, [pc, #24]	@ (8002280 <__NVIC_EnableIRQ+0x34>)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2001      	movs	r0, #1
 800226e:	fa00 f202 	lsl.w	r2, r0, r2
 8002272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	e000e100 	.word	0xe000e100

08002284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	6039      	str	r1, [r7, #0]
 800228e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	db0a      	blt.n	80022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	490c      	ldr	r1, [pc, #48]	@ (80022d0 <__NVIC_SetPriority+0x4c>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	0112      	lsls	r2, r2, #4
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ac:	e00a      	b.n	80022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4908      	ldr	r1, [pc, #32]	@ (80022d4 <__NVIC_SetPriority+0x50>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	3b04      	subs	r3, #4
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	440b      	add	r3, r1
 80022c2:	761a      	strb	r2, [r3, #24]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b089      	sub	sp, #36	@ 0x24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f1c3 0307 	rsb	r3, r3, #7
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	bf28      	it	cs
 80022f6:	2304      	movcs	r3, #4
 80022f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3304      	adds	r3, #4
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d902      	bls.n	8002308 <NVIC_EncodePriority+0x30>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3b03      	subs	r3, #3
 8002306:	e000      	b.n	800230a <NVIC_EncodePriority+0x32>
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	401a      	ands	r2, r3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002320:	f04f 31ff 	mov.w	r1, #4294967295
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa01 f303 	lsl.w	r3, r1, r3
 800232a:	43d9      	mvns	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	4313      	orrs	r3, r2
         );
}
 8002332:	4618      	mov	r0, r3
 8002334:	3724      	adds	r7, #36	@ 0x24
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3b01      	subs	r3, #1
 8002348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800234c:	d301      	bcc.n	8002352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800234e:	2301      	movs	r3, #1
 8002350:	e00f      	b.n	8002372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002352:	4a0a      	ldr	r2, [pc, #40]	@ (800237c <SysTick_Config+0x40>)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3b01      	subs	r3, #1
 8002358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800235a:	210f      	movs	r1, #15
 800235c:	f04f 30ff 	mov.w	r0, #4294967295
 8002360:	f7ff ff90 	bl	8002284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002364:	4b05      	ldr	r3, [pc, #20]	@ (800237c <SysTick_Config+0x40>)
 8002366:	2200      	movs	r2, #0
 8002368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800236a:	4b04      	ldr	r3, [pc, #16]	@ (800237c <SysTick_Config+0x40>)
 800236c:	2207      	movs	r2, #7
 800236e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	e000e010 	.word	0xe000e010

08002380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ff2d 	bl	80021e8 <__NVIC_SetPriorityGrouping>
}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002396:	b580      	push	{r7, lr}
 8002398:	b086      	sub	sp, #24
 800239a:	af00      	add	r7, sp, #0
 800239c:	4603      	mov	r3, r0
 800239e:	60b9      	str	r1, [r7, #8]
 80023a0:	607a      	str	r2, [r7, #4]
 80023a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023a8:	f7ff ff42 	bl	8002230 <__NVIC_GetPriorityGrouping>
 80023ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	68b9      	ldr	r1, [r7, #8]
 80023b2:	6978      	ldr	r0, [r7, #20]
 80023b4:	f7ff ff90 	bl	80022d8 <NVIC_EncodePriority>
 80023b8:	4602      	mov	r2, r0
 80023ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ff5f 	bl	8002284 <__NVIC_SetPriority>
}
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b082      	sub	sp, #8
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	4603      	mov	r3, r0
 80023d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff35 	bl	800224c <__NVIC_EnableIRQ>
}
 80023e2:	bf00      	nop
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff ffa2 	bl	800233c <SysTick_Config>
 80023f8:	4603      	mov	r3, r0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002402:	b480      	push	{r7}
 8002404:	b085      	sub	sp, #20
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d008      	beq.n	800242c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2204      	movs	r2, #4
 800241e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e020      	b.n	800246e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 020e 	bic.w	r2, r2, #14
 800243a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0201 	bic.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002454:	2101      	movs	r1, #1
 8002456:	fa01 f202 	lsl.w	r2, r1, r2
 800245a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800246c:	7bfb      	ldrb	r3, [r7, #15]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr

08002478 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002480:	2300      	movs	r3, #0
 8002482:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d005      	beq.n	800249c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2204      	movs	r2, #4
 8002494:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	73fb      	strb	r3, [r7, #15]
 800249a:	e051      	b.n	8002540 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 020e 	bic.w	r2, r2, #14
 80024aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0201 	bic.w	r2, r2, #1
 80024ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a22      	ldr	r2, [pc, #136]	@ (800254c <HAL_DMA_Abort_IT+0xd4>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d029      	beq.n	800251a <HAL_DMA_Abort_IT+0xa2>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a21      	ldr	r2, [pc, #132]	@ (8002550 <HAL_DMA_Abort_IT+0xd8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d022      	beq.n	8002516 <HAL_DMA_Abort_IT+0x9e>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002554 <HAL_DMA_Abort_IT+0xdc>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d01a      	beq.n	8002510 <HAL_DMA_Abort_IT+0x98>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a1e      	ldr	r2, [pc, #120]	@ (8002558 <HAL_DMA_Abort_IT+0xe0>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d012      	beq.n	800250a <HAL_DMA_Abort_IT+0x92>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a1c      	ldr	r2, [pc, #112]	@ (800255c <HAL_DMA_Abort_IT+0xe4>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00a      	beq.n	8002504 <HAL_DMA_Abort_IT+0x8c>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002560 <HAL_DMA_Abort_IT+0xe8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d102      	bne.n	80024fe <HAL_DMA_Abort_IT+0x86>
 80024f8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80024fc:	e00e      	b.n	800251c <HAL_DMA_Abort_IT+0xa4>
 80024fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002502:	e00b      	b.n	800251c <HAL_DMA_Abort_IT+0xa4>
 8002504:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002508:	e008      	b.n	800251c <HAL_DMA_Abort_IT+0xa4>
 800250a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800250e:	e005      	b.n	800251c <HAL_DMA_Abort_IT+0xa4>
 8002510:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002514:	e002      	b.n	800251c <HAL_DMA_Abort_IT+0xa4>
 8002516:	2310      	movs	r3, #16
 8002518:	e000      	b.n	800251c <HAL_DMA_Abort_IT+0xa4>
 800251a:	2301      	movs	r3, #1
 800251c:	4a11      	ldr	r2, [pc, #68]	@ (8002564 <HAL_DMA_Abort_IT+0xec>)
 800251e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	4798      	blx	r3
    } 
  }
  return status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40020008 	.word	0x40020008
 8002550:	4002001c 	.word	0x4002001c
 8002554:	40020030 	.word	0x40020030
 8002558:	40020044 	.word	0x40020044
 800255c:	40020058 	.word	0x40020058
 8002560:	4002006c 	.word	0x4002006c
 8002564:	40020000 	.word	0x40020000

08002568 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002568:	b480      	push	{r7}
 800256a:	b08b      	sub	sp, #44	@ 0x2c
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002572:	2300      	movs	r3, #0
 8002574:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002576:	2300      	movs	r3, #0
 8002578:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800257a:	e169      	b.n	8002850 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800257c:	2201      	movs	r2, #1
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	69fa      	ldr	r2, [r7, #28]
 800258c:	4013      	ands	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	429a      	cmp	r2, r3
 8002596:	f040 8158 	bne.w	800284a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	4a9a      	ldr	r2, [pc, #616]	@ (8002808 <HAL_GPIO_Init+0x2a0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d05e      	beq.n	8002662 <HAL_GPIO_Init+0xfa>
 80025a4:	4a98      	ldr	r2, [pc, #608]	@ (8002808 <HAL_GPIO_Init+0x2a0>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d875      	bhi.n	8002696 <HAL_GPIO_Init+0x12e>
 80025aa:	4a98      	ldr	r2, [pc, #608]	@ (800280c <HAL_GPIO_Init+0x2a4>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d058      	beq.n	8002662 <HAL_GPIO_Init+0xfa>
 80025b0:	4a96      	ldr	r2, [pc, #600]	@ (800280c <HAL_GPIO_Init+0x2a4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d86f      	bhi.n	8002696 <HAL_GPIO_Init+0x12e>
 80025b6:	4a96      	ldr	r2, [pc, #600]	@ (8002810 <HAL_GPIO_Init+0x2a8>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d052      	beq.n	8002662 <HAL_GPIO_Init+0xfa>
 80025bc:	4a94      	ldr	r2, [pc, #592]	@ (8002810 <HAL_GPIO_Init+0x2a8>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d869      	bhi.n	8002696 <HAL_GPIO_Init+0x12e>
 80025c2:	4a94      	ldr	r2, [pc, #592]	@ (8002814 <HAL_GPIO_Init+0x2ac>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d04c      	beq.n	8002662 <HAL_GPIO_Init+0xfa>
 80025c8:	4a92      	ldr	r2, [pc, #584]	@ (8002814 <HAL_GPIO_Init+0x2ac>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d863      	bhi.n	8002696 <HAL_GPIO_Init+0x12e>
 80025ce:	4a92      	ldr	r2, [pc, #584]	@ (8002818 <HAL_GPIO_Init+0x2b0>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d046      	beq.n	8002662 <HAL_GPIO_Init+0xfa>
 80025d4:	4a90      	ldr	r2, [pc, #576]	@ (8002818 <HAL_GPIO_Init+0x2b0>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d85d      	bhi.n	8002696 <HAL_GPIO_Init+0x12e>
 80025da:	2b12      	cmp	r3, #18
 80025dc:	d82a      	bhi.n	8002634 <HAL_GPIO_Init+0xcc>
 80025de:	2b12      	cmp	r3, #18
 80025e0:	d859      	bhi.n	8002696 <HAL_GPIO_Init+0x12e>
 80025e2:	a201      	add	r2, pc, #4	@ (adr r2, 80025e8 <HAL_GPIO_Init+0x80>)
 80025e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025e8:	08002663 	.word	0x08002663
 80025ec:	0800263d 	.word	0x0800263d
 80025f0:	0800264f 	.word	0x0800264f
 80025f4:	08002691 	.word	0x08002691
 80025f8:	08002697 	.word	0x08002697
 80025fc:	08002697 	.word	0x08002697
 8002600:	08002697 	.word	0x08002697
 8002604:	08002697 	.word	0x08002697
 8002608:	08002697 	.word	0x08002697
 800260c:	08002697 	.word	0x08002697
 8002610:	08002697 	.word	0x08002697
 8002614:	08002697 	.word	0x08002697
 8002618:	08002697 	.word	0x08002697
 800261c:	08002697 	.word	0x08002697
 8002620:	08002697 	.word	0x08002697
 8002624:	08002697 	.word	0x08002697
 8002628:	08002697 	.word	0x08002697
 800262c:	08002645 	.word	0x08002645
 8002630:	08002659 	.word	0x08002659
 8002634:	4a79      	ldr	r2, [pc, #484]	@ (800281c <HAL_GPIO_Init+0x2b4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d013      	beq.n	8002662 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800263a:	e02c      	b.n	8002696 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	623b      	str	r3, [r7, #32]
          break;
 8002642:	e029      	b.n	8002698 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	3304      	adds	r3, #4
 800264a:	623b      	str	r3, [r7, #32]
          break;
 800264c:	e024      	b.n	8002698 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	3308      	adds	r3, #8
 8002654:	623b      	str	r3, [r7, #32]
          break;
 8002656:	e01f      	b.n	8002698 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	330c      	adds	r3, #12
 800265e:	623b      	str	r3, [r7, #32]
          break;
 8002660:	e01a      	b.n	8002698 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d102      	bne.n	8002670 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800266a:	2304      	movs	r3, #4
 800266c:	623b      	str	r3, [r7, #32]
          break;
 800266e:	e013      	b.n	8002698 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d105      	bne.n	8002684 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002678:	2308      	movs	r3, #8
 800267a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	611a      	str	r2, [r3, #16]
          break;
 8002682:	e009      	b.n	8002698 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002684:	2308      	movs	r3, #8
 8002686:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	69fa      	ldr	r2, [r7, #28]
 800268c:	615a      	str	r2, [r3, #20]
          break;
 800268e:	e003      	b.n	8002698 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002690:	2300      	movs	r3, #0
 8002692:	623b      	str	r3, [r7, #32]
          break;
 8002694:	e000      	b.n	8002698 <HAL_GPIO_Init+0x130>
          break;
 8002696:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	2bff      	cmp	r3, #255	@ 0xff
 800269c:	d801      	bhi.n	80026a2 <HAL_GPIO_Init+0x13a>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	e001      	b.n	80026a6 <HAL_GPIO_Init+0x13e>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	3304      	adds	r3, #4
 80026a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	2bff      	cmp	r3, #255	@ 0xff
 80026ac:	d802      	bhi.n	80026b4 <HAL_GPIO_Init+0x14c>
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	e002      	b.n	80026ba <HAL_GPIO_Init+0x152>
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	3b08      	subs	r3, #8
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	210f      	movs	r1, #15
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	fa01 f303 	lsl.w	r3, r1, r3
 80026c8:	43db      	mvns	r3, r3
 80026ca:	401a      	ands	r2, r3
 80026cc:	6a39      	ldr	r1, [r7, #32]
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	fa01 f303 	lsl.w	r3, r1, r3
 80026d4:	431a      	orrs	r2, r3
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f000 80b1 	beq.w	800284a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026e8:	4b4d      	ldr	r3, [pc, #308]	@ (8002820 <HAL_GPIO_Init+0x2b8>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002820 <HAL_GPIO_Init+0x2b8>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	6193      	str	r3, [r2, #24]
 80026f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002820 <HAL_GPIO_Init+0x2b8>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002700:	4a48      	ldr	r2, [pc, #288]	@ (8002824 <HAL_GPIO_Init+0x2bc>)
 8002702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002704:	089b      	lsrs	r3, r3, #2
 8002706:	3302      	adds	r3, #2
 8002708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002710:	f003 0303 	and.w	r3, r3, #3
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	220f      	movs	r2, #15
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	4013      	ands	r3, r2
 8002722:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a40      	ldr	r2, [pc, #256]	@ (8002828 <HAL_GPIO_Init+0x2c0>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d013      	beq.n	8002754 <HAL_GPIO_Init+0x1ec>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a3f      	ldr	r2, [pc, #252]	@ (800282c <HAL_GPIO_Init+0x2c4>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d00d      	beq.n	8002750 <HAL_GPIO_Init+0x1e8>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a3e      	ldr	r2, [pc, #248]	@ (8002830 <HAL_GPIO_Init+0x2c8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d007      	beq.n	800274c <HAL_GPIO_Init+0x1e4>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a3d      	ldr	r2, [pc, #244]	@ (8002834 <HAL_GPIO_Init+0x2cc>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d101      	bne.n	8002748 <HAL_GPIO_Init+0x1e0>
 8002744:	2303      	movs	r3, #3
 8002746:	e006      	b.n	8002756 <HAL_GPIO_Init+0x1ee>
 8002748:	2304      	movs	r3, #4
 800274a:	e004      	b.n	8002756 <HAL_GPIO_Init+0x1ee>
 800274c:	2302      	movs	r3, #2
 800274e:	e002      	b.n	8002756 <HAL_GPIO_Init+0x1ee>
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <HAL_GPIO_Init+0x1ee>
 8002754:	2300      	movs	r3, #0
 8002756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002758:	f002 0203 	and.w	r2, r2, #3
 800275c:	0092      	lsls	r2, r2, #2
 800275e:	4093      	lsls	r3, r2
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	4313      	orrs	r3, r2
 8002764:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002766:	492f      	ldr	r1, [pc, #188]	@ (8002824 <HAL_GPIO_Init+0x2bc>)
 8002768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276a:	089b      	lsrs	r3, r3, #2
 800276c:	3302      	adds	r3, #2
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d006      	beq.n	800278e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002780:	4b2d      	ldr	r3, [pc, #180]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	492c      	ldr	r1, [pc, #176]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	4313      	orrs	r3, r2
 800278a:	608b      	str	r3, [r1, #8]
 800278c:	e006      	b.n	800279c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800278e:	4b2a      	ldr	r3, [pc, #168]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	43db      	mvns	r3, r3
 8002796:	4928      	ldr	r1, [pc, #160]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 8002798:	4013      	ands	r3, r2
 800279a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d006      	beq.n	80027b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027a8:	4b23      	ldr	r3, [pc, #140]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	4922      	ldr	r1, [pc, #136]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	60cb      	str	r3, [r1, #12]
 80027b4:	e006      	b.n	80027c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027b6:	4b20      	ldr	r3, [pc, #128]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	43db      	mvns	r3, r3
 80027be:	491e      	ldr	r1, [pc, #120]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d006      	beq.n	80027de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027d0:	4b19      	ldr	r3, [pc, #100]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	4918      	ldr	r1, [pc, #96]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]
 80027dc:	e006      	b.n	80027ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027de:	4b16      	ldr	r3, [pc, #88]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	43db      	mvns	r3, r3
 80027e6:	4914      	ldr	r1, [pc, #80]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d021      	beq.n	800283c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	490e      	ldr	r1, [pc, #56]	@ (8002838 <HAL_GPIO_Init+0x2d0>)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	4313      	orrs	r3, r2
 8002802:	600b      	str	r3, [r1, #0]
 8002804:	e021      	b.n	800284a <HAL_GPIO_Init+0x2e2>
 8002806:	bf00      	nop
 8002808:	10320000 	.word	0x10320000
 800280c:	10310000 	.word	0x10310000
 8002810:	10220000 	.word	0x10220000
 8002814:	10210000 	.word	0x10210000
 8002818:	10120000 	.word	0x10120000
 800281c:	10110000 	.word	0x10110000
 8002820:	40021000 	.word	0x40021000
 8002824:	40010000 	.word	0x40010000
 8002828:	40010800 	.word	0x40010800
 800282c:	40010c00 	.word	0x40010c00
 8002830:	40011000 	.word	0x40011000
 8002834:	40011400 	.word	0x40011400
 8002838:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800283c:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <HAL_GPIO_Init+0x304>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	43db      	mvns	r3, r3
 8002844:	4909      	ldr	r1, [pc, #36]	@ (800286c <HAL_GPIO_Init+0x304>)
 8002846:	4013      	ands	r3, r2
 8002848:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800284a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284c:	3301      	adds	r3, #1
 800284e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	fa22 f303 	lsr.w	r3, r2, r3
 800285a:	2b00      	cmp	r3, #0
 800285c:	f47f ae8e 	bne.w	800257c <HAL_GPIO_Init+0x14>
  }
}
 8002860:	bf00      	nop
 8002862:	bf00      	nop
 8002864:	372c      	adds	r7, #44	@ 0x2c
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	40010400 	.word	0x40010400

08002870 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	807b      	strh	r3, [r7, #2]
 800287c:	4613      	mov	r3, r2
 800287e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002880:	787b      	ldrb	r3, [r7, #1]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002886:	887a      	ldrh	r2, [r7, #2]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800288c:	e003      	b.n	8002896 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800288e:	887b      	ldrh	r3, [r7, #2]
 8002890:	041a      	lsls	r2, r3, #16
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	611a      	str	r2, [r3, #16]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	460b      	mov	r3, r1
 80028aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028b2:	887a      	ldrh	r2, [r7, #2]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4013      	ands	r3, r2
 80028b8:	041a      	lsls	r2, r3, #16
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	43d9      	mvns	r1, r3
 80028be:	887b      	ldrh	r3, [r7, #2]
 80028c0:	400b      	ands	r3, r1
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	611a      	str	r2, [r3, #16]
}
 80028c8:	bf00      	nop
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr
	...

080028d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80028de:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d006      	beq.n	80028f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80028ea:	4a05      	ldr	r2, [pc, #20]	@ (8002900 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80028ec:	88fb      	ldrh	r3, [r7, #6]
 80028ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80028f0:	88fb      	ldrh	r3, [r7, #6]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe fec2 	bl	800167c <HAL_GPIO_EXTI_Callback>
  }
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40010400 	.word	0x40010400

08002904 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e12b      	b.n	8002b6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d106      	bne.n	8002930 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7ff f9c2 	bl	8001cb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2224      	movs	r2, #36	@ 0x24
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0201 	bic.w	r2, r2, #1
 8002946:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002956:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002966:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002968:	f001 f960 	bl	8003c2c <HAL_RCC_GetPCLK1Freq>
 800296c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	4a81      	ldr	r2, [pc, #516]	@ (8002b78 <HAL_I2C_Init+0x274>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d807      	bhi.n	8002988 <HAL_I2C_Init+0x84>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4a80      	ldr	r2, [pc, #512]	@ (8002b7c <HAL_I2C_Init+0x278>)
 800297c:	4293      	cmp	r3, r2
 800297e:	bf94      	ite	ls
 8002980:	2301      	movls	r3, #1
 8002982:	2300      	movhi	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	e006      	b.n	8002996 <HAL_I2C_Init+0x92>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4a7d      	ldr	r2, [pc, #500]	@ (8002b80 <HAL_I2C_Init+0x27c>)
 800298c:	4293      	cmp	r3, r2
 800298e:	bf94      	ite	ls
 8002990:	2301      	movls	r3, #1
 8002992:	2300      	movhi	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e0e7      	b.n	8002b6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4a78      	ldr	r2, [pc, #480]	@ (8002b84 <HAL_I2C_Init+0x280>)
 80029a2:	fba2 2303 	umull	r2, r3, r2, r3
 80029a6:	0c9b      	lsrs	r3, r3, #18
 80029a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002b78 <HAL_I2C_Init+0x274>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d802      	bhi.n	80029d8 <HAL_I2C_Init+0xd4>
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	3301      	adds	r3, #1
 80029d6:	e009      	b.n	80029ec <HAL_I2C_Init+0xe8>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80029de:	fb02 f303 	mul.w	r3, r2, r3
 80029e2:	4a69      	ldr	r2, [pc, #420]	@ (8002b88 <HAL_I2C_Init+0x284>)
 80029e4:	fba2 2303 	umull	r2, r3, r2, r3
 80029e8:	099b      	lsrs	r3, r3, #6
 80029ea:	3301      	adds	r3, #1
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	430b      	orrs	r3, r1
 80029f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80029fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	495c      	ldr	r1, [pc, #368]	@ (8002b78 <HAL_I2C_Init+0x274>)
 8002a08:	428b      	cmp	r3, r1
 8002a0a:	d819      	bhi.n	8002a40 <HAL_I2C_Init+0x13c>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	1e59      	subs	r1, r3, #1
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a1a:	1c59      	adds	r1, r3, #1
 8002a1c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a20:	400b      	ands	r3, r1
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00a      	beq.n	8002a3c <HAL_I2C_Init+0x138>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1e59      	subs	r1, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a34:	3301      	adds	r3, #1
 8002a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a3a:	e051      	b.n	8002ae0 <HAL_I2C_Init+0x1dc>
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	e04f      	b.n	8002ae0 <HAL_I2C_Init+0x1dc>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d111      	bne.n	8002a6c <HAL_I2C_Init+0x168>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	1e58      	subs	r0, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6859      	ldr	r1, [r3, #4]
 8002a50:	460b      	mov	r3, r1
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	440b      	add	r3, r1
 8002a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	bf0c      	ite	eq
 8002a64:	2301      	moveq	r3, #1
 8002a66:	2300      	movne	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	e012      	b.n	8002a92 <HAL_I2C_Init+0x18e>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	1e58      	subs	r0, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6859      	ldr	r1, [r3, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	0099      	lsls	r1, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a82:	3301      	adds	r3, #1
 8002a84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	bf0c      	ite	eq
 8002a8c:	2301      	moveq	r3, #1
 8002a8e:	2300      	movne	r3, #0
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_I2C_Init+0x196>
 8002a96:	2301      	movs	r3, #1
 8002a98:	e022      	b.n	8002ae0 <HAL_I2C_Init+0x1dc>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10e      	bne.n	8002ac0 <HAL_I2C_Init+0x1bc>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	1e58      	subs	r0, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6859      	ldr	r1, [r3, #4]
 8002aaa:	460b      	mov	r3, r1
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	440b      	add	r3, r1
 8002ab0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002abe:	e00f      	b.n	8002ae0 <HAL_I2C_Init+0x1dc>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1e58      	subs	r0, r3, #1
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6859      	ldr	r1, [r3, #4]
 8002ac8:	460b      	mov	r3, r1
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	440b      	add	r3, r1
 8002ace:	0099      	lsls	r1, r3, #2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002adc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ae0:	6879      	ldr	r1, [r7, #4]
 8002ae2:	6809      	ldr	r1, [r1, #0]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69da      	ldr	r2, [r3, #28]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	6911      	ldr	r1, [r2, #16]
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	68d2      	ldr	r2, [r2, #12]
 8002b1a:	4311      	orrs	r1, r2
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	430b      	orrs	r3, r1
 8002b22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695a      	ldr	r2, [r3, #20]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	431a      	orrs	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	000186a0 	.word	0x000186a0
 8002b7c:	001e847f 	.word	0x001e847f
 8002b80:	003d08ff 	.word	0x003d08ff
 8002b84:	431bde83 	.word	0x431bde83
 8002b88:	10624dd3 	.word	0x10624dd3

08002b8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	607a      	str	r2, [r7, #4]
 8002b96:	461a      	mov	r2, r3
 8002b98:	460b      	mov	r3, r1
 8002b9a:	817b      	strh	r3, [r7, #10]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ba0:	f7ff faf4 	bl	800218c <HAL_GetTick>
 8002ba4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 80e0 	bne.w	8002d74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2319      	movs	r3, #25
 8002bba:	2201      	movs	r2, #1
 8002bbc:	4970      	ldr	r1, [pc, #448]	@ (8002d80 <HAL_I2C_Master_Transmit+0x1f4>)
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 fa92 	bl	80030e8 <I2C_WaitOnFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	e0d3      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_I2C_Master_Transmit+0x50>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e0cc      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ea>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d007      	beq.n	8002c02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f042 0201 	orr.w	r2, r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2221      	movs	r2, #33	@ 0x21
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	893a      	ldrh	r2, [r7, #8]
 8002c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	4a50      	ldr	r2, [pc, #320]	@ (8002d84 <HAL_I2C_Master_Transmit+0x1f8>)
 8002c42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c44:	8979      	ldrh	r1, [r7, #10]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	6a3a      	ldr	r2, [r7, #32]
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 f9ca 	bl	8002fe4 <I2C_MasterRequestWrite>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e08d      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	695b      	ldr	r3, [r3, #20]
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002c70:	e066      	b.n	8002d40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	6a39      	ldr	r1, [r7, #32]
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 fb50 	bl	800331c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00d      	beq.n	8002c9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d107      	bne.n	8002c9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e06b      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	781a      	ldrb	r2, [r3, #0]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d11b      	bne.n	8002d14 <HAL_I2C_Master_Transmit+0x188>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d017      	beq.n	8002d14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce8:	781a      	ldrb	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf4:	1c5a      	adds	r2, r3, #1
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	3b01      	subs	r3, #1
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	6a39      	ldr	r1, [r7, #32]
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 fb47 	bl	80033ac <I2C_WaitOnBTFFlagUntilTimeout>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00d      	beq.n	8002d40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d28:	2b04      	cmp	r3, #4
 8002d2a:	d107      	bne.n	8002d3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e01a      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d194      	bne.n	8002c72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	e000      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002d74:	2302      	movs	r3, #2
  }
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3718      	adds	r7, #24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	00100002 	.word	0x00100002
 8002d84:	ffff0000 	.word	0xffff0000

08002d88 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	@ 0x28
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	460b      	mov	r3, r1
 8002d96:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d98:	f7ff f9f8 	bl	800218c <HAL_GetTick>
 8002d9c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b20      	cmp	r3, #32
 8002dac:	f040 8111 	bne.w	8002fd2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	2319      	movs	r3, #25
 8002db6:	2201      	movs	r2, #1
 8002db8:	4988      	ldr	r1, [pc, #544]	@ (8002fdc <HAL_I2C_IsDeviceReady+0x254>)
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 f994 	bl	80030e8 <I2C_WaitOnFlagUntilTimeout>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e104      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_I2C_IsDeviceReady+0x50>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e0fd      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d007      	beq.n	8002dfe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0201 	orr.w	r2, r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2224      	movs	r2, #36	@ 0x24
 8002e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4a70      	ldr	r2, [pc, #448]	@ (8002fe0 <HAL_I2C_IsDeviceReady+0x258>)
 8002e20:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e30:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f952 	bl	80030e8 <I2C_WaitOnFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00d      	beq.n	8002e66 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e58:	d103      	bne.n	8002e62 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e60:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e0b6      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e66:	897b      	ldrh	r3, [r7, #10]
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e74:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002e76:	f7ff f989 	bl	800218c <HAL_GetTick>
 8002e7a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	bf0c      	ite	eq
 8002e8a:	2301      	moveq	r3, #1
 8002e8c:	2300      	movne	r3, #0
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea0:	bf0c      	ite	eq
 8002ea2:	2301      	moveq	r3, #1
 8002ea4:	2300      	movne	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002eaa:	e025      	b.n	8002ef8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002eac:	f7ff f96e 	bl	800218c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d302      	bcc.n	8002ec2 <HAL_I2C_IsDeviceReady+0x13a>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	22a0      	movs	r2, #160	@ 0xa0
 8002ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	bf0c      	ite	eq
 8002ed8:	2301      	moveq	r3, #1
 8002eda:	2300      	movne	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eee:	bf0c      	ite	eq
 8002ef0:	2301      	moveq	r3, #1
 8002ef2:	2300      	movne	r3, #0
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f02:	d005      	beq.n	8002f10 <HAL_I2C_IsDeviceReady+0x188>
 8002f04:	7dfb      	ldrb	r3, [r7, #23]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d102      	bne.n	8002f10 <HAL_I2C_IsDeviceReady+0x188>
 8002f0a:	7dbb      	ldrb	r3, [r7, #22]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0cd      	beq.n	8002eac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d129      	bne.n	8002f7a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f34:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f36:	2300      	movs	r3, #0
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	613b      	str	r3, [r7, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	613b      	str	r3, [r7, #16]
 8002f4a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	2319      	movs	r3, #25
 8002f52:	2201      	movs	r2, #1
 8002f54:	4921      	ldr	r1, [pc, #132]	@ (8002fdc <HAL_I2C_IsDeviceReady+0x254>)
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 f8c6 	bl	80030e8 <I2C_WaitOnFlagUntilTimeout>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e036      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2220      	movs	r2, #32
 8002f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	e02c      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f88:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f92:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	2319      	movs	r3, #25
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	490f      	ldr	r1, [pc, #60]	@ (8002fdc <HAL_I2C_IsDeviceReady+0x254>)
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f000 f8a2 	bl	80030e8 <I2C_WaitOnFlagUntilTimeout>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e012      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	f4ff af32 	bcc.w	8002e22 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002fd2:	2302      	movs	r3, #2
  }
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3720      	adds	r7, #32
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	00100002 	.word	0x00100002
 8002fe0:	ffff0000 	.word	0xffff0000

08002fe4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	607a      	str	r2, [r7, #4]
 8002fee:	603b      	str	r3, [r7, #0]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	2b08      	cmp	r3, #8
 8002ffe:	d006      	beq.n	800300e <I2C_MasterRequestWrite+0x2a>
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d003      	beq.n	800300e <I2C_MasterRequestWrite+0x2a>
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800300c:	d108      	bne.n	8003020 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	e00b      	b.n	8003038 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003024:	2b12      	cmp	r3, #18
 8003026:	d107      	bne.n	8003038 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003036:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 f84f 	bl	80030e8 <I2C_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00d      	beq.n	800306c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800305a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800305e:	d103      	bne.n	8003068 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003066:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e035      	b.n	80030d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003074:	d108      	bne.n	8003088 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003076:	897b      	ldrh	r3, [r7, #10]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	461a      	mov	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003084:	611a      	str	r2, [r3, #16]
 8003086:	e01b      	b.n	80030c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003088:	897b      	ldrh	r3, [r7, #10]
 800308a:	11db      	asrs	r3, r3, #7
 800308c:	b2db      	uxtb	r3, r3
 800308e:	f003 0306 	and.w	r3, r3, #6
 8003092:	b2db      	uxtb	r3, r3
 8003094:	f063 030f 	orn	r3, r3, #15
 8003098:	b2da      	uxtb	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	490e      	ldr	r1, [pc, #56]	@ (80030e0 <I2C_MasterRequestWrite+0xfc>)
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f000 f898 	bl	80031dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e010      	b.n	80030d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80030b6:	897b      	ldrh	r3, [r7, #10]
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	4907      	ldr	r1, [pc, #28]	@ (80030e4 <I2C_MasterRequestWrite+0x100>)
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 f888 	bl	80031dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e000      	b.n	80030d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	00010008 	.word	0x00010008
 80030e4:	00010002 	.word	0x00010002

080030e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	4613      	mov	r3, r2
 80030f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030f8:	e048      	b.n	800318c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003100:	d044      	beq.n	800318c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003102:	f7ff f843 	bl	800218c <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d302      	bcc.n	8003118 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d139      	bne.n	800318c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	0c1b      	lsrs	r3, r3, #16
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b01      	cmp	r3, #1
 8003120:	d10d      	bne.n	800313e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	43da      	mvns	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	4013      	ands	r3, r2
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	461a      	mov	r2, r3
 800313c:	e00c      	b.n	8003158 <I2C_WaitOnFlagUntilTimeout+0x70>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	43da      	mvns	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	4013      	ands	r3, r2
 800314a:	b29b      	uxth	r3, r3
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	461a      	mov	r2, r3
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	429a      	cmp	r2, r3
 800315c:	d116      	bne.n	800318c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003178:	f043 0220 	orr.w	r2, r3, #32
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e023      	b.n	80031d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	0c1b      	lsrs	r3, r3, #16
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b01      	cmp	r3, #1
 8003194:	d10d      	bne.n	80031b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	43da      	mvns	r2, r3
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	4013      	ands	r3, r2
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	bf0c      	ite	eq
 80031a8:	2301      	moveq	r3, #1
 80031aa:	2300      	movne	r3, #0
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	461a      	mov	r2, r3
 80031b0:	e00c      	b.n	80031cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	43da      	mvns	r2, r3
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	4013      	ands	r3, r2
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bf0c      	ite	eq
 80031c4:	2301      	moveq	r3, #1
 80031c6:	2300      	movne	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	461a      	mov	r2, r3
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d093      	beq.n	80030fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
 80031e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031ea:	e071      	b.n	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031fa:	d123      	bne.n	8003244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	f043 0204 	orr.w	r2, r3, #4
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e067      	b.n	8003314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324a:	d041      	beq.n	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324c:	f7fe ff9e 	bl	800218c <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	429a      	cmp	r2, r3
 800325a:	d302      	bcc.n	8003262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d136      	bne.n	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	0c1b      	lsrs	r3, r3, #16
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b01      	cmp	r3, #1
 800326a:	d10c      	bne.n	8003286 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	43da      	mvns	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	4013      	ands	r3, r2
 8003278:	b29b      	uxth	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	bf14      	ite	ne
 800327e:	2301      	movne	r3, #1
 8003280:	2300      	moveq	r3, #0
 8003282:	b2db      	uxtb	r3, r3
 8003284:	e00b      	b.n	800329e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	43da      	mvns	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	4013      	ands	r3, r2
 8003292:	b29b      	uxth	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf14      	ite	ne
 8003298:	2301      	movne	r3, #1
 800329a:	2300      	moveq	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d016      	beq.n	80032d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032bc:	f043 0220 	orr.w	r2, r3, #32
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e021      	b.n	8003314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	0c1b      	lsrs	r3, r3, #16
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d10c      	bne.n	80032f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	43da      	mvns	r2, r3
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	4013      	ands	r3, r2
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	e00b      	b.n	800330c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	43da      	mvns	r2, r3
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	4013      	ands	r3, r2
 8003300:	b29b      	uxth	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	bf14      	ite	ne
 8003306:	2301      	movne	r3, #1
 8003308:	2300      	moveq	r3, #0
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	f47f af6d 	bne.w	80031ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003328:	e034      	b.n	8003394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f886 	bl	800343c <I2C_IsAcknowledgeFailed>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e034      	b.n	80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003340:	d028      	beq.n	8003394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003342:	f7fe ff23 	bl	800218c <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	429a      	cmp	r2, r3
 8003350:	d302      	bcc.n	8003358 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d11d      	bne.n	8003394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003362:	2b80      	cmp	r3, #128	@ 0x80
 8003364:	d016      	beq.n	8003394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2220      	movs	r2, #32
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003380:	f043 0220 	orr.w	r2, r3, #32
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e007      	b.n	80033a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800339e:	2b80      	cmp	r3, #128	@ 0x80
 80033a0:	d1c3      	bne.n	800332a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033b8:	e034      	b.n	8003424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 f83e 	bl	800343c <I2C_IsAcknowledgeFailed>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e034      	b.n	8003434 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d0:	d028      	beq.n	8003424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d2:	f7fe fedb 	bl	800218c <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d302      	bcc.n	80033e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d11d      	bne.n	8003424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	f003 0304 	and.w	r3, r3, #4
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d016      	beq.n	8003424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e007      	b.n	8003434 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	f003 0304 	and.w	r3, r3, #4
 800342e:	2b04      	cmp	r3, #4
 8003430:	d1c3      	bne.n	80033ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003452:	d11b      	bne.n	800348c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800345c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003478:	f043 0204 	orr.w	r2, r3, #4
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e000      	b.n	800348e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr

08003498 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e272      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 8087 	beq.w	80035c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034b8:	4b92      	ldr	r3, [pc, #584]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f003 030c 	and.w	r3, r3, #12
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d00c      	beq.n	80034de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 030c 	and.w	r3, r3, #12
 80034cc:	2b08      	cmp	r3, #8
 80034ce:	d112      	bne.n	80034f6 <HAL_RCC_OscConfig+0x5e>
 80034d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034dc:	d10b      	bne.n	80034f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034de:	4b89      	ldr	r3, [pc, #548]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d06c      	beq.n	80035c4 <HAL_RCC_OscConfig+0x12c>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d168      	bne.n	80035c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e24c      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034fe:	d106      	bne.n	800350e <HAL_RCC_OscConfig+0x76>
 8003500:	4b80      	ldr	r3, [pc, #512]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a7f      	ldr	r2, [pc, #508]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003506:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	e02e      	b.n	800356c <HAL_RCC_OscConfig+0xd4>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d10c      	bne.n	8003530 <HAL_RCC_OscConfig+0x98>
 8003516:	4b7b      	ldr	r3, [pc, #492]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a7a      	ldr	r2, [pc, #488]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800351c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003520:	6013      	str	r3, [r2, #0]
 8003522:	4b78      	ldr	r3, [pc, #480]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a77      	ldr	r2, [pc, #476]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003528:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352c:	6013      	str	r3, [r2, #0]
 800352e:	e01d      	b.n	800356c <HAL_RCC_OscConfig+0xd4>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003538:	d10c      	bne.n	8003554 <HAL_RCC_OscConfig+0xbc>
 800353a:	4b72      	ldr	r3, [pc, #456]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a71      	ldr	r2, [pc, #452]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	4b6f      	ldr	r3, [pc, #444]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a6e      	ldr	r2, [pc, #440]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800354c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	e00b      	b.n	800356c <HAL_RCC_OscConfig+0xd4>
 8003554:	4b6b      	ldr	r3, [pc, #428]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a6a      	ldr	r2, [pc, #424]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800355a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800355e:	6013      	str	r3, [r2, #0]
 8003560:	4b68      	ldr	r3, [pc, #416]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a67      	ldr	r2, [pc, #412]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800356a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d013      	beq.n	800359c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003574:	f7fe fe0a 	bl	800218c <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800357c:	f7fe fe06 	bl	800218c <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b64      	cmp	r3, #100	@ 0x64
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e200      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358e:	4b5d      	ldr	r3, [pc, #372]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCC_OscConfig+0xe4>
 800359a:	e014      	b.n	80035c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fe fdf6 	bl	800218c <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a4:	f7fe fdf2 	bl	800218c <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b64      	cmp	r3, #100	@ 0x64
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e1ec      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b6:	4b53      	ldr	r3, [pc, #332]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x10c>
 80035c2:	e000      	b.n	80035c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d063      	beq.n	800369a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00b      	beq.n	80035f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035de:	4b49      	ldr	r3, [pc, #292]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f003 030c 	and.w	r3, r3, #12
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d11c      	bne.n	8003624 <HAL_RCC_OscConfig+0x18c>
 80035ea:	4b46      	ldr	r3, [pc, #280]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d116      	bne.n	8003624 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035f6:	4b43      	ldr	r3, [pc, #268]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d005      	beq.n	800360e <HAL_RCC_OscConfig+0x176>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d001      	beq.n	800360e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e1c0      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360e:	4b3d      	ldr	r3, [pc, #244]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4939      	ldr	r1, [pc, #228]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800361e:	4313      	orrs	r3, r2
 8003620:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003622:	e03a      	b.n	800369a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d020      	beq.n	800366e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800362c:	4b36      	ldr	r3, [pc, #216]	@ (8003708 <HAL_RCC_OscConfig+0x270>)
 800362e:	2201      	movs	r2, #1
 8003630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003632:	f7fe fdab 	bl	800218c <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363a:	f7fe fda7 	bl	800218c <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e1a1      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364c:	4b2d      	ldr	r3, [pc, #180]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003658:	4b2a      	ldr	r3, [pc, #168]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	4927      	ldr	r1, [pc, #156]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003668:	4313      	orrs	r3, r2
 800366a:	600b      	str	r3, [r1, #0]
 800366c:	e015      	b.n	800369a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800366e:	4b26      	ldr	r3, [pc, #152]	@ (8003708 <HAL_RCC_OscConfig+0x270>)
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003674:	f7fe fd8a 	bl	800218c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800367c:	f7fe fd86 	bl	800218c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e180      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368e:	4b1d      	ldr	r3, [pc, #116]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0308 	and.w	r3, r3, #8
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d03a      	beq.n	800371c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d019      	beq.n	80036e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ae:	4b17      	ldr	r3, [pc, #92]	@ (800370c <HAL_RCC_OscConfig+0x274>)
 80036b0:	2201      	movs	r2, #1
 80036b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b4:	f7fe fd6a 	bl	800218c <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036bc:	f7fe fd66 	bl	800218c <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e160      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003704 <HAL_RCC_OscConfig+0x26c>)
 80036d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036da:	2001      	movs	r0, #1
 80036dc:	f000 face 	bl	8003c7c <RCC_Delay>
 80036e0:	e01c      	b.n	800371c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e2:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_RCC_OscConfig+0x274>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e8:	f7fe fd50 	bl	800218c <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036ee:	e00f      	b.n	8003710 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f0:	f7fe fd4c 	bl	800218c <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d908      	bls.n	8003710 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e146      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
 8003702:	bf00      	nop
 8003704:	40021000 	.word	0x40021000
 8003708:	42420000 	.word	0x42420000
 800370c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003710:	4b92      	ldr	r3, [pc, #584]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1e9      	bne.n	80036f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80a6 	beq.w	8003876 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800372a:	2300      	movs	r3, #0
 800372c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800372e:	4b8b      	ldr	r3, [pc, #556]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10d      	bne.n	8003756 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800373a:	4b88      	ldr	r3, [pc, #544]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	4a87      	ldr	r2, [pc, #540]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003744:	61d3      	str	r3, [r2, #28]
 8003746:	4b85      	ldr	r3, [pc, #532]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003748:	69db      	ldr	r3, [r3, #28]
 800374a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800374e:	60bb      	str	r3, [r7, #8]
 8003750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003752:	2301      	movs	r3, #1
 8003754:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003756:	4b82      	ldr	r3, [pc, #520]	@ (8003960 <HAL_RCC_OscConfig+0x4c8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375e:	2b00      	cmp	r3, #0
 8003760:	d118      	bne.n	8003794 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003762:	4b7f      	ldr	r3, [pc, #508]	@ (8003960 <HAL_RCC_OscConfig+0x4c8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a7e      	ldr	r2, [pc, #504]	@ (8003960 <HAL_RCC_OscConfig+0x4c8>)
 8003768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800376c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376e:	f7fe fd0d 	bl	800218c <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003776:	f7fe fd09 	bl	800218c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b64      	cmp	r3, #100	@ 0x64
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e103      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	4b75      	ldr	r3, [pc, #468]	@ (8003960 <HAL_RCC_OscConfig+0x4c8>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d106      	bne.n	80037aa <HAL_RCC_OscConfig+0x312>
 800379c:	4b6f      	ldr	r3, [pc, #444]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	4a6e      	ldr	r2, [pc, #440]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	6213      	str	r3, [r2, #32]
 80037a8:	e02d      	b.n	8003806 <HAL_RCC_OscConfig+0x36e>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10c      	bne.n	80037cc <HAL_RCC_OscConfig+0x334>
 80037b2:	4b6a      	ldr	r3, [pc, #424]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	4a69      	ldr	r2, [pc, #420]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	f023 0301 	bic.w	r3, r3, #1
 80037bc:	6213      	str	r3, [r2, #32]
 80037be:	4b67      	ldr	r3, [pc, #412]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	4a66      	ldr	r2, [pc, #408]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	f023 0304 	bic.w	r3, r3, #4
 80037c8:	6213      	str	r3, [r2, #32]
 80037ca:	e01c      	b.n	8003806 <HAL_RCC_OscConfig+0x36e>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	2b05      	cmp	r3, #5
 80037d2:	d10c      	bne.n	80037ee <HAL_RCC_OscConfig+0x356>
 80037d4:	4b61      	ldr	r3, [pc, #388]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	4a60      	ldr	r2, [pc, #384]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037da:	f043 0304 	orr.w	r3, r3, #4
 80037de:	6213      	str	r3, [r2, #32]
 80037e0:	4b5e      	ldr	r3, [pc, #376]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	4a5d      	ldr	r2, [pc, #372]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	f043 0301 	orr.w	r3, r3, #1
 80037ea:	6213      	str	r3, [r2, #32]
 80037ec:	e00b      	b.n	8003806 <HAL_RCC_OscConfig+0x36e>
 80037ee:	4b5b      	ldr	r3, [pc, #364]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	4a5a      	ldr	r2, [pc, #360]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	6213      	str	r3, [r2, #32]
 80037fa:	4b58      	ldr	r3, [pc, #352]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	4a57      	ldr	r2, [pc, #348]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003800:	f023 0304 	bic.w	r3, r3, #4
 8003804:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d015      	beq.n	800383a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800380e:	f7fe fcbd 	bl	800218c <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003814:	e00a      	b.n	800382c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003816:	f7fe fcb9 	bl	800218c <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003824:	4293      	cmp	r3, r2
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e0b1      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382c:	4b4b      	ldr	r3, [pc, #300]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0ee      	beq.n	8003816 <HAL_RCC_OscConfig+0x37e>
 8003838:	e014      	b.n	8003864 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383a:	f7fe fca7 	bl	800218c <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003840:	e00a      	b.n	8003858 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003842:	f7fe fca3 	bl	800218c <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003850:	4293      	cmp	r3, r2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e09b      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003858:	4b40      	ldr	r3, [pc, #256]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1ee      	bne.n	8003842 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003864:	7dfb      	ldrb	r3, [r7, #23]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d105      	bne.n	8003876 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800386a:	4b3c      	ldr	r3, [pc, #240]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	4a3b      	ldr	r2, [pc, #236]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003870:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003874:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 8087 	beq.w	800398e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003880:	4b36      	ldr	r3, [pc, #216]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 030c 	and.w	r3, r3, #12
 8003888:	2b08      	cmp	r3, #8
 800388a:	d061      	beq.n	8003950 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	2b02      	cmp	r3, #2
 8003892:	d146      	bne.n	8003922 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003894:	4b33      	ldr	r3, [pc, #204]	@ (8003964 <HAL_RCC_OscConfig+0x4cc>)
 8003896:	2200      	movs	r2, #0
 8003898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389a:	f7fe fc77 	bl	800218c <HAL_GetTick>
 800389e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a2:	f7fe fc73 	bl	800218c <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e06d      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b4:	4b29      	ldr	r3, [pc, #164]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1f0      	bne.n	80038a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038c8:	d108      	bne.n	80038dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038ca:	4b24      	ldr	r3, [pc, #144]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	4921      	ldr	r1, [pc, #132]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038dc:	4b1f      	ldr	r3, [pc, #124]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a19      	ldr	r1, [r3, #32]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ec:	430b      	orrs	r3, r1
 80038ee:	491b      	ldr	r1, [pc, #108]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003964 <HAL_RCC_OscConfig+0x4cc>)
 80038f6:	2201      	movs	r2, #1
 80038f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fa:	f7fe fc47 	bl	800218c <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003902:	f7fe fc43 	bl	800218c <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e03d      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003914:	4b11      	ldr	r3, [pc, #68]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0f0      	beq.n	8003902 <HAL_RCC_OscConfig+0x46a>
 8003920:	e035      	b.n	800398e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003922:	4b10      	ldr	r3, [pc, #64]	@ (8003964 <HAL_RCC_OscConfig+0x4cc>)
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003928:	f7fe fc30 	bl	800218c <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe fc2c 	bl	800218c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e026      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003942:	4b06      	ldr	r3, [pc, #24]	@ (800395c <HAL_RCC_OscConfig+0x4c4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f0      	bne.n	8003930 <HAL_RCC_OscConfig+0x498>
 800394e:	e01e      	b.n	800398e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d107      	bne.n	8003968 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e019      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
 800395c:	40021000 	.word	0x40021000
 8003960:	40007000 	.word	0x40007000
 8003964:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003968:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <HAL_RCC_OscConfig+0x500>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	429a      	cmp	r2, r3
 800397a:	d106      	bne.n	800398a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003986:	429a      	cmp	r2, r3
 8003988:	d001      	beq.n	800398e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40021000 	.word	0x40021000

0800399c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e0d0      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039b0:	4b6a      	ldr	r3, [pc, #424]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d910      	bls.n	80039e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039be:	4b67      	ldr	r3, [pc, #412]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f023 0207 	bic.w	r2, r3, #7
 80039c6:	4965      	ldr	r1, [pc, #404]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ce:	4b63      	ldr	r3, [pc, #396]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d001      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e0b8      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d020      	beq.n	8003a2e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039f8:	4b59      	ldr	r3, [pc, #356]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	4a58      	ldr	r2, [pc, #352]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 80039fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a02:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a10:	4b53      	ldr	r3, [pc, #332]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	4a52      	ldr	r2, [pc, #328]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a16:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a1a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a1c:	4b50      	ldr	r3, [pc, #320]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	494d      	ldr	r1, [pc, #308]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d040      	beq.n	8003abc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d107      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a42:	4b47      	ldr	r3, [pc, #284]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d115      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e07f      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d107      	bne.n	8003a6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a5a:	4b41      	ldr	r3, [pc, #260]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d109      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e073      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a6a:	4b3d      	ldr	r3, [pc, #244]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e06b      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a7a:	4b39      	ldr	r3, [pc, #228]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f023 0203 	bic.w	r2, r3, #3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	4936      	ldr	r1, [pc, #216]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a8c:	f7fe fb7e 	bl	800218c <HAL_GetTick>
 8003a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a92:	e00a      	b.n	8003aaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a94:	f7fe fb7a 	bl	800218c <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e053      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aaa:	4b2d      	ldr	r3, [pc, #180]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 020c 	and.w	r2, r3, #12
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d1eb      	bne.n	8003a94 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003abc:	4b27      	ldr	r3, [pc, #156]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d210      	bcs.n	8003aec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aca:	4b24      	ldr	r3, [pc, #144]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f023 0207 	bic.w	r2, r3, #7
 8003ad2:	4922      	ldr	r1, [pc, #136]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ada:	4b20      	ldr	r3, [pc, #128]	@ (8003b5c <HAL_RCC_ClockConfig+0x1c0>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d001      	beq.n	8003aec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e032      	b.n	8003b52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003af8:	4b19      	ldr	r3, [pc, #100]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	4916      	ldr	r1, [pc, #88]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0308 	and.w	r3, r3, #8
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d009      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b16:	4b12      	ldr	r3, [pc, #72]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	490e      	ldr	r1, [pc, #56]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b2a:	f000 f821 	bl	8003b70 <HAL_RCC_GetSysClockFreq>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	4b0b      	ldr	r3, [pc, #44]	@ (8003b60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	091b      	lsrs	r3, r3, #4
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	490a      	ldr	r1, [pc, #40]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c8>)
 8003b3c:	5ccb      	ldrb	r3, [r1, r3]
 8003b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b42:	4a09      	ldr	r2, [pc, #36]	@ (8003b68 <HAL_RCC_ClockConfig+0x1cc>)
 8003b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b46:	4b09      	ldr	r3, [pc, #36]	@ (8003b6c <HAL_RCC_ClockConfig+0x1d0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe fadc 	bl	8002108 <HAL_InitTick>

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40022000 	.word	0x40022000
 8003b60:	40021000 	.word	0x40021000
 8003b64:	08007dfc 	.word	0x08007dfc
 8003b68:	20000008 	.word	0x20000008
 8003b6c:	2000000c 	.word	0x2000000c

08003b70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]
 8003b82:	2300      	movs	r3, #0
 8003b84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f003 030c 	and.w	r3, r3, #12
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d002      	beq.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x30>
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d003      	beq.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x36>
 8003b9e:	e027      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ba0:	4b19      	ldr	r3, [pc, #100]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ba2:	613b      	str	r3, [r7, #16]
      break;
 8003ba4:	e027      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	0c9b      	lsrs	r3, r3, #18
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	4a17      	ldr	r2, [pc, #92]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bb0:	5cd3      	ldrb	r3, [r2, r3]
 8003bb2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d010      	beq.n	8003be0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bbe:	4b11      	ldr	r3, [pc, #68]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	0c5b      	lsrs	r3, r3, #17
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	4a11      	ldr	r2, [pc, #68]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003bca:	5cd3      	ldrb	r3, [r2, r3]
 8003bcc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bd2:	fb03 f202 	mul.w	r2, r3, r2
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	e004      	b.n	8003bea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a0c      	ldr	r2, [pc, #48]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003be4:	fb02 f303 	mul.w	r3, r2, r3
 8003be8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	613b      	str	r3, [r7, #16]
      break;
 8003bee:	e002      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bf0:	4b05      	ldr	r3, [pc, #20]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bf2:	613b      	str	r3, [r7, #16]
      break;
 8003bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bf6:	693b      	ldr	r3, [r7, #16]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	371c      	adds	r7, #28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bc80      	pop	{r7}
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	40021000 	.word	0x40021000
 8003c08:	007a1200 	.word	0x007a1200
 8003c0c:	08007e14 	.word	0x08007e14
 8003c10:	08007e24 	.word	0x08007e24
 8003c14:	003d0900 	.word	0x003d0900

08003c18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c1c:	4b02      	ldr	r3, [pc, #8]	@ (8003c28 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr
 8003c28:	20000008 	.word	0x20000008

08003c2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c30:	f7ff fff2 	bl	8003c18 <HAL_RCC_GetHCLKFreq>
 8003c34:	4602      	mov	r2, r0
 8003c36:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	0a1b      	lsrs	r3, r3, #8
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	4903      	ldr	r1, [pc, #12]	@ (8003c50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c42:	5ccb      	ldrb	r3, [r1, r3]
 8003c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	08007e0c 	.word	0x08007e0c

08003c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c58:	f7ff ffde 	bl	8003c18 <HAL_RCC_GetHCLKFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b05      	ldr	r3, [pc, #20]	@ (8003c74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	0adb      	lsrs	r3, r3, #11
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	4903      	ldr	r1, [pc, #12]	@ (8003c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c6a:	5ccb      	ldrb	r3, [r1, r3]
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	08007e0c 	.word	0x08007e0c

08003c7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c84:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb0 <RCC_Delay+0x34>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a0a      	ldr	r2, [pc, #40]	@ (8003cb4 <RCC_Delay+0x38>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	0a5b      	lsrs	r3, r3, #9
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c98:	bf00      	nop
  }
  while (Delay --);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	1e5a      	subs	r2, r3, #1
 8003c9e:	60fa      	str	r2, [r7, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1f9      	bne.n	8003c98 <RCC_Delay+0x1c>
}
 8003ca4:	bf00      	nop
 8003ca6:	bf00      	nop
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr
 8003cb0:	20000008 	.word	0x20000008
 8003cb4:	10624dd3 	.word	0x10624dd3

08003cb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e042      	b.n	8003d50 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d106      	bne.n	8003ce4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7fe f826 	bl	8001d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2224      	movs	r2, #36	@ 0x24
 8003ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68da      	ldr	r2, [r3, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 fdc7 	bl	8004890 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695a      	ldr	r2, [r3, #20]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68da      	ldr	r2, [r3, #12]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08a      	sub	sp, #40	@ 0x28
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	4613      	mov	r3, r2
 8003d66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b20      	cmp	r3, #32
 8003d76:	d16d      	bne.n	8003e54 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_UART_Transmit+0x2c>
 8003d7e:	88fb      	ldrh	r3, [r7, #6]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e066      	b.n	8003e56 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2221      	movs	r2, #33	@ 0x21
 8003d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d96:	f7fe f9f9 	bl	800218c <HAL_GetTick>
 8003d9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	88fa      	ldrh	r2, [r7, #6]
 8003da0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	88fa      	ldrh	r2, [r7, #6]
 8003da6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db0:	d108      	bne.n	8003dc4 <HAL_UART_Transmit+0x6c>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d104      	bne.n	8003dc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	61bb      	str	r3, [r7, #24]
 8003dc2:	e003      	b.n	8003dcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dcc:	e02a      	b.n	8003e24 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2180      	movs	r1, #128	@ 0x80
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 fb16 	bl	800440a <UART_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e036      	b.n	8003e56 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10b      	bne.n	8003e06 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	881b      	ldrh	r3, [r3, #0]
 8003df2:	461a      	mov	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	3302      	adds	r3, #2
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	e007      	b.n	8003e16 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	3301      	adds	r3, #1
 8003e14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1cf      	bne.n	8003dce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2200      	movs	r2, #0
 8003e36:	2140      	movs	r1, #64	@ 0x40
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 fae6 	bl	800440a <UART_WaitOnFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e006      	b.n	8003e56 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	e000      	b.n	8003e56 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003e54:	2302      	movs	r3, #2
  }
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3720      	adds	r7, #32
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b084      	sub	sp, #16
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b20      	cmp	r3, #32
 8003e76:	d112      	bne.n	8003e9e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <HAL_UART_Receive_IT+0x26>
 8003e7e:	88fb      	ldrh	r3, [r7, #6]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e00b      	b.n	8003ea0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e8e:	88fb      	ldrh	r3, [r7, #6]
 8003e90:	461a      	mov	r2, r3
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 fb26 	bl	80044e6 <UART_Start_Receive_IT>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	e000      	b.n	8003ea0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e9e:	2302      	movs	r3, #2
  }
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3710      	adds	r7, #16
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b0ba      	sub	sp, #232	@ 0xe8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10f      	bne.n	8003f0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ef2:	f003 0320 	and.w	r3, r3, #32
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d009      	beq.n	8003f0e <HAL_UART_IRQHandler+0x66>
 8003efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 fc03 	bl	8004712 <UART_Receive_IT>
      return;
 8003f0c:	e25b      	b.n	80043c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 80de 	beq.w	80040d4 <HAL_UART_IRQHandler+0x22c>
 8003f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d106      	bne.n	8003f32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 80d1 	beq.w	80040d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00b      	beq.n	8003f56 <HAL_UART_IRQHandler+0xae>
 8003f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4e:	f043 0201 	orr.w	r2, r3, #1
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f5a:	f003 0304 	and.w	r3, r3, #4
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00b      	beq.n	8003f7a <HAL_UART_IRQHandler+0xd2>
 8003f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d005      	beq.n	8003f7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f72:	f043 0202 	orr.w	r2, r3, #2
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00b      	beq.n	8003f9e <HAL_UART_IRQHandler+0xf6>
 8003f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f96:	f043 0204 	orr.w	r2, r3, #4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fa2:	f003 0308 	and.w	r3, r3, #8
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d011      	beq.n	8003fce <HAL_UART_IRQHandler+0x126>
 8003faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fae:	f003 0320 	and.w	r3, r3, #32
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d105      	bne.n	8003fc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d005      	beq.n	8003fce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc6:	f043 0208 	orr.w	r2, r3, #8
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 81f2 	beq.w	80043bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fdc:	f003 0320 	and.w	r3, r3, #32
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x14e>
 8003fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe8:	f003 0320 	and.w	r3, r3, #32
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d002      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 fb8e 	bl	8004712 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004000:	2b00      	cmp	r3, #0
 8004002:	bf14      	ite	ne
 8004004:	2301      	movne	r3, #1
 8004006:	2300      	moveq	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d103      	bne.n	8004022 <HAL_UART_IRQHandler+0x17a>
 800401a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800401e:	2b00      	cmp	r3, #0
 8004020:	d04f      	beq.n	80040c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 fa98 	bl	8004558 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004032:	2b00      	cmp	r3, #0
 8004034:	d041      	beq.n	80040ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	3314      	adds	r3, #20
 800403c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004040:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004044:	e853 3f00 	ldrex	r3, [r3]
 8004048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800404c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004054:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3314      	adds	r3, #20
 800405e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004062:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800406e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004072:	e841 2300 	strex	r3, r2, [r1]
 8004076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800407a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1d9      	bne.n	8004036 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004086:	2b00      	cmp	r3, #0
 8004088:	d013      	beq.n	80040b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408e:	4a7e      	ldr	r2, [pc, #504]	@ (8004288 <HAL_UART_IRQHandler+0x3e0>)
 8004090:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe f9ee 	bl	8002478 <HAL_DMA_Abort_IT>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d016      	beq.n	80040d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040ac:	4610      	mov	r0, r2
 80040ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b0:	e00e      	b.n	80040d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7fd fac4 	bl	8001640 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b8:	e00a      	b.n	80040d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd fac0 	bl	8001640 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c0:	e006      	b.n	80040d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7fd fabc 	bl	8001640 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040ce:	e175      	b.n	80043bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040d0:	bf00      	nop
    return;
 80040d2:	e173      	b.n	80043bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d8:	2b01      	cmp	r3, #1
 80040da:	f040 814f 	bne.w	800437c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040e2:	f003 0310 	and.w	r3, r3, #16
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 8148 	beq.w	800437c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f0:	f003 0310 	and.w	r3, r3, #16
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 8141 	beq.w	800437c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040fa:	2300      	movs	r3, #0
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 80b6 	beq.w	800428c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800412c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 8145 	beq.w	80043c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800413a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800413e:	429a      	cmp	r2, r3
 8004140:	f080 813e 	bcs.w	80043c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800414a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	2b20      	cmp	r3, #32
 8004154:	f000 8088 	beq.w	8004268 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	330c      	adds	r3, #12
 800415e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004162:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004166:	e853 3f00 	ldrex	r3, [r3]
 800416a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800416e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004172:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004176:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	330c      	adds	r3, #12
 8004180:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004184:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004188:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004190:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004194:	e841 2300 	strex	r3, r2, [r1]
 8004198:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800419c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1d9      	bne.n	8004158 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3314      	adds	r3, #20
 80041aa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3314      	adds	r3, #20
 80041c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041c8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041d4:	e841 2300 	strex	r3, r2, [r1]
 80041d8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1e1      	bne.n	80041a4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	3314      	adds	r3, #20
 80041e6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041ea:	e853 3f00 	ldrex	r3, [r3]
 80041ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3314      	adds	r3, #20
 8004200:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004204:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004206:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004208:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800420a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800420c:	e841 2300 	strex	r3, r2, [r1]
 8004210:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004212:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1e3      	bne.n	80041e0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2220      	movs	r2, #32
 800421c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	330c      	adds	r3, #12
 800422c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004230:	e853 3f00 	ldrex	r3, [r3]
 8004234:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004238:	f023 0310 	bic.w	r3, r3, #16
 800423c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	330c      	adds	r3, #12
 8004246:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800424a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800424c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004250:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004252:	e841 2300 	strex	r3, r2, [r1]
 8004256:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004258:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1e3      	bne.n	8004226 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe f8cd 	bl	8002402 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004276:	b29b      	uxth	r3, r3
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	b29b      	uxth	r3, r3
 800427c:	4619      	mov	r1, r3
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f8ad 	bl	80043de <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004284:	e09c      	b.n	80043c0 <HAL_UART_IRQHandler+0x518>
 8004286:	bf00      	nop
 8004288:	0800461d 	.word	0x0800461d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004294:	b29b      	uxth	r3, r3
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 808e 	beq.w	80043c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80042a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8089 	beq.w	80043c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	330c      	adds	r3, #12
 80042b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042bc:	e853 3f00 	ldrex	r3, [r3]
 80042c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	330c      	adds	r3, #12
 80042d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80042d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042de:	e841 2300 	strex	r3, r2, [r1]
 80042e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1e3      	bne.n	80042b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	3314      	adds	r3, #20
 80042f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	e853 3f00 	ldrex	r3, [r3]
 80042f8:	623b      	str	r3, [r7, #32]
   return(result);
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	f023 0301 	bic.w	r3, r3, #1
 8004300:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3314      	adds	r3, #20
 800430a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800430e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800431c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e3      	bne.n	80042ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2220      	movs	r2, #32
 8004326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	330c      	adds	r3, #12
 8004336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	e853 3f00 	ldrex	r3, [r3]
 800433e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 0310 	bic.w	r3, r3, #16
 8004346:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	330c      	adds	r3, #12
 8004350:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004354:	61fa      	str	r2, [r7, #28]
 8004356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004358:	69b9      	ldr	r1, [r7, #24]
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	e841 2300 	strex	r3, r2, [r1]
 8004360:	617b      	str	r3, [r7, #20]
   return(result);
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1e3      	bne.n	8004330 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800436e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004372:	4619      	mov	r1, r3
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 f832 	bl	80043de <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800437a:	e023      	b.n	80043c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800437c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004384:	2b00      	cmp	r3, #0
 8004386:	d009      	beq.n	800439c <HAL_UART_IRQHandler+0x4f4>
 8004388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800438c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f955 	bl	8004644 <UART_Transmit_IT>
    return;
 800439a:	e014      	b.n	80043c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800439c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00e      	beq.n	80043c6 <HAL_UART_IRQHandler+0x51e>
 80043a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d008      	beq.n	80043c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f994 	bl	80046e2 <UART_EndTransmit_IT>
    return;
 80043ba:	e004      	b.n	80043c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80043bc:	bf00      	nop
 80043be:	e002      	b.n	80043c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043c0:	bf00      	nop
 80043c2:	e000      	b.n	80043c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043c4:	bf00      	nop
  }
}
 80043c6:	37e8      	adds	r7, #232	@ 0xe8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc80      	pop	{r7}
 80043dc:	4770      	bx	lr

080043de <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	460b      	mov	r3, r1
 80043e8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043ea:	bf00      	nop
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8004400:	4618      	mov	r0, r3
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	bc80      	pop	{r7}
 8004408:	4770      	bx	lr

0800440a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b090      	sub	sp, #64	@ 0x40
 800440e:	af00      	add	r7, sp, #0
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	603b      	str	r3, [r7, #0]
 8004416:	4613      	mov	r3, r2
 8004418:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441a:	e050      	b.n	80044be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800441e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004422:	d04c      	beq.n	80044be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004424:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004426:	2b00      	cmp	r3, #0
 8004428:	d007      	beq.n	800443a <UART_WaitOnFlagUntilTimeout+0x30>
 800442a:	f7fd feaf 	bl	800218c <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004436:	429a      	cmp	r2, r3
 8004438:	d241      	bcs.n	80044be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	330c      	adds	r3, #12
 8004440:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004444:	e853 3f00 	ldrex	r3, [r3]
 8004448:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800444a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004450:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	330c      	adds	r3, #12
 8004458:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800445a:	637a      	str	r2, [r7, #52]	@ 0x34
 800445c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004460:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004462:	e841 2300 	strex	r3, r2, [r1]
 8004466:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1e5      	bne.n	800443a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	3314      	adds	r3, #20
 8004474:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	e853 3f00 	ldrex	r3, [r3]
 800447c:	613b      	str	r3, [r7, #16]
   return(result);
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f023 0301 	bic.w	r3, r3, #1
 8004484:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	3314      	adds	r3, #20
 800448c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800448e:	623a      	str	r2, [r7, #32]
 8004490:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004492:	69f9      	ldr	r1, [r7, #28]
 8004494:	6a3a      	ldr	r2, [r7, #32]
 8004496:	e841 2300 	strex	r3, r2, [r1]
 800449a:	61bb      	str	r3, [r7, #24]
   return(result);
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1e5      	bne.n	800446e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e00f      	b.n	80044de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4013      	ands	r3, r2
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	bf0c      	ite	eq
 80044ce:	2301      	moveq	r3, #1
 80044d0:	2300      	movne	r3, #0
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	461a      	mov	r2, r3
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d09f      	beq.n	800441c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3740      	adds	r7, #64	@ 0x40
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	60f8      	str	r0, [r7, #12]
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	4613      	mov	r3, r2
 80044f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	88fa      	ldrh	r2, [r7, #6]
 80044fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	88fa      	ldrh	r2, [r7, #6]
 8004504:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2222      	movs	r2, #34	@ 0x22
 8004510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d007      	beq.n	800452c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800452a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	695a      	ldr	r2, [r3, #20]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0220 	orr.w	r2, r2, #32
 800454a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004558:	b480      	push	{r7}
 800455a:	b095      	sub	sp, #84	@ 0x54
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	330c      	adds	r3, #12
 8004566:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800456a:	e853 3f00 	ldrex	r3, [r3]
 800456e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004572:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004576:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	330c      	adds	r3, #12
 800457e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004580:	643a      	str	r2, [r7, #64]	@ 0x40
 8004582:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004584:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004586:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004588:	e841 2300 	strex	r3, r2, [r1]
 800458c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800458e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1e5      	bne.n	8004560 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3314      	adds	r3, #20
 800459a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	e853 3f00 	ldrex	r3, [r3]
 80045a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	f023 0301 	bic.w	r3, r3, #1
 80045aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	3314      	adds	r3, #20
 80045b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045bc:	e841 2300 	strex	r3, r2, [r1]
 80045c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e5      	bne.n	8004594 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d119      	bne.n	8004604 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	330c      	adds	r3, #12
 80045d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	e853 3f00 	ldrex	r3, [r3]
 80045de:	60bb      	str	r3, [r7, #8]
   return(result);
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f023 0310 	bic.w	r3, r3, #16
 80045e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	330c      	adds	r3, #12
 80045ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045f0:	61ba      	str	r2, [r7, #24]
 80045f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f4:	6979      	ldr	r1, [r7, #20]
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	e841 2300 	strex	r3, r2, [r1]
 80045fc:	613b      	str	r3, [r7, #16]
   return(result);
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1e5      	bne.n	80045d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004612:	bf00      	nop
 8004614:	3754      	adds	r7, #84	@ 0x54
 8004616:	46bd      	mov	sp, r7
 8004618:	bc80      	pop	{r7}
 800461a:	4770      	bx	lr

0800461c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f7fd f802 	bl	8001640 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800463c:	bf00      	nop
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b21      	cmp	r3, #33	@ 0x21
 8004656:	d13e      	bne.n	80046d6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004660:	d114      	bne.n	800468c <UART_Transmit_IT+0x48>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d110      	bne.n	800468c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	881b      	ldrh	r3, [r3, #0]
 8004674:	461a      	mov	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800467e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	1c9a      	adds	r2, r3, #2
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	621a      	str	r2, [r3, #32]
 800468a:	e008      	b.n	800469e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	1c59      	adds	r1, r3, #1
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	6211      	str	r1, [r2, #32]
 8004696:	781a      	ldrb	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	4619      	mov	r1, r3
 80046ac:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10f      	bne.n	80046d2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68da      	ldr	r2, [r3, #12]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68da      	ldr	r2, [r3, #12]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	e000      	b.n	80046d8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046d6:	2302      	movs	r3, #2
  }
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr

080046e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b082      	sub	sp, #8
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7ff fe62 	bl	80043cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b08c      	sub	sp, #48	@ 0x30
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b22      	cmp	r3, #34	@ 0x22
 8004724:	f040 80ae 	bne.w	8004884 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004730:	d117      	bne.n	8004762 <UART_Receive_IT+0x50>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d113      	bne.n	8004762 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800473a:	2300      	movs	r3, #0
 800473c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004742:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	b29b      	uxth	r3, r3
 800474c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004750:	b29a      	uxth	r2, r3
 8004752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004754:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475a:	1c9a      	adds	r2, r3, #2
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004760:	e026      	b.n	80047b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004766:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004768:	2300      	movs	r3, #0
 800476a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004774:	d007      	beq.n	8004786 <UART_Receive_IT+0x74>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10a      	bne.n	8004794 <UART_Receive_IT+0x82>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	b2da      	uxtb	r2, r3
 800478e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004790:	701a      	strb	r2, [r3, #0]
 8004792:	e008      	b.n	80047a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	b2db      	uxtb	r3, r3
 800479c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047aa:	1c5a      	adds	r2, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	3b01      	subs	r3, #1
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	4619      	mov	r1, r3
 80047be:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d15d      	bne.n	8004880 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0220 	bic.w	r2, r2, #32
 80047d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68da      	ldr	r2, [r3, #12]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695a      	ldr	r2, [r3, #20]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0201 	bic.w	r2, r2, #1
 80047f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	2b01      	cmp	r3, #1
 8004808:	d135      	bne.n	8004876 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	330c      	adds	r3, #12
 8004816:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	e853 3f00 	ldrex	r3, [r3]
 800481e:	613b      	str	r3, [r7, #16]
   return(result);
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	f023 0310 	bic.w	r3, r3, #16
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	330c      	adds	r3, #12
 800482e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004830:	623a      	str	r2, [r7, #32]
 8004832:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004834:	69f9      	ldr	r1, [r7, #28]
 8004836:	6a3a      	ldr	r2, [r7, #32]
 8004838:	e841 2300 	strex	r3, r2, [r1]
 800483c:	61bb      	str	r3, [r7, #24]
   return(result);
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1e5      	bne.n	8004810 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0310 	and.w	r3, r3, #16
 800484e:	2b10      	cmp	r3, #16
 8004850:	d10a      	bne.n	8004868 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	60fb      	str	r3, [r7, #12]
 8004866:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800486c:	4619      	mov	r1, r3
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7ff fdb5 	bl	80043de <HAL_UARTEx_RxEventCallback>
 8004874:	e002      	b.n	800487c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7fc fe58 	bl	800152c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800487c:	2300      	movs	r3, #0
 800487e:	e002      	b.n	8004886 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	e000      	b.n	8004886 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004884:	2302      	movs	r3, #2
  }
}
 8004886:	4618      	mov	r0, r3
 8004888:	3730      	adds	r7, #48	@ 0x30
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68da      	ldr	r2, [r3, #12]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689a      	ldr	r2, [r3, #8]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80048ca:	f023 030c 	bic.w	r3, r3, #12
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6812      	ldr	r2, [r2, #0]
 80048d2:	68b9      	ldr	r1, [r7, #8]
 80048d4:	430b      	orrs	r3, r1
 80048d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	699a      	ldr	r2, [r3, #24]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a2c      	ldr	r2, [pc, #176]	@ (80049a4 <UART_SetConfig+0x114>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d103      	bne.n	8004900 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80048f8:	f7ff f9ac 	bl	8003c54 <HAL_RCC_GetPCLK2Freq>
 80048fc:	60f8      	str	r0, [r7, #12]
 80048fe:	e002      	b.n	8004906 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004900:	f7ff f994 	bl	8003c2c <HAL_RCC_GetPCLK1Freq>
 8004904:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	4613      	mov	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	009a      	lsls	r2, r3, #2
 8004910:	441a      	add	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	fbb2 f3f3 	udiv	r3, r2, r3
 800491c:	4a22      	ldr	r2, [pc, #136]	@ (80049a8 <UART_SetConfig+0x118>)
 800491e:	fba2 2303 	umull	r2, r3, r2, r3
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	0119      	lsls	r1, r3, #4
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4613      	mov	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	4413      	add	r3, r2
 800492e:	009a      	lsls	r2, r3, #2
 8004930:	441a      	add	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	fbb2 f2f3 	udiv	r2, r2, r3
 800493c:	4b1a      	ldr	r3, [pc, #104]	@ (80049a8 <UART_SetConfig+0x118>)
 800493e:	fba3 0302 	umull	r0, r3, r3, r2
 8004942:	095b      	lsrs	r3, r3, #5
 8004944:	2064      	movs	r0, #100	@ 0x64
 8004946:	fb00 f303 	mul.w	r3, r0, r3
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	3332      	adds	r3, #50	@ 0x32
 8004950:	4a15      	ldr	r2, [pc, #84]	@ (80049a8 <UART_SetConfig+0x118>)
 8004952:	fba2 2303 	umull	r2, r3, r2, r3
 8004956:	095b      	lsrs	r3, r3, #5
 8004958:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800495c:	4419      	add	r1, r3
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4613      	mov	r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	4413      	add	r3, r2
 8004966:	009a      	lsls	r2, r3, #2
 8004968:	441a      	add	r2, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	fbb2 f2f3 	udiv	r2, r2, r3
 8004974:	4b0c      	ldr	r3, [pc, #48]	@ (80049a8 <UART_SetConfig+0x118>)
 8004976:	fba3 0302 	umull	r0, r3, r3, r2
 800497a:	095b      	lsrs	r3, r3, #5
 800497c:	2064      	movs	r0, #100	@ 0x64
 800497e:	fb00 f303 	mul.w	r3, r0, r3
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	3332      	adds	r3, #50	@ 0x32
 8004988:	4a07      	ldr	r2, [pc, #28]	@ (80049a8 <UART_SetConfig+0x118>)
 800498a:	fba2 2303 	umull	r2, r3, r2, r3
 800498e:	095b      	lsrs	r3, r3, #5
 8004990:	f003 020f 	and.w	r2, r3, #15
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	440a      	add	r2, r1
 800499a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800499c:	bf00      	nop
 800499e:	3710      	adds	r7, #16
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	40013800 	.word	0x40013800
 80049a8:	51eb851f 	.word	0x51eb851f

080049ac <__cvt>:
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049b2:	461d      	mov	r5, r3
 80049b4:	bfbb      	ittet	lt
 80049b6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80049ba:	461d      	movlt	r5, r3
 80049bc:	2300      	movge	r3, #0
 80049be:	232d      	movlt	r3, #45	@ 0x2d
 80049c0:	b088      	sub	sp, #32
 80049c2:	4614      	mov	r4, r2
 80049c4:	bfb8      	it	lt
 80049c6:	4614      	movlt	r4, r2
 80049c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80049ca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80049cc:	7013      	strb	r3, [r2, #0]
 80049ce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80049d0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80049d4:	f023 0820 	bic.w	r8, r3, #32
 80049d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049dc:	d005      	beq.n	80049ea <__cvt+0x3e>
 80049de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80049e2:	d100      	bne.n	80049e6 <__cvt+0x3a>
 80049e4:	3601      	adds	r6, #1
 80049e6:	2302      	movs	r3, #2
 80049e8:	e000      	b.n	80049ec <__cvt+0x40>
 80049ea:	2303      	movs	r3, #3
 80049ec:	aa07      	add	r2, sp, #28
 80049ee:	9204      	str	r2, [sp, #16]
 80049f0:	aa06      	add	r2, sp, #24
 80049f2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80049f6:	e9cd 3600 	strd	r3, r6, [sp]
 80049fa:	4622      	mov	r2, r4
 80049fc:	462b      	mov	r3, r5
 80049fe:	f000 fe6f 	bl	80056e0 <_dtoa_r>
 8004a02:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004a06:	4607      	mov	r7, r0
 8004a08:	d119      	bne.n	8004a3e <__cvt+0x92>
 8004a0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004a0c:	07db      	lsls	r3, r3, #31
 8004a0e:	d50e      	bpl.n	8004a2e <__cvt+0x82>
 8004a10:	eb00 0906 	add.w	r9, r0, r6
 8004a14:	2200      	movs	r2, #0
 8004a16:	2300      	movs	r3, #0
 8004a18:	4620      	mov	r0, r4
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	f7fb ffc4 	bl	80009a8 <__aeabi_dcmpeq>
 8004a20:	b108      	cbz	r0, 8004a26 <__cvt+0x7a>
 8004a22:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a26:	2230      	movs	r2, #48	@ 0x30
 8004a28:	9b07      	ldr	r3, [sp, #28]
 8004a2a:	454b      	cmp	r3, r9
 8004a2c:	d31e      	bcc.n	8004a6c <__cvt+0xc0>
 8004a2e:	4638      	mov	r0, r7
 8004a30:	9b07      	ldr	r3, [sp, #28]
 8004a32:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004a34:	1bdb      	subs	r3, r3, r7
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	b008      	add	sp, #32
 8004a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a42:	eb00 0906 	add.w	r9, r0, r6
 8004a46:	d1e5      	bne.n	8004a14 <__cvt+0x68>
 8004a48:	7803      	ldrb	r3, [r0, #0]
 8004a4a:	2b30      	cmp	r3, #48	@ 0x30
 8004a4c:	d10a      	bne.n	8004a64 <__cvt+0xb8>
 8004a4e:	2200      	movs	r2, #0
 8004a50:	2300      	movs	r3, #0
 8004a52:	4620      	mov	r0, r4
 8004a54:	4629      	mov	r1, r5
 8004a56:	f7fb ffa7 	bl	80009a8 <__aeabi_dcmpeq>
 8004a5a:	b918      	cbnz	r0, 8004a64 <__cvt+0xb8>
 8004a5c:	f1c6 0601 	rsb	r6, r6, #1
 8004a60:	f8ca 6000 	str.w	r6, [sl]
 8004a64:	f8da 3000 	ldr.w	r3, [sl]
 8004a68:	4499      	add	r9, r3
 8004a6a:	e7d3      	b.n	8004a14 <__cvt+0x68>
 8004a6c:	1c59      	adds	r1, r3, #1
 8004a6e:	9107      	str	r1, [sp, #28]
 8004a70:	701a      	strb	r2, [r3, #0]
 8004a72:	e7d9      	b.n	8004a28 <__cvt+0x7c>

08004a74 <__exponent>:
 8004a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a76:	2900      	cmp	r1, #0
 8004a78:	bfb6      	itet	lt
 8004a7a:	232d      	movlt	r3, #45	@ 0x2d
 8004a7c:	232b      	movge	r3, #43	@ 0x2b
 8004a7e:	4249      	neglt	r1, r1
 8004a80:	2909      	cmp	r1, #9
 8004a82:	7002      	strb	r2, [r0, #0]
 8004a84:	7043      	strb	r3, [r0, #1]
 8004a86:	dd29      	ble.n	8004adc <__exponent+0x68>
 8004a88:	f10d 0307 	add.w	r3, sp, #7
 8004a8c:	461d      	mov	r5, r3
 8004a8e:	270a      	movs	r7, #10
 8004a90:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a94:	461a      	mov	r2, r3
 8004a96:	fb07 1416 	mls	r4, r7, r6, r1
 8004a9a:	3430      	adds	r4, #48	@ 0x30
 8004a9c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004aa0:	460c      	mov	r4, r1
 8004aa2:	2c63      	cmp	r4, #99	@ 0x63
 8004aa4:	4631      	mov	r1, r6
 8004aa6:	f103 33ff 	add.w	r3, r3, #4294967295
 8004aaa:	dcf1      	bgt.n	8004a90 <__exponent+0x1c>
 8004aac:	3130      	adds	r1, #48	@ 0x30
 8004aae:	1e94      	subs	r4, r2, #2
 8004ab0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ab4:	4623      	mov	r3, r4
 8004ab6:	1c41      	adds	r1, r0, #1
 8004ab8:	42ab      	cmp	r3, r5
 8004aba:	d30a      	bcc.n	8004ad2 <__exponent+0x5e>
 8004abc:	f10d 0309 	add.w	r3, sp, #9
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	42ac      	cmp	r4, r5
 8004ac4:	bf88      	it	hi
 8004ac6:	2300      	movhi	r3, #0
 8004ac8:	3302      	adds	r3, #2
 8004aca:	4403      	add	r3, r0
 8004acc:	1a18      	subs	r0, r3, r0
 8004ace:	b003      	add	sp, #12
 8004ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ad2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ad6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004ada:	e7ed      	b.n	8004ab8 <__exponent+0x44>
 8004adc:	2330      	movs	r3, #48	@ 0x30
 8004ade:	3130      	adds	r1, #48	@ 0x30
 8004ae0:	7083      	strb	r3, [r0, #2]
 8004ae2:	70c1      	strb	r1, [r0, #3]
 8004ae4:	1d03      	adds	r3, r0, #4
 8004ae6:	e7f1      	b.n	8004acc <__exponent+0x58>

08004ae8 <_printf_float>:
 8004ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aec:	b091      	sub	sp, #68	@ 0x44
 8004aee:	460c      	mov	r4, r1
 8004af0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004af4:	4616      	mov	r6, r2
 8004af6:	461f      	mov	r7, r3
 8004af8:	4605      	mov	r5, r0
 8004afa:	f000 fce1 	bl	80054c0 <_localeconv_r>
 8004afe:	6803      	ldr	r3, [r0, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	9308      	str	r3, [sp, #32]
 8004b04:	f7fb fb24 	bl	8000150 <strlen>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	930e      	str	r3, [sp, #56]	@ 0x38
 8004b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8004b10:	9009      	str	r0, [sp, #36]	@ 0x24
 8004b12:	3307      	adds	r3, #7
 8004b14:	f023 0307 	bic.w	r3, r3, #7
 8004b18:	f103 0208 	add.w	r2, r3, #8
 8004b1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b20:	f8d4 b000 	ldr.w	fp, [r4]
 8004b24:	f8c8 2000 	str.w	r2, [r8]
 8004b28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004b2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004b30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004b32:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004b36:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004b42:	4b9c      	ldr	r3, [pc, #624]	@ (8004db4 <_printf_float+0x2cc>)
 8004b44:	f7fb ff62 	bl	8000a0c <__aeabi_dcmpun>
 8004b48:	bb70      	cbnz	r0, 8004ba8 <_printf_float+0xc0>
 8004b4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b52:	4b98      	ldr	r3, [pc, #608]	@ (8004db4 <_printf_float+0x2cc>)
 8004b54:	f7fb ff3c 	bl	80009d0 <__aeabi_dcmple>
 8004b58:	bb30      	cbnz	r0, 8004ba8 <_printf_float+0xc0>
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	4640      	mov	r0, r8
 8004b60:	4649      	mov	r1, r9
 8004b62:	f7fb ff2b 	bl	80009bc <__aeabi_dcmplt>
 8004b66:	b110      	cbz	r0, 8004b6e <_printf_float+0x86>
 8004b68:	232d      	movs	r3, #45	@ 0x2d
 8004b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b6e:	4a92      	ldr	r2, [pc, #584]	@ (8004db8 <_printf_float+0x2d0>)
 8004b70:	4b92      	ldr	r3, [pc, #584]	@ (8004dbc <_printf_float+0x2d4>)
 8004b72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b76:	bf8c      	ite	hi
 8004b78:	4690      	movhi	r8, r2
 8004b7a:	4698      	movls	r8, r3
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	f04f 0900 	mov.w	r9, #0
 8004b82:	6123      	str	r3, [r4, #16]
 8004b84:	f02b 0304 	bic.w	r3, fp, #4
 8004b88:	6023      	str	r3, [r4, #0]
 8004b8a:	4633      	mov	r3, r6
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	4628      	mov	r0, r5
 8004b90:	9700      	str	r7, [sp, #0]
 8004b92:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004b94:	f000 f9d4 	bl	8004f40 <_printf_common>
 8004b98:	3001      	adds	r0, #1
 8004b9a:	f040 8090 	bne.w	8004cbe <_printf_float+0x1d6>
 8004b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba2:	b011      	add	sp, #68	@ 0x44
 8004ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba8:	4642      	mov	r2, r8
 8004baa:	464b      	mov	r3, r9
 8004bac:	4640      	mov	r0, r8
 8004bae:	4649      	mov	r1, r9
 8004bb0:	f7fb ff2c 	bl	8000a0c <__aeabi_dcmpun>
 8004bb4:	b148      	cbz	r0, 8004bca <_printf_float+0xe2>
 8004bb6:	464b      	mov	r3, r9
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	bfb8      	it	lt
 8004bbc:	232d      	movlt	r3, #45	@ 0x2d
 8004bbe:	4a80      	ldr	r2, [pc, #512]	@ (8004dc0 <_printf_float+0x2d8>)
 8004bc0:	bfb8      	it	lt
 8004bc2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004bc6:	4b7f      	ldr	r3, [pc, #508]	@ (8004dc4 <_printf_float+0x2dc>)
 8004bc8:	e7d3      	b.n	8004b72 <_printf_float+0x8a>
 8004bca:	6863      	ldr	r3, [r4, #4]
 8004bcc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	d13f      	bne.n	8004c54 <_printf_float+0x16c>
 8004bd4:	2306      	movs	r3, #6
 8004bd6:	6063      	str	r3, [r4, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004bde:	6023      	str	r3, [r4, #0]
 8004be0:	9206      	str	r2, [sp, #24]
 8004be2:	aa0e      	add	r2, sp, #56	@ 0x38
 8004be4:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004be8:	aa0d      	add	r2, sp, #52	@ 0x34
 8004bea:	9203      	str	r2, [sp, #12]
 8004bec:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004bf0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004bf4:	6863      	ldr	r3, [r4, #4]
 8004bf6:	4642      	mov	r2, r8
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	464b      	mov	r3, r9
 8004bfe:	910a      	str	r1, [sp, #40]	@ 0x28
 8004c00:	f7ff fed4 	bl	80049ac <__cvt>
 8004c04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004c06:	4680      	mov	r8, r0
 8004c08:	2947      	cmp	r1, #71	@ 0x47
 8004c0a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004c0c:	d128      	bne.n	8004c60 <_printf_float+0x178>
 8004c0e:	1cc8      	adds	r0, r1, #3
 8004c10:	db02      	blt.n	8004c18 <_printf_float+0x130>
 8004c12:	6863      	ldr	r3, [r4, #4]
 8004c14:	4299      	cmp	r1, r3
 8004c16:	dd40      	ble.n	8004c9a <_printf_float+0x1b2>
 8004c18:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c1c:	fa5f fa8a 	uxtb.w	sl, sl
 8004c20:	4652      	mov	r2, sl
 8004c22:	3901      	subs	r1, #1
 8004c24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004c28:	910d      	str	r1, [sp, #52]	@ 0x34
 8004c2a:	f7ff ff23 	bl	8004a74 <__exponent>
 8004c2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004c30:	4681      	mov	r9, r0
 8004c32:	1813      	adds	r3, r2, r0
 8004c34:	2a01      	cmp	r2, #1
 8004c36:	6123      	str	r3, [r4, #16]
 8004c38:	dc02      	bgt.n	8004c40 <_printf_float+0x158>
 8004c3a:	6822      	ldr	r2, [r4, #0]
 8004c3c:	07d2      	lsls	r2, r2, #31
 8004c3e:	d501      	bpl.n	8004c44 <_printf_float+0x15c>
 8004c40:	3301      	adds	r3, #1
 8004c42:	6123      	str	r3, [r4, #16]
 8004c44:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d09e      	beq.n	8004b8a <_printf_float+0xa2>
 8004c4c:	232d      	movs	r3, #45	@ 0x2d
 8004c4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c52:	e79a      	b.n	8004b8a <_printf_float+0xa2>
 8004c54:	2947      	cmp	r1, #71	@ 0x47
 8004c56:	d1bf      	bne.n	8004bd8 <_printf_float+0xf0>
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1bd      	bne.n	8004bd8 <_printf_float+0xf0>
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e7ba      	b.n	8004bd6 <_printf_float+0xee>
 8004c60:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c64:	d9dc      	bls.n	8004c20 <_printf_float+0x138>
 8004c66:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c6a:	d118      	bne.n	8004c9e <_printf_float+0x1b6>
 8004c6c:	2900      	cmp	r1, #0
 8004c6e:	6863      	ldr	r3, [r4, #4]
 8004c70:	dd0b      	ble.n	8004c8a <_printf_float+0x1a2>
 8004c72:	6121      	str	r1, [r4, #16]
 8004c74:	b913      	cbnz	r3, 8004c7c <_printf_float+0x194>
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	07d0      	lsls	r0, r2, #31
 8004c7a:	d502      	bpl.n	8004c82 <_printf_float+0x19a>
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	440b      	add	r3, r1
 8004c80:	6123      	str	r3, [r4, #16]
 8004c82:	f04f 0900 	mov.w	r9, #0
 8004c86:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c88:	e7dc      	b.n	8004c44 <_printf_float+0x15c>
 8004c8a:	b913      	cbnz	r3, 8004c92 <_printf_float+0x1aa>
 8004c8c:	6822      	ldr	r2, [r4, #0]
 8004c8e:	07d2      	lsls	r2, r2, #31
 8004c90:	d501      	bpl.n	8004c96 <_printf_float+0x1ae>
 8004c92:	3302      	adds	r3, #2
 8004c94:	e7f4      	b.n	8004c80 <_printf_float+0x198>
 8004c96:	2301      	movs	r3, #1
 8004c98:	e7f2      	b.n	8004c80 <_printf_float+0x198>
 8004c9a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ca0:	4299      	cmp	r1, r3
 8004ca2:	db05      	blt.n	8004cb0 <_printf_float+0x1c8>
 8004ca4:	6823      	ldr	r3, [r4, #0]
 8004ca6:	6121      	str	r1, [r4, #16]
 8004ca8:	07d8      	lsls	r0, r3, #31
 8004caa:	d5ea      	bpl.n	8004c82 <_printf_float+0x19a>
 8004cac:	1c4b      	adds	r3, r1, #1
 8004cae:	e7e7      	b.n	8004c80 <_printf_float+0x198>
 8004cb0:	2900      	cmp	r1, #0
 8004cb2:	bfcc      	ite	gt
 8004cb4:	2201      	movgt	r2, #1
 8004cb6:	f1c1 0202 	rsble	r2, r1, #2
 8004cba:	4413      	add	r3, r2
 8004cbc:	e7e0      	b.n	8004c80 <_printf_float+0x198>
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	055a      	lsls	r2, r3, #21
 8004cc2:	d407      	bmi.n	8004cd4 <_printf_float+0x1ec>
 8004cc4:	6923      	ldr	r3, [r4, #16]
 8004cc6:	4642      	mov	r2, r8
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	47b8      	blx	r7
 8004cce:	3001      	adds	r0, #1
 8004cd0:	d12b      	bne.n	8004d2a <_printf_float+0x242>
 8004cd2:	e764      	b.n	8004b9e <_printf_float+0xb6>
 8004cd4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004cd8:	f240 80dc 	bls.w	8004e94 <_printf_float+0x3ac>
 8004cdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	f7fb fe60 	bl	80009a8 <__aeabi_dcmpeq>
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d033      	beq.n	8004d54 <_printf_float+0x26c>
 8004cec:	2301      	movs	r3, #1
 8004cee:	4631      	mov	r1, r6
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	4a35      	ldr	r2, [pc, #212]	@ (8004dc8 <_printf_float+0x2e0>)
 8004cf4:	47b8      	blx	r7
 8004cf6:	3001      	adds	r0, #1
 8004cf8:	f43f af51 	beq.w	8004b9e <_printf_float+0xb6>
 8004cfc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004d00:	4543      	cmp	r3, r8
 8004d02:	db02      	blt.n	8004d0a <_printf_float+0x222>
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	07d8      	lsls	r0, r3, #31
 8004d08:	d50f      	bpl.n	8004d2a <_printf_float+0x242>
 8004d0a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d0e:	4631      	mov	r1, r6
 8004d10:	4628      	mov	r0, r5
 8004d12:	47b8      	blx	r7
 8004d14:	3001      	adds	r0, #1
 8004d16:	f43f af42 	beq.w	8004b9e <_printf_float+0xb6>
 8004d1a:	f04f 0900 	mov.w	r9, #0
 8004d1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004d22:	f104 0a1a 	add.w	sl, r4, #26
 8004d26:	45c8      	cmp	r8, r9
 8004d28:	dc09      	bgt.n	8004d3e <_printf_float+0x256>
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	079b      	lsls	r3, r3, #30
 8004d2e:	f100 8102 	bmi.w	8004f36 <_printf_float+0x44e>
 8004d32:	68e0      	ldr	r0, [r4, #12]
 8004d34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d36:	4298      	cmp	r0, r3
 8004d38:	bfb8      	it	lt
 8004d3a:	4618      	movlt	r0, r3
 8004d3c:	e731      	b.n	8004ba2 <_printf_float+0xba>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4652      	mov	r2, sl
 8004d42:	4631      	mov	r1, r6
 8004d44:	4628      	mov	r0, r5
 8004d46:	47b8      	blx	r7
 8004d48:	3001      	adds	r0, #1
 8004d4a:	f43f af28 	beq.w	8004b9e <_printf_float+0xb6>
 8004d4e:	f109 0901 	add.w	r9, r9, #1
 8004d52:	e7e8      	b.n	8004d26 <_printf_float+0x23e>
 8004d54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	dc38      	bgt.n	8004dcc <_printf_float+0x2e4>
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	4631      	mov	r1, r6
 8004d5e:	4628      	mov	r0, r5
 8004d60:	4a19      	ldr	r2, [pc, #100]	@ (8004dc8 <_printf_float+0x2e0>)
 8004d62:	47b8      	blx	r7
 8004d64:	3001      	adds	r0, #1
 8004d66:	f43f af1a 	beq.w	8004b9e <_printf_float+0xb6>
 8004d6a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004d6e:	ea59 0303 	orrs.w	r3, r9, r3
 8004d72:	d102      	bne.n	8004d7a <_printf_float+0x292>
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	07d9      	lsls	r1, r3, #31
 8004d78:	d5d7      	bpl.n	8004d2a <_printf_float+0x242>
 8004d7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d7e:	4631      	mov	r1, r6
 8004d80:	4628      	mov	r0, r5
 8004d82:	47b8      	blx	r7
 8004d84:	3001      	adds	r0, #1
 8004d86:	f43f af0a 	beq.w	8004b9e <_printf_float+0xb6>
 8004d8a:	f04f 0a00 	mov.w	sl, #0
 8004d8e:	f104 0b1a 	add.w	fp, r4, #26
 8004d92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d94:	425b      	negs	r3, r3
 8004d96:	4553      	cmp	r3, sl
 8004d98:	dc01      	bgt.n	8004d9e <_printf_float+0x2b6>
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	e793      	b.n	8004cc6 <_printf_float+0x1de>
 8004d9e:	2301      	movs	r3, #1
 8004da0:	465a      	mov	r2, fp
 8004da2:	4631      	mov	r1, r6
 8004da4:	4628      	mov	r0, r5
 8004da6:	47b8      	blx	r7
 8004da8:	3001      	adds	r0, #1
 8004daa:	f43f aef8 	beq.w	8004b9e <_printf_float+0xb6>
 8004dae:	f10a 0a01 	add.w	sl, sl, #1
 8004db2:	e7ee      	b.n	8004d92 <_printf_float+0x2aa>
 8004db4:	7fefffff 	.word	0x7fefffff
 8004db8:	08007e2a 	.word	0x08007e2a
 8004dbc:	08007e26 	.word	0x08007e26
 8004dc0:	08007e32 	.word	0x08007e32
 8004dc4:	08007e2e 	.word	0x08007e2e
 8004dc8:	08007e36 	.word	0x08007e36
 8004dcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004dce:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004dd2:	4553      	cmp	r3, sl
 8004dd4:	bfa8      	it	ge
 8004dd6:	4653      	movge	r3, sl
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	4699      	mov	r9, r3
 8004ddc:	dc36      	bgt.n	8004e4c <_printf_float+0x364>
 8004dde:	f04f 0b00 	mov.w	fp, #0
 8004de2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004de6:	f104 021a 	add.w	r2, r4, #26
 8004dea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004dec:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dee:	eba3 0309 	sub.w	r3, r3, r9
 8004df2:	455b      	cmp	r3, fp
 8004df4:	dc31      	bgt.n	8004e5a <_printf_float+0x372>
 8004df6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004df8:	459a      	cmp	sl, r3
 8004dfa:	dc3a      	bgt.n	8004e72 <_printf_float+0x38a>
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	07da      	lsls	r2, r3, #31
 8004e00:	d437      	bmi.n	8004e72 <_printf_float+0x38a>
 8004e02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e04:	ebaa 0903 	sub.w	r9, sl, r3
 8004e08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e0a:	ebaa 0303 	sub.w	r3, sl, r3
 8004e0e:	4599      	cmp	r9, r3
 8004e10:	bfa8      	it	ge
 8004e12:	4699      	movge	r9, r3
 8004e14:	f1b9 0f00 	cmp.w	r9, #0
 8004e18:	dc33      	bgt.n	8004e82 <_printf_float+0x39a>
 8004e1a:	f04f 0800 	mov.w	r8, #0
 8004e1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e22:	f104 0b1a 	add.w	fp, r4, #26
 8004e26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e28:	ebaa 0303 	sub.w	r3, sl, r3
 8004e2c:	eba3 0309 	sub.w	r3, r3, r9
 8004e30:	4543      	cmp	r3, r8
 8004e32:	f77f af7a 	ble.w	8004d2a <_printf_float+0x242>
 8004e36:	2301      	movs	r3, #1
 8004e38:	465a      	mov	r2, fp
 8004e3a:	4631      	mov	r1, r6
 8004e3c:	4628      	mov	r0, r5
 8004e3e:	47b8      	blx	r7
 8004e40:	3001      	adds	r0, #1
 8004e42:	f43f aeac 	beq.w	8004b9e <_printf_float+0xb6>
 8004e46:	f108 0801 	add.w	r8, r8, #1
 8004e4a:	e7ec      	b.n	8004e26 <_printf_float+0x33e>
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	d1c2      	bne.n	8004dde <_printf_float+0x2f6>
 8004e58:	e6a1      	b.n	8004b9e <_printf_float+0xb6>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4631      	mov	r1, r6
 8004e5e:	4628      	mov	r0, r5
 8004e60:	920a      	str	r2, [sp, #40]	@ 0x28
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	f43f ae9a 	beq.w	8004b9e <_printf_float+0xb6>
 8004e6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e6c:	f10b 0b01 	add.w	fp, fp, #1
 8004e70:	e7bb      	b.n	8004dea <_printf_float+0x302>
 8004e72:	4631      	mov	r1, r6
 8004e74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e78:	4628      	mov	r0, r5
 8004e7a:	47b8      	blx	r7
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d1c0      	bne.n	8004e02 <_printf_float+0x31a>
 8004e80:	e68d      	b.n	8004b9e <_printf_float+0xb6>
 8004e82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e84:	464b      	mov	r3, r9
 8004e86:	4631      	mov	r1, r6
 8004e88:	4628      	mov	r0, r5
 8004e8a:	4442      	add	r2, r8
 8004e8c:	47b8      	blx	r7
 8004e8e:	3001      	adds	r0, #1
 8004e90:	d1c3      	bne.n	8004e1a <_printf_float+0x332>
 8004e92:	e684      	b.n	8004b9e <_printf_float+0xb6>
 8004e94:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004e98:	f1ba 0f01 	cmp.w	sl, #1
 8004e9c:	dc01      	bgt.n	8004ea2 <_printf_float+0x3ba>
 8004e9e:	07db      	lsls	r3, r3, #31
 8004ea0:	d536      	bpl.n	8004f10 <_printf_float+0x428>
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	4642      	mov	r2, r8
 8004ea6:	4631      	mov	r1, r6
 8004ea8:	4628      	mov	r0, r5
 8004eaa:	47b8      	blx	r7
 8004eac:	3001      	adds	r0, #1
 8004eae:	f43f ae76 	beq.w	8004b9e <_printf_float+0xb6>
 8004eb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	4628      	mov	r0, r5
 8004eba:	47b8      	blx	r7
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	f43f ae6e 	beq.w	8004b9e <_printf_float+0xb6>
 8004ec2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ece:	f7fb fd6b 	bl	80009a8 <__aeabi_dcmpeq>
 8004ed2:	b9c0      	cbnz	r0, 8004f06 <_printf_float+0x41e>
 8004ed4:	4653      	mov	r3, sl
 8004ed6:	f108 0201 	add.w	r2, r8, #1
 8004eda:	4631      	mov	r1, r6
 8004edc:	4628      	mov	r0, r5
 8004ede:	47b8      	blx	r7
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	d10c      	bne.n	8004efe <_printf_float+0x416>
 8004ee4:	e65b      	b.n	8004b9e <_printf_float+0xb6>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	465a      	mov	r2, fp
 8004eea:	4631      	mov	r1, r6
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b8      	blx	r7
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	f43f ae54 	beq.w	8004b9e <_printf_float+0xb6>
 8004ef6:	f108 0801 	add.w	r8, r8, #1
 8004efa:	45d0      	cmp	r8, sl
 8004efc:	dbf3      	blt.n	8004ee6 <_printf_float+0x3fe>
 8004efe:	464b      	mov	r3, r9
 8004f00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004f04:	e6e0      	b.n	8004cc8 <_printf_float+0x1e0>
 8004f06:	f04f 0800 	mov.w	r8, #0
 8004f0a:	f104 0b1a 	add.w	fp, r4, #26
 8004f0e:	e7f4      	b.n	8004efa <_printf_float+0x412>
 8004f10:	2301      	movs	r3, #1
 8004f12:	4642      	mov	r2, r8
 8004f14:	e7e1      	b.n	8004eda <_printf_float+0x3f2>
 8004f16:	2301      	movs	r3, #1
 8004f18:	464a      	mov	r2, r9
 8004f1a:	4631      	mov	r1, r6
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	47b8      	blx	r7
 8004f20:	3001      	adds	r0, #1
 8004f22:	f43f ae3c 	beq.w	8004b9e <_printf_float+0xb6>
 8004f26:	f108 0801 	add.w	r8, r8, #1
 8004f2a:	68e3      	ldr	r3, [r4, #12]
 8004f2c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004f2e:	1a5b      	subs	r3, r3, r1
 8004f30:	4543      	cmp	r3, r8
 8004f32:	dcf0      	bgt.n	8004f16 <_printf_float+0x42e>
 8004f34:	e6fd      	b.n	8004d32 <_printf_float+0x24a>
 8004f36:	f04f 0800 	mov.w	r8, #0
 8004f3a:	f104 0919 	add.w	r9, r4, #25
 8004f3e:	e7f4      	b.n	8004f2a <_printf_float+0x442>

08004f40 <_printf_common>:
 8004f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f44:	4616      	mov	r6, r2
 8004f46:	4698      	mov	r8, r3
 8004f48:	688a      	ldr	r2, [r1, #8]
 8004f4a:	690b      	ldr	r3, [r1, #16]
 8004f4c:	4607      	mov	r7, r0
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	bfb8      	it	lt
 8004f52:	4613      	movlt	r3, r2
 8004f54:	6033      	str	r3, [r6, #0]
 8004f56:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f5a:	460c      	mov	r4, r1
 8004f5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f60:	b10a      	cbz	r2, 8004f66 <_printf_common+0x26>
 8004f62:	3301      	adds	r3, #1
 8004f64:	6033      	str	r3, [r6, #0]
 8004f66:	6823      	ldr	r3, [r4, #0]
 8004f68:	0699      	lsls	r1, r3, #26
 8004f6a:	bf42      	ittt	mi
 8004f6c:	6833      	ldrmi	r3, [r6, #0]
 8004f6e:	3302      	addmi	r3, #2
 8004f70:	6033      	strmi	r3, [r6, #0]
 8004f72:	6825      	ldr	r5, [r4, #0]
 8004f74:	f015 0506 	ands.w	r5, r5, #6
 8004f78:	d106      	bne.n	8004f88 <_printf_common+0x48>
 8004f7a:	f104 0a19 	add.w	sl, r4, #25
 8004f7e:	68e3      	ldr	r3, [r4, #12]
 8004f80:	6832      	ldr	r2, [r6, #0]
 8004f82:	1a9b      	subs	r3, r3, r2
 8004f84:	42ab      	cmp	r3, r5
 8004f86:	dc2b      	bgt.n	8004fe0 <_printf_common+0xa0>
 8004f88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f8c:	6822      	ldr	r2, [r4, #0]
 8004f8e:	3b00      	subs	r3, #0
 8004f90:	bf18      	it	ne
 8004f92:	2301      	movne	r3, #1
 8004f94:	0692      	lsls	r2, r2, #26
 8004f96:	d430      	bmi.n	8004ffa <_printf_common+0xba>
 8004f98:	4641      	mov	r1, r8
 8004f9a:	4638      	mov	r0, r7
 8004f9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fa0:	47c8      	blx	r9
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d023      	beq.n	8004fee <_printf_common+0xae>
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	6922      	ldr	r2, [r4, #16]
 8004faa:	f003 0306 	and.w	r3, r3, #6
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	bf14      	ite	ne
 8004fb2:	2500      	movne	r5, #0
 8004fb4:	6833      	ldreq	r3, [r6, #0]
 8004fb6:	f04f 0600 	mov.w	r6, #0
 8004fba:	bf08      	it	eq
 8004fbc:	68e5      	ldreq	r5, [r4, #12]
 8004fbe:	f104 041a 	add.w	r4, r4, #26
 8004fc2:	bf08      	it	eq
 8004fc4:	1aed      	subeq	r5, r5, r3
 8004fc6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004fca:	bf08      	it	eq
 8004fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	bfc4      	itt	gt
 8004fd4:	1a9b      	subgt	r3, r3, r2
 8004fd6:	18ed      	addgt	r5, r5, r3
 8004fd8:	42b5      	cmp	r5, r6
 8004fda:	d11a      	bne.n	8005012 <_printf_common+0xd2>
 8004fdc:	2000      	movs	r0, #0
 8004fde:	e008      	b.n	8004ff2 <_printf_common+0xb2>
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	4652      	mov	r2, sl
 8004fe4:	4641      	mov	r1, r8
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	47c8      	blx	r9
 8004fea:	3001      	adds	r0, #1
 8004fec:	d103      	bne.n	8004ff6 <_printf_common+0xb6>
 8004fee:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ff6:	3501      	adds	r5, #1
 8004ff8:	e7c1      	b.n	8004f7e <_printf_common+0x3e>
 8004ffa:	2030      	movs	r0, #48	@ 0x30
 8004ffc:	18e1      	adds	r1, r4, r3
 8004ffe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005008:	4422      	add	r2, r4
 800500a:	3302      	adds	r3, #2
 800500c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005010:	e7c2      	b.n	8004f98 <_printf_common+0x58>
 8005012:	2301      	movs	r3, #1
 8005014:	4622      	mov	r2, r4
 8005016:	4641      	mov	r1, r8
 8005018:	4638      	mov	r0, r7
 800501a:	47c8      	blx	r9
 800501c:	3001      	adds	r0, #1
 800501e:	d0e6      	beq.n	8004fee <_printf_common+0xae>
 8005020:	3601      	adds	r6, #1
 8005022:	e7d9      	b.n	8004fd8 <_printf_common+0x98>

08005024 <_printf_i>:
 8005024:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005028:	7e0f      	ldrb	r7, [r1, #24]
 800502a:	4691      	mov	r9, r2
 800502c:	2f78      	cmp	r7, #120	@ 0x78
 800502e:	4680      	mov	r8, r0
 8005030:	460c      	mov	r4, r1
 8005032:	469a      	mov	sl, r3
 8005034:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005036:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800503a:	d807      	bhi.n	800504c <_printf_i+0x28>
 800503c:	2f62      	cmp	r7, #98	@ 0x62
 800503e:	d80a      	bhi.n	8005056 <_printf_i+0x32>
 8005040:	2f00      	cmp	r7, #0
 8005042:	f000 80d1 	beq.w	80051e8 <_printf_i+0x1c4>
 8005046:	2f58      	cmp	r7, #88	@ 0x58
 8005048:	f000 80b8 	beq.w	80051bc <_printf_i+0x198>
 800504c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005050:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005054:	e03a      	b.n	80050cc <_printf_i+0xa8>
 8005056:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800505a:	2b15      	cmp	r3, #21
 800505c:	d8f6      	bhi.n	800504c <_printf_i+0x28>
 800505e:	a101      	add	r1, pc, #4	@ (adr r1, 8005064 <_printf_i+0x40>)
 8005060:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005064:	080050bd 	.word	0x080050bd
 8005068:	080050d1 	.word	0x080050d1
 800506c:	0800504d 	.word	0x0800504d
 8005070:	0800504d 	.word	0x0800504d
 8005074:	0800504d 	.word	0x0800504d
 8005078:	0800504d 	.word	0x0800504d
 800507c:	080050d1 	.word	0x080050d1
 8005080:	0800504d 	.word	0x0800504d
 8005084:	0800504d 	.word	0x0800504d
 8005088:	0800504d 	.word	0x0800504d
 800508c:	0800504d 	.word	0x0800504d
 8005090:	080051cf 	.word	0x080051cf
 8005094:	080050fb 	.word	0x080050fb
 8005098:	08005189 	.word	0x08005189
 800509c:	0800504d 	.word	0x0800504d
 80050a0:	0800504d 	.word	0x0800504d
 80050a4:	080051f1 	.word	0x080051f1
 80050a8:	0800504d 	.word	0x0800504d
 80050ac:	080050fb 	.word	0x080050fb
 80050b0:	0800504d 	.word	0x0800504d
 80050b4:	0800504d 	.word	0x0800504d
 80050b8:	08005191 	.word	0x08005191
 80050bc:	6833      	ldr	r3, [r6, #0]
 80050be:	1d1a      	adds	r2, r3, #4
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6032      	str	r2, [r6, #0]
 80050c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050cc:	2301      	movs	r3, #1
 80050ce:	e09c      	b.n	800520a <_printf_i+0x1e6>
 80050d0:	6833      	ldr	r3, [r6, #0]
 80050d2:	6820      	ldr	r0, [r4, #0]
 80050d4:	1d19      	adds	r1, r3, #4
 80050d6:	6031      	str	r1, [r6, #0]
 80050d8:	0606      	lsls	r6, r0, #24
 80050da:	d501      	bpl.n	80050e0 <_printf_i+0xbc>
 80050dc:	681d      	ldr	r5, [r3, #0]
 80050de:	e003      	b.n	80050e8 <_printf_i+0xc4>
 80050e0:	0645      	lsls	r5, r0, #25
 80050e2:	d5fb      	bpl.n	80050dc <_printf_i+0xb8>
 80050e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050e8:	2d00      	cmp	r5, #0
 80050ea:	da03      	bge.n	80050f4 <_printf_i+0xd0>
 80050ec:	232d      	movs	r3, #45	@ 0x2d
 80050ee:	426d      	negs	r5, r5
 80050f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050f4:	230a      	movs	r3, #10
 80050f6:	4858      	ldr	r0, [pc, #352]	@ (8005258 <_printf_i+0x234>)
 80050f8:	e011      	b.n	800511e <_printf_i+0xfa>
 80050fa:	6821      	ldr	r1, [r4, #0]
 80050fc:	6833      	ldr	r3, [r6, #0]
 80050fe:	0608      	lsls	r0, r1, #24
 8005100:	f853 5b04 	ldr.w	r5, [r3], #4
 8005104:	d402      	bmi.n	800510c <_printf_i+0xe8>
 8005106:	0649      	lsls	r1, r1, #25
 8005108:	bf48      	it	mi
 800510a:	b2ad      	uxthmi	r5, r5
 800510c:	2f6f      	cmp	r7, #111	@ 0x6f
 800510e:	6033      	str	r3, [r6, #0]
 8005110:	bf14      	ite	ne
 8005112:	230a      	movne	r3, #10
 8005114:	2308      	moveq	r3, #8
 8005116:	4850      	ldr	r0, [pc, #320]	@ (8005258 <_printf_i+0x234>)
 8005118:	2100      	movs	r1, #0
 800511a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800511e:	6866      	ldr	r6, [r4, #4]
 8005120:	2e00      	cmp	r6, #0
 8005122:	60a6      	str	r6, [r4, #8]
 8005124:	db05      	blt.n	8005132 <_printf_i+0x10e>
 8005126:	6821      	ldr	r1, [r4, #0]
 8005128:	432e      	orrs	r6, r5
 800512a:	f021 0104 	bic.w	r1, r1, #4
 800512e:	6021      	str	r1, [r4, #0]
 8005130:	d04b      	beq.n	80051ca <_printf_i+0x1a6>
 8005132:	4616      	mov	r6, r2
 8005134:	fbb5 f1f3 	udiv	r1, r5, r3
 8005138:	fb03 5711 	mls	r7, r3, r1, r5
 800513c:	5dc7      	ldrb	r7, [r0, r7]
 800513e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005142:	462f      	mov	r7, r5
 8005144:	42bb      	cmp	r3, r7
 8005146:	460d      	mov	r5, r1
 8005148:	d9f4      	bls.n	8005134 <_printf_i+0x110>
 800514a:	2b08      	cmp	r3, #8
 800514c:	d10b      	bne.n	8005166 <_printf_i+0x142>
 800514e:	6823      	ldr	r3, [r4, #0]
 8005150:	07df      	lsls	r7, r3, #31
 8005152:	d508      	bpl.n	8005166 <_printf_i+0x142>
 8005154:	6923      	ldr	r3, [r4, #16]
 8005156:	6861      	ldr	r1, [r4, #4]
 8005158:	4299      	cmp	r1, r3
 800515a:	bfde      	ittt	le
 800515c:	2330      	movle	r3, #48	@ 0x30
 800515e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005162:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005166:	1b92      	subs	r2, r2, r6
 8005168:	6122      	str	r2, [r4, #16]
 800516a:	464b      	mov	r3, r9
 800516c:	4621      	mov	r1, r4
 800516e:	4640      	mov	r0, r8
 8005170:	f8cd a000 	str.w	sl, [sp]
 8005174:	aa03      	add	r2, sp, #12
 8005176:	f7ff fee3 	bl	8004f40 <_printf_common>
 800517a:	3001      	adds	r0, #1
 800517c:	d14a      	bne.n	8005214 <_printf_i+0x1f0>
 800517e:	f04f 30ff 	mov.w	r0, #4294967295
 8005182:	b004      	add	sp, #16
 8005184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	f043 0320 	orr.w	r3, r3, #32
 800518e:	6023      	str	r3, [r4, #0]
 8005190:	2778      	movs	r7, #120	@ 0x78
 8005192:	4832      	ldr	r0, [pc, #200]	@ (800525c <_printf_i+0x238>)
 8005194:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005198:	6823      	ldr	r3, [r4, #0]
 800519a:	6831      	ldr	r1, [r6, #0]
 800519c:	061f      	lsls	r7, r3, #24
 800519e:	f851 5b04 	ldr.w	r5, [r1], #4
 80051a2:	d402      	bmi.n	80051aa <_printf_i+0x186>
 80051a4:	065f      	lsls	r7, r3, #25
 80051a6:	bf48      	it	mi
 80051a8:	b2ad      	uxthmi	r5, r5
 80051aa:	6031      	str	r1, [r6, #0]
 80051ac:	07d9      	lsls	r1, r3, #31
 80051ae:	bf44      	itt	mi
 80051b0:	f043 0320 	orrmi.w	r3, r3, #32
 80051b4:	6023      	strmi	r3, [r4, #0]
 80051b6:	b11d      	cbz	r5, 80051c0 <_printf_i+0x19c>
 80051b8:	2310      	movs	r3, #16
 80051ba:	e7ad      	b.n	8005118 <_printf_i+0xf4>
 80051bc:	4826      	ldr	r0, [pc, #152]	@ (8005258 <_printf_i+0x234>)
 80051be:	e7e9      	b.n	8005194 <_printf_i+0x170>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	f023 0320 	bic.w	r3, r3, #32
 80051c6:	6023      	str	r3, [r4, #0]
 80051c8:	e7f6      	b.n	80051b8 <_printf_i+0x194>
 80051ca:	4616      	mov	r6, r2
 80051cc:	e7bd      	b.n	800514a <_printf_i+0x126>
 80051ce:	6833      	ldr	r3, [r6, #0]
 80051d0:	6825      	ldr	r5, [r4, #0]
 80051d2:	1d18      	adds	r0, r3, #4
 80051d4:	6961      	ldr	r1, [r4, #20]
 80051d6:	6030      	str	r0, [r6, #0]
 80051d8:	062e      	lsls	r6, r5, #24
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	d501      	bpl.n	80051e2 <_printf_i+0x1be>
 80051de:	6019      	str	r1, [r3, #0]
 80051e0:	e002      	b.n	80051e8 <_printf_i+0x1c4>
 80051e2:	0668      	lsls	r0, r5, #25
 80051e4:	d5fb      	bpl.n	80051de <_printf_i+0x1ba>
 80051e6:	8019      	strh	r1, [r3, #0]
 80051e8:	2300      	movs	r3, #0
 80051ea:	4616      	mov	r6, r2
 80051ec:	6123      	str	r3, [r4, #16]
 80051ee:	e7bc      	b.n	800516a <_printf_i+0x146>
 80051f0:	6833      	ldr	r3, [r6, #0]
 80051f2:	2100      	movs	r1, #0
 80051f4:	1d1a      	adds	r2, r3, #4
 80051f6:	6032      	str	r2, [r6, #0]
 80051f8:	681e      	ldr	r6, [r3, #0]
 80051fa:	6862      	ldr	r2, [r4, #4]
 80051fc:	4630      	mov	r0, r6
 80051fe:	f000 f9d6 	bl	80055ae <memchr>
 8005202:	b108      	cbz	r0, 8005208 <_printf_i+0x1e4>
 8005204:	1b80      	subs	r0, r0, r6
 8005206:	6060      	str	r0, [r4, #4]
 8005208:	6863      	ldr	r3, [r4, #4]
 800520a:	6123      	str	r3, [r4, #16]
 800520c:	2300      	movs	r3, #0
 800520e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005212:	e7aa      	b.n	800516a <_printf_i+0x146>
 8005214:	4632      	mov	r2, r6
 8005216:	4649      	mov	r1, r9
 8005218:	4640      	mov	r0, r8
 800521a:	6923      	ldr	r3, [r4, #16]
 800521c:	47d0      	blx	sl
 800521e:	3001      	adds	r0, #1
 8005220:	d0ad      	beq.n	800517e <_printf_i+0x15a>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	079b      	lsls	r3, r3, #30
 8005226:	d413      	bmi.n	8005250 <_printf_i+0x22c>
 8005228:	68e0      	ldr	r0, [r4, #12]
 800522a:	9b03      	ldr	r3, [sp, #12]
 800522c:	4298      	cmp	r0, r3
 800522e:	bfb8      	it	lt
 8005230:	4618      	movlt	r0, r3
 8005232:	e7a6      	b.n	8005182 <_printf_i+0x15e>
 8005234:	2301      	movs	r3, #1
 8005236:	4632      	mov	r2, r6
 8005238:	4649      	mov	r1, r9
 800523a:	4640      	mov	r0, r8
 800523c:	47d0      	blx	sl
 800523e:	3001      	adds	r0, #1
 8005240:	d09d      	beq.n	800517e <_printf_i+0x15a>
 8005242:	3501      	adds	r5, #1
 8005244:	68e3      	ldr	r3, [r4, #12]
 8005246:	9903      	ldr	r1, [sp, #12]
 8005248:	1a5b      	subs	r3, r3, r1
 800524a:	42ab      	cmp	r3, r5
 800524c:	dcf2      	bgt.n	8005234 <_printf_i+0x210>
 800524e:	e7eb      	b.n	8005228 <_printf_i+0x204>
 8005250:	2500      	movs	r5, #0
 8005252:	f104 0619 	add.w	r6, r4, #25
 8005256:	e7f5      	b.n	8005244 <_printf_i+0x220>
 8005258:	08007e38 	.word	0x08007e38
 800525c:	08007e49 	.word	0x08007e49

08005260 <std>:
 8005260:	2300      	movs	r3, #0
 8005262:	b510      	push	{r4, lr}
 8005264:	4604      	mov	r4, r0
 8005266:	e9c0 3300 	strd	r3, r3, [r0]
 800526a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800526e:	6083      	str	r3, [r0, #8]
 8005270:	8181      	strh	r1, [r0, #12]
 8005272:	6643      	str	r3, [r0, #100]	@ 0x64
 8005274:	81c2      	strh	r2, [r0, #14]
 8005276:	6183      	str	r3, [r0, #24]
 8005278:	4619      	mov	r1, r3
 800527a:	2208      	movs	r2, #8
 800527c:	305c      	adds	r0, #92	@ 0x5c
 800527e:	f000 f916 	bl	80054ae <memset>
 8005282:	4b0d      	ldr	r3, [pc, #52]	@ (80052b8 <std+0x58>)
 8005284:	6224      	str	r4, [r4, #32]
 8005286:	6263      	str	r3, [r4, #36]	@ 0x24
 8005288:	4b0c      	ldr	r3, [pc, #48]	@ (80052bc <std+0x5c>)
 800528a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800528c:	4b0c      	ldr	r3, [pc, #48]	@ (80052c0 <std+0x60>)
 800528e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005290:	4b0c      	ldr	r3, [pc, #48]	@ (80052c4 <std+0x64>)
 8005292:	6323      	str	r3, [r4, #48]	@ 0x30
 8005294:	4b0c      	ldr	r3, [pc, #48]	@ (80052c8 <std+0x68>)
 8005296:	429c      	cmp	r4, r3
 8005298:	d006      	beq.n	80052a8 <std+0x48>
 800529a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800529e:	4294      	cmp	r4, r2
 80052a0:	d002      	beq.n	80052a8 <std+0x48>
 80052a2:	33d0      	adds	r3, #208	@ 0xd0
 80052a4:	429c      	cmp	r4, r3
 80052a6:	d105      	bne.n	80052b4 <std+0x54>
 80052a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80052ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b0:	f000 b97a 	b.w	80055a8 <__retarget_lock_init_recursive>
 80052b4:	bd10      	pop	{r4, pc}
 80052b6:	bf00      	nop
 80052b8:	08005429 	.word	0x08005429
 80052bc:	0800544b 	.word	0x0800544b
 80052c0:	08005483 	.word	0x08005483
 80052c4:	080054a7 	.word	0x080054a7
 80052c8:	20000548 	.word	0x20000548

080052cc <stdio_exit_handler>:
 80052cc:	4a02      	ldr	r2, [pc, #8]	@ (80052d8 <stdio_exit_handler+0xc>)
 80052ce:	4903      	ldr	r1, [pc, #12]	@ (80052dc <stdio_exit_handler+0x10>)
 80052d0:	4803      	ldr	r0, [pc, #12]	@ (80052e0 <stdio_exit_handler+0x14>)
 80052d2:	f000 b869 	b.w	80053a8 <_fwalk_sglue>
 80052d6:	bf00      	nop
 80052d8:	20000014 	.word	0x20000014
 80052dc:	08006f29 	.word	0x08006f29
 80052e0:	20000024 	.word	0x20000024

080052e4 <cleanup_stdio>:
 80052e4:	6841      	ldr	r1, [r0, #4]
 80052e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005318 <cleanup_stdio+0x34>)
 80052e8:	b510      	push	{r4, lr}
 80052ea:	4299      	cmp	r1, r3
 80052ec:	4604      	mov	r4, r0
 80052ee:	d001      	beq.n	80052f4 <cleanup_stdio+0x10>
 80052f0:	f001 fe1a 	bl	8006f28 <_fflush_r>
 80052f4:	68a1      	ldr	r1, [r4, #8]
 80052f6:	4b09      	ldr	r3, [pc, #36]	@ (800531c <cleanup_stdio+0x38>)
 80052f8:	4299      	cmp	r1, r3
 80052fa:	d002      	beq.n	8005302 <cleanup_stdio+0x1e>
 80052fc:	4620      	mov	r0, r4
 80052fe:	f001 fe13 	bl	8006f28 <_fflush_r>
 8005302:	68e1      	ldr	r1, [r4, #12]
 8005304:	4b06      	ldr	r3, [pc, #24]	@ (8005320 <cleanup_stdio+0x3c>)
 8005306:	4299      	cmp	r1, r3
 8005308:	d004      	beq.n	8005314 <cleanup_stdio+0x30>
 800530a:	4620      	mov	r0, r4
 800530c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005310:	f001 be0a 	b.w	8006f28 <_fflush_r>
 8005314:	bd10      	pop	{r4, pc}
 8005316:	bf00      	nop
 8005318:	20000548 	.word	0x20000548
 800531c:	200005b0 	.word	0x200005b0
 8005320:	20000618 	.word	0x20000618

08005324 <global_stdio_init.part.0>:
 8005324:	b510      	push	{r4, lr}
 8005326:	4b0b      	ldr	r3, [pc, #44]	@ (8005354 <global_stdio_init.part.0+0x30>)
 8005328:	4c0b      	ldr	r4, [pc, #44]	@ (8005358 <global_stdio_init.part.0+0x34>)
 800532a:	4a0c      	ldr	r2, [pc, #48]	@ (800535c <global_stdio_init.part.0+0x38>)
 800532c:	4620      	mov	r0, r4
 800532e:	601a      	str	r2, [r3, #0]
 8005330:	2104      	movs	r1, #4
 8005332:	2200      	movs	r2, #0
 8005334:	f7ff ff94 	bl	8005260 <std>
 8005338:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800533c:	2201      	movs	r2, #1
 800533e:	2109      	movs	r1, #9
 8005340:	f7ff ff8e 	bl	8005260 <std>
 8005344:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005348:	2202      	movs	r2, #2
 800534a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800534e:	2112      	movs	r1, #18
 8005350:	f7ff bf86 	b.w	8005260 <std>
 8005354:	20000680 	.word	0x20000680
 8005358:	20000548 	.word	0x20000548
 800535c:	080052cd 	.word	0x080052cd

08005360 <__sfp_lock_acquire>:
 8005360:	4801      	ldr	r0, [pc, #4]	@ (8005368 <__sfp_lock_acquire+0x8>)
 8005362:	f000 b922 	b.w	80055aa <__retarget_lock_acquire_recursive>
 8005366:	bf00      	nop
 8005368:	20000689 	.word	0x20000689

0800536c <__sfp_lock_release>:
 800536c:	4801      	ldr	r0, [pc, #4]	@ (8005374 <__sfp_lock_release+0x8>)
 800536e:	f000 b91d 	b.w	80055ac <__retarget_lock_release_recursive>
 8005372:	bf00      	nop
 8005374:	20000689 	.word	0x20000689

08005378 <__sinit>:
 8005378:	b510      	push	{r4, lr}
 800537a:	4604      	mov	r4, r0
 800537c:	f7ff fff0 	bl	8005360 <__sfp_lock_acquire>
 8005380:	6a23      	ldr	r3, [r4, #32]
 8005382:	b11b      	cbz	r3, 800538c <__sinit+0x14>
 8005384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005388:	f7ff bff0 	b.w	800536c <__sfp_lock_release>
 800538c:	4b04      	ldr	r3, [pc, #16]	@ (80053a0 <__sinit+0x28>)
 800538e:	6223      	str	r3, [r4, #32]
 8005390:	4b04      	ldr	r3, [pc, #16]	@ (80053a4 <__sinit+0x2c>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1f5      	bne.n	8005384 <__sinit+0xc>
 8005398:	f7ff ffc4 	bl	8005324 <global_stdio_init.part.0>
 800539c:	e7f2      	b.n	8005384 <__sinit+0xc>
 800539e:	bf00      	nop
 80053a0:	080052e5 	.word	0x080052e5
 80053a4:	20000680 	.word	0x20000680

080053a8 <_fwalk_sglue>:
 80053a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053ac:	4607      	mov	r7, r0
 80053ae:	4688      	mov	r8, r1
 80053b0:	4614      	mov	r4, r2
 80053b2:	2600      	movs	r6, #0
 80053b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053b8:	f1b9 0901 	subs.w	r9, r9, #1
 80053bc:	d505      	bpl.n	80053ca <_fwalk_sglue+0x22>
 80053be:	6824      	ldr	r4, [r4, #0]
 80053c0:	2c00      	cmp	r4, #0
 80053c2:	d1f7      	bne.n	80053b4 <_fwalk_sglue+0xc>
 80053c4:	4630      	mov	r0, r6
 80053c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ca:	89ab      	ldrh	r3, [r5, #12]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d907      	bls.n	80053e0 <_fwalk_sglue+0x38>
 80053d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053d4:	3301      	adds	r3, #1
 80053d6:	d003      	beq.n	80053e0 <_fwalk_sglue+0x38>
 80053d8:	4629      	mov	r1, r5
 80053da:	4638      	mov	r0, r7
 80053dc:	47c0      	blx	r8
 80053de:	4306      	orrs	r6, r0
 80053e0:	3568      	adds	r5, #104	@ 0x68
 80053e2:	e7e9      	b.n	80053b8 <_fwalk_sglue+0x10>

080053e4 <siprintf>:
 80053e4:	b40e      	push	{r1, r2, r3}
 80053e6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80053ea:	b510      	push	{r4, lr}
 80053ec:	2400      	movs	r4, #0
 80053ee:	b09d      	sub	sp, #116	@ 0x74
 80053f0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80053f2:	9002      	str	r0, [sp, #8]
 80053f4:	9006      	str	r0, [sp, #24]
 80053f6:	9107      	str	r1, [sp, #28]
 80053f8:	9104      	str	r1, [sp, #16]
 80053fa:	4809      	ldr	r0, [pc, #36]	@ (8005420 <siprintf+0x3c>)
 80053fc:	4909      	ldr	r1, [pc, #36]	@ (8005424 <siprintf+0x40>)
 80053fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005402:	9105      	str	r1, [sp, #20]
 8005404:	6800      	ldr	r0, [r0, #0]
 8005406:	a902      	add	r1, sp, #8
 8005408:	9301      	str	r3, [sp, #4]
 800540a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800540c:	f001 fc10 	bl	8006c30 <_svfiprintf_r>
 8005410:	9b02      	ldr	r3, [sp, #8]
 8005412:	701c      	strb	r4, [r3, #0]
 8005414:	b01d      	add	sp, #116	@ 0x74
 8005416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800541a:	b003      	add	sp, #12
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	20000020 	.word	0x20000020
 8005424:	ffff0208 	.word	0xffff0208

08005428 <__sread>:
 8005428:	b510      	push	{r4, lr}
 800542a:	460c      	mov	r4, r1
 800542c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005430:	f000 f86c 	bl	800550c <_read_r>
 8005434:	2800      	cmp	r0, #0
 8005436:	bfab      	itete	ge
 8005438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800543a:	89a3      	ldrhlt	r3, [r4, #12]
 800543c:	181b      	addge	r3, r3, r0
 800543e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005442:	bfac      	ite	ge
 8005444:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005446:	81a3      	strhlt	r3, [r4, #12]
 8005448:	bd10      	pop	{r4, pc}

0800544a <__swrite>:
 800544a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800544e:	461f      	mov	r7, r3
 8005450:	898b      	ldrh	r3, [r1, #12]
 8005452:	4605      	mov	r5, r0
 8005454:	05db      	lsls	r3, r3, #23
 8005456:	460c      	mov	r4, r1
 8005458:	4616      	mov	r6, r2
 800545a:	d505      	bpl.n	8005468 <__swrite+0x1e>
 800545c:	2302      	movs	r3, #2
 800545e:	2200      	movs	r2, #0
 8005460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005464:	f000 f840 	bl	80054e8 <_lseek_r>
 8005468:	89a3      	ldrh	r3, [r4, #12]
 800546a:	4632      	mov	r2, r6
 800546c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005470:	81a3      	strh	r3, [r4, #12]
 8005472:	4628      	mov	r0, r5
 8005474:	463b      	mov	r3, r7
 8005476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800547a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800547e:	f000 b857 	b.w	8005530 <_write_r>

08005482 <__sseek>:
 8005482:	b510      	push	{r4, lr}
 8005484:	460c      	mov	r4, r1
 8005486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800548a:	f000 f82d 	bl	80054e8 <_lseek_r>
 800548e:	1c43      	adds	r3, r0, #1
 8005490:	89a3      	ldrh	r3, [r4, #12]
 8005492:	bf15      	itete	ne
 8005494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800549a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800549e:	81a3      	strheq	r3, [r4, #12]
 80054a0:	bf18      	it	ne
 80054a2:	81a3      	strhne	r3, [r4, #12]
 80054a4:	bd10      	pop	{r4, pc}

080054a6 <__sclose>:
 80054a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054aa:	f000 b80d 	b.w	80054c8 <_close_r>

080054ae <memset>:
 80054ae:	4603      	mov	r3, r0
 80054b0:	4402      	add	r2, r0
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d100      	bne.n	80054b8 <memset+0xa>
 80054b6:	4770      	bx	lr
 80054b8:	f803 1b01 	strb.w	r1, [r3], #1
 80054bc:	e7f9      	b.n	80054b2 <memset+0x4>
	...

080054c0 <_localeconv_r>:
 80054c0:	4800      	ldr	r0, [pc, #0]	@ (80054c4 <_localeconv_r+0x4>)
 80054c2:	4770      	bx	lr
 80054c4:	20000160 	.word	0x20000160

080054c8 <_close_r>:
 80054c8:	b538      	push	{r3, r4, r5, lr}
 80054ca:	2300      	movs	r3, #0
 80054cc:	4d05      	ldr	r5, [pc, #20]	@ (80054e4 <_close_r+0x1c>)
 80054ce:	4604      	mov	r4, r0
 80054d0:	4608      	mov	r0, r1
 80054d2:	602b      	str	r3, [r5, #0]
 80054d4:	f7fc fd6f 	bl	8001fb6 <_close>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d102      	bne.n	80054e2 <_close_r+0x1a>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	b103      	cbz	r3, 80054e2 <_close_r+0x1a>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	bd38      	pop	{r3, r4, r5, pc}
 80054e4:	20000684 	.word	0x20000684

080054e8 <_lseek_r>:
 80054e8:	b538      	push	{r3, r4, r5, lr}
 80054ea:	4604      	mov	r4, r0
 80054ec:	4608      	mov	r0, r1
 80054ee:	4611      	mov	r1, r2
 80054f0:	2200      	movs	r2, #0
 80054f2:	4d05      	ldr	r5, [pc, #20]	@ (8005508 <_lseek_r+0x20>)
 80054f4:	602a      	str	r2, [r5, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	f7fc fd81 	bl	8001ffe <_lseek>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d102      	bne.n	8005506 <_lseek_r+0x1e>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	b103      	cbz	r3, 8005506 <_lseek_r+0x1e>
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	20000684 	.word	0x20000684

0800550c <_read_r>:
 800550c:	b538      	push	{r3, r4, r5, lr}
 800550e:	4604      	mov	r4, r0
 8005510:	4608      	mov	r0, r1
 8005512:	4611      	mov	r1, r2
 8005514:	2200      	movs	r2, #0
 8005516:	4d05      	ldr	r5, [pc, #20]	@ (800552c <_read_r+0x20>)
 8005518:	602a      	str	r2, [r5, #0]
 800551a:	461a      	mov	r2, r3
 800551c:	f7fc fd12 	bl	8001f44 <_read>
 8005520:	1c43      	adds	r3, r0, #1
 8005522:	d102      	bne.n	800552a <_read_r+0x1e>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	b103      	cbz	r3, 800552a <_read_r+0x1e>
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	bd38      	pop	{r3, r4, r5, pc}
 800552c:	20000684 	.word	0x20000684

08005530 <_write_r>:
 8005530:	b538      	push	{r3, r4, r5, lr}
 8005532:	4604      	mov	r4, r0
 8005534:	4608      	mov	r0, r1
 8005536:	4611      	mov	r1, r2
 8005538:	2200      	movs	r2, #0
 800553a:	4d05      	ldr	r5, [pc, #20]	@ (8005550 <_write_r+0x20>)
 800553c:	602a      	str	r2, [r5, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	f7fc fd1d 	bl	8001f7e <_write>
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	d102      	bne.n	800554e <_write_r+0x1e>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	b103      	cbz	r3, 800554e <_write_r+0x1e>
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	bd38      	pop	{r3, r4, r5, pc}
 8005550:	20000684 	.word	0x20000684

08005554 <__errno>:
 8005554:	4b01      	ldr	r3, [pc, #4]	@ (800555c <__errno+0x8>)
 8005556:	6818      	ldr	r0, [r3, #0]
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	20000020 	.word	0x20000020

08005560 <__libc_init_array>:
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	2600      	movs	r6, #0
 8005564:	4d0c      	ldr	r5, [pc, #48]	@ (8005598 <__libc_init_array+0x38>)
 8005566:	4c0d      	ldr	r4, [pc, #52]	@ (800559c <__libc_init_array+0x3c>)
 8005568:	1b64      	subs	r4, r4, r5
 800556a:	10a4      	asrs	r4, r4, #2
 800556c:	42a6      	cmp	r6, r4
 800556e:	d109      	bne.n	8005584 <__libc_init_array+0x24>
 8005570:	f002 f876 	bl	8007660 <_init>
 8005574:	2600      	movs	r6, #0
 8005576:	4d0a      	ldr	r5, [pc, #40]	@ (80055a0 <__libc_init_array+0x40>)
 8005578:	4c0a      	ldr	r4, [pc, #40]	@ (80055a4 <__libc_init_array+0x44>)
 800557a:	1b64      	subs	r4, r4, r5
 800557c:	10a4      	asrs	r4, r4, #2
 800557e:	42a6      	cmp	r6, r4
 8005580:	d105      	bne.n	800558e <__libc_init_array+0x2e>
 8005582:	bd70      	pop	{r4, r5, r6, pc}
 8005584:	f855 3b04 	ldr.w	r3, [r5], #4
 8005588:	4798      	blx	r3
 800558a:	3601      	adds	r6, #1
 800558c:	e7ee      	b.n	800556c <__libc_init_array+0xc>
 800558e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005592:	4798      	blx	r3
 8005594:	3601      	adds	r6, #1
 8005596:	e7f2      	b.n	800557e <__libc_init_array+0x1e>
 8005598:	080081a4 	.word	0x080081a4
 800559c:	080081a4 	.word	0x080081a4
 80055a0:	080081a4 	.word	0x080081a4
 80055a4:	080081a8 	.word	0x080081a8

080055a8 <__retarget_lock_init_recursive>:
 80055a8:	4770      	bx	lr

080055aa <__retarget_lock_acquire_recursive>:
 80055aa:	4770      	bx	lr

080055ac <__retarget_lock_release_recursive>:
 80055ac:	4770      	bx	lr

080055ae <memchr>:
 80055ae:	4603      	mov	r3, r0
 80055b0:	b510      	push	{r4, lr}
 80055b2:	b2c9      	uxtb	r1, r1
 80055b4:	4402      	add	r2, r0
 80055b6:	4293      	cmp	r3, r2
 80055b8:	4618      	mov	r0, r3
 80055ba:	d101      	bne.n	80055c0 <memchr+0x12>
 80055bc:	2000      	movs	r0, #0
 80055be:	e003      	b.n	80055c8 <memchr+0x1a>
 80055c0:	7804      	ldrb	r4, [r0, #0]
 80055c2:	3301      	adds	r3, #1
 80055c4:	428c      	cmp	r4, r1
 80055c6:	d1f6      	bne.n	80055b6 <memchr+0x8>
 80055c8:	bd10      	pop	{r4, pc}

080055ca <quorem>:
 80055ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ce:	6903      	ldr	r3, [r0, #16]
 80055d0:	690c      	ldr	r4, [r1, #16]
 80055d2:	4607      	mov	r7, r0
 80055d4:	42a3      	cmp	r3, r4
 80055d6:	db7e      	blt.n	80056d6 <quorem+0x10c>
 80055d8:	3c01      	subs	r4, #1
 80055da:	00a3      	lsls	r3, r4, #2
 80055dc:	f100 0514 	add.w	r5, r0, #20
 80055e0:	f101 0814 	add.w	r8, r1, #20
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055ea:	9301      	str	r3, [sp, #4]
 80055ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055f4:	3301      	adds	r3, #1
 80055f6:	429a      	cmp	r2, r3
 80055f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80055fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005600:	d32e      	bcc.n	8005660 <quorem+0x96>
 8005602:	f04f 0a00 	mov.w	sl, #0
 8005606:	46c4      	mov	ip, r8
 8005608:	46ae      	mov	lr, r5
 800560a:	46d3      	mov	fp, sl
 800560c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005610:	b298      	uxth	r0, r3
 8005612:	fb06 a000 	mla	r0, r6, r0, sl
 8005616:	0c1b      	lsrs	r3, r3, #16
 8005618:	0c02      	lsrs	r2, r0, #16
 800561a:	fb06 2303 	mla	r3, r6, r3, r2
 800561e:	f8de 2000 	ldr.w	r2, [lr]
 8005622:	b280      	uxth	r0, r0
 8005624:	b292      	uxth	r2, r2
 8005626:	1a12      	subs	r2, r2, r0
 8005628:	445a      	add	r2, fp
 800562a:	f8de 0000 	ldr.w	r0, [lr]
 800562e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005632:	b29b      	uxth	r3, r3
 8005634:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005638:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800563c:	b292      	uxth	r2, r2
 800563e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005642:	45e1      	cmp	r9, ip
 8005644:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005648:	f84e 2b04 	str.w	r2, [lr], #4
 800564c:	d2de      	bcs.n	800560c <quorem+0x42>
 800564e:	9b00      	ldr	r3, [sp, #0]
 8005650:	58eb      	ldr	r3, [r5, r3]
 8005652:	b92b      	cbnz	r3, 8005660 <quorem+0x96>
 8005654:	9b01      	ldr	r3, [sp, #4]
 8005656:	3b04      	subs	r3, #4
 8005658:	429d      	cmp	r5, r3
 800565a:	461a      	mov	r2, r3
 800565c:	d32f      	bcc.n	80056be <quorem+0xf4>
 800565e:	613c      	str	r4, [r7, #16]
 8005660:	4638      	mov	r0, r7
 8005662:	f001 f981 	bl	8006968 <__mcmp>
 8005666:	2800      	cmp	r0, #0
 8005668:	db25      	blt.n	80056b6 <quorem+0xec>
 800566a:	4629      	mov	r1, r5
 800566c:	2000      	movs	r0, #0
 800566e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005672:	f8d1 c000 	ldr.w	ip, [r1]
 8005676:	fa1f fe82 	uxth.w	lr, r2
 800567a:	fa1f f38c 	uxth.w	r3, ip
 800567e:	eba3 030e 	sub.w	r3, r3, lr
 8005682:	4403      	add	r3, r0
 8005684:	0c12      	lsrs	r2, r2, #16
 8005686:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800568a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800568e:	b29b      	uxth	r3, r3
 8005690:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005694:	45c1      	cmp	r9, r8
 8005696:	ea4f 4022 	mov.w	r0, r2, asr #16
 800569a:	f841 3b04 	str.w	r3, [r1], #4
 800569e:	d2e6      	bcs.n	800566e <quorem+0xa4>
 80056a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056a8:	b922      	cbnz	r2, 80056b4 <quorem+0xea>
 80056aa:	3b04      	subs	r3, #4
 80056ac:	429d      	cmp	r5, r3
 80056ae:	461a      	mov	r2, r3
 80056b0:	d30b      	bcc.n	80056ca <quorem+0x100>
 80056b2:	613c      	str	r4, [r7, #16]
 80056b4:	3601      	adds	r6, #1
 80056b6:	4630      	mov	r0, r6
 80056b8:	b003      	add	sp, #12
 80056ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056be:	6812      	ldr	r2, [r2, #0]
 80056c0:	3b04      	subs	r3, #4
 80056c2:	2a00      	cmp	r2, #0
 80056c4:	d1cb      	bne.n	800565e <quorem+0x94>
 80056c6:	3c01      	subs	r4, #1
 80056c8:	e7c6      	b.n	8005658 <quorem+0x8e>
 80056ca:	6812      	ldr	r2, [r2, #0]
 80056cc:	3b04      	subs	r3, #4
 80056ce:	2a00      	cmp	r2, #0
 80056d0:	d1ef      	bne.n	80056b2 <quorem+0xe8>
 80056d2:	3c01      	subs	r4, #1
 80056d4:	e7ea      	b.n	80056ac <quorem+0xe2>
 80056d6:	2000      	movs	r0, #0
 80056d8:	e7ee      	b.n	80056b8 <quorem+0xee>
 80056da:	0000      	movs	r0, r0
 80056dc:	0000      	movs	r0, r0
	...

080056e0 <_dtoa_r>:
 80056e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e4:	4614      	mov	r4, r2
 80056e6:	461d      	mov	r5, r3
 80056e8:	69c7      	ldr	r7, [r0, #28]
 80056ea:	b097      	sub	sp, #92	@ 0x5c
 80056ec:	4681      	mov	r9, r0
 80056ee:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80056f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80056f4:	b97f      	cbnz	r7, 8005716 <_dtoa_r+0x36>
 80056f6:	2010      	movs	r0, #16
 80056f8:	f000 fe0e 	bl	8006318 <malloc>
 80056fc:	4602      	mov	r2, r0
 80056fe:	f8c9 001c 	str.w	r0, [r9, #28]
 8005702:	b920      	cbnz	r0, 800570e <_dtoa_r+0x2e>
 8005704:	21ef      	movs	r1, #239	@ 0xef
 8005706:	4bac      	ldr	r3, [pc, #688]	@ (80059b8 <_dtoa_r+0x2d8>)
 8005708:	48ac      	ldr	r0, [pc, #688]	@ (80059bc <_dtoa_r+0x2dc>)
 800570a:	f001 fc6d 	bl	8006fe8 <__assert_func>
 800570e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005712:	6007      	str	r7, [r0, #0]
 8005714:	60c7      	str	r7, [r0, #12]
 8005716:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800571a:	6819      	ldr	r1, [r3, #0]
 800571c:	b159      	cbz	r1, 8005736 <_dtoa_r+0x56>
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	2301      	movs	r3, #1
 8005722:	4093      	lsls	r3, r2
 8005724:	604a      	str	r2, [r1, #4]
 8005726:	608b      	str	r3, [r1, #8]
 8005728:	4648      	mov	r0, r9
 800572a:	f000 feeb 	bl	8006504 <_Bfree>
 800572e:	2200      	movs	r2, #0
 8005730:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	1e2b      	subs	r3, r5, #0
 8005738:	bfaf      	iteee	ge
 800573a:	2300      	movge	r3, #0
 800573c:	2201      	movlt	r2, #1
 800573e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005742:	9307      	strlt	r3, [sp, #28]
 8005744:	bfa8      	it	ge
 8005746:	6033      	strge	r3, [r6, #0]
 8005748:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800574c:	4b9c      	ldr	r3, [pc, #624]	@ (80059c0 <_dtoa_r+0x2e0>)
 800574e:	bfb8      	it	lt
 8005750:	6032      	strlt	r2, [r6, #0]
 8005752:	ea33 0308 	bics.w	r3, r3, r8
 8005756:	d112      	bne.n	800577e <_dtoa_r+0x9e>
 8005758:	f242 730f 	movw	r3, #9999	@ 0x270f
 800575c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800575e:	6013      	str	r3, [r2, #0]
 8005760:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005764:	4323      	orrs	r3, r4
 8005766:	f000 855e 	beq.w	8006226 <_dtoa_r+0xb46>
 800576a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800576c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80059c4 <_dtoa_r+0x2e4>
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8560 	beq.w	8006236 <_dtoa_r+0xb56>
 8005776:	f10a 0303 	add.w	r3, sl, #3
 800577a:	f000 bd5a 	b.w	8006232 <_dtoa_r+0xb52>
 800577e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005782:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005786:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800578a:	2200      	movs	r2, #0
 800578c:	2300      	movs	r3, #0
 800578e:	f7fb f90b 	bl	80009a8 <__aeabi_dcmpeq>
 8005792:	4607      	mov	r7, r0
 8005794:	b158      	cbz	r0, 80057ae <_dtoa_r+0xce>
 8005796:	2301      	movs	r3, #1
 8005798:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800579a:	6013      	str	r3, [r2, #0]
 800579c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800579e:	b113      	cbz	r3, 80057a6 <_dtoa_r+0xc6>
 80057a0:	4b89      	ldr	r3, [pc, #548]	@ (80059c8 <_dtoa_r+0x2e8>)
 80057a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80057a4:	6013      	str	r3, [r2, #0]
 80057a6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80059cc <_dtoa_r+0x2ec>
 80057aa:	f000 bd44 	b.w	8006236 <_dtoa_r+0xb56>
 80057ae:	ab14      	add	r3, sp, #80	@ 0x50
 80057b0:	9301      	str	r3, [sp, #4]
 80057b2:	ab15      	add	r3, sp, #84	@ 0x54
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	4648      	mov	r0, r9
 80057b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80057bc:	f001 f984 	bl	8006ac8 <__d2b>
 80057c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80057c4:	9003      	str	r0, [sp, #12]
 80057c6:	2e00      	cmp	r6, #0
 80057c8:	d078      	beq.n	80058bc <_dtoa_r+0x1dc>
 80057ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80057e2:	4619      	mov	r1, r3
 80057e4:	2200      	movs	r2, #0
 80057e6:	4b7a      	ldr	r3, [pc, #488]	@ (80059d0 <_dtoa_r+0x2f0>)
 80057e8:	f7fa fcbe 	bl	8000168 <__aeabi_dsub>
 80057ec:	a36c      	add	r3, pc, #432	@ (adr r3, 80059a0 <_dtoa_r+0x2c0>)
 80057ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f2:	f7fa fe71 	bl	80004d8 <__aeabi_dmul>
 80057f6:	a36c      	add	r3, pc, #432	@ (adr r3, 80059a8 <_dtoa_r+0x2c8>)
 80057f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fc:	f7fa fcb6 	bl	800016c <__adddf3>
 8005800:	4604      	mov	r4, r0
 8005802:	4630      	mov	r0, r6
 8005804:	460d      	mov	r5, r1
 8005806:	f7fa fdfd 	bl	8000404 <__aeabi_i2d>
 800580a:	a369      	add	r3, pc, #420	@ (adr r3, 80059b0 <_dtoa_r+0x2d0>)
 800580c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005810:	f7fa fe62 	bl	80004d8 <__aeabi_dmul>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4620      	mov	r0, r4
 800581a:	4629      	mov	r1, r5
 800581c:	f7fa fca6 	bl	800016c <__adddf3>
 8005820:	4604      	mov	r4, r0
 8005822:	460d      	mov	r5, r1
 8005824:	f7fb f908 	bl	8000a38 <__aeabi_d2iz>
 8005828:	2200      	movs	r2, #0
 800582a:	4607      	mov	r7, r0
 800582c:	2300      	movs	r3, #0
 800582e:	4620      	mov	r0, r4
 8005830:	4629      	mov	r1, r5
 8005832:	f7fb f8c3 	bl	80009bc <__aeabi_dcmplt>
 8005836:	b140      	cbz	r0, 800584a <_dtoa_r+0x16a>
 8005838:	4638      	mov	r0, r7
 800583a:	f7fa fde3 	bl	8000404 <__aeabi_i2d>
 800583e:	4622      	mov	r2, r4
 8005840:	462b      	mov	r3, r5
 8005842:	f7fb f8b1 	bl	80009a8 <__aeabi_dcmpeq>
 8005846:	b900      	cbnz	r0, 800584a <_dtoa_r+0x16a>
 8005848:	3f01      	subs	r7, #1
 800584a:	2f16      	cmp	r7, #22
 800584c:	d854      	bhi.n	80058f8 <_dtoa_r+0x218>
 800584e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005852:	4b60      	ldr	r3, [pc, #384]	@ (80059d4 <_dtoa_r+0x2f4>)
 8005854:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585c:	f7fb f8ae 	bl	80009bc <__aeabi_dcmplt>
 8005860:	2800      	cmp	r0, #0
 8005862:	d04b      	beq.n	80058fc <_dtoa_r+0x21c>
 8005864:	2300      	movs	r3, #0
 8005866:	3f01      	subs	r7, #1
 8005868:	930f      	str	r3, [sp, #60]	@ 0x3c
 800586a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800586c:	1b9b      	subs	r3, r3, r6
 800586e:	1e5a      	subs	r2, r3, #1
 8005870:	bf49      	itett	mi
 8005872:	f1c3 0301 	rsbmi	r3, r3, #1
 8005876:	2300      	movpl	r3, #0
 8005878:	9304      	strmi	r3, [sp, #16]
 800587a:	2300      	movmi	r3, #0
 800587c:	9209      	str	r2, [sp, #36]	@ 0x24
 800587e:	bf54      	ite	pl
 8005880:	9304      	strpl	r3, [sp, #16]
 8005882:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005884:	2f00      	cmp	r7, #0
 8005886:	db3b      	blt.n	8005900 <_dtoa_r+0x220>
 8005888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800588a:	970e      	str	r7, [sp, #56]	@ 0x38
 800588c:	443b      	add	r3, r7
 800588e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005890:	2300      	movs	r3, #0
 8005892:	930a      	str	r3, [sp, #40]	@ 0x28
 8005894:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005896:	2b09      	cmp	r3, #9
 8005898:	d865      	bhi.n	8005966 <_dtoa_r+0x286>
 800589a:	2b05      	cmp	r3, #5
 800589c:	bfc4      	itt	gt
 800589e:	3b04      	subgt	r3, #4
 80058a0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80058a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058a4:	bfc8      	it	gt
 80058a6:	2400      	movgt	r4, #0
 80058a8:	f1a3 0302 	sub.w	r3, r3, #2
 80058ac:	bfd8      	it	le
 80058ae:	2401      	movle	r4, #1
 80058b0:	2b03      	cmp	r3, #3
 80058b2:	d864      	bhi.n	800597e <_dtoa_r+0x29e>
 80058b4:	e8df f003 	tbb	[pc, r3]
 80058b8:	2c385553 	.word	0x2c385553
 80058bc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80058c0:	441e      	add	r6, r3
 80058c2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	bfc1      	itttt	gt
 80058ca:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80058ce:	fa08 f803 	lslgt.w	r8, r8, r3
 80058d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80058d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80058da:	bfd6      	itet	le
 80058dc:	f1c3 0320 	rsble	r3, r3, #32
 80058e0:	ea48 0003 	orrgt.w	r0, r8, r3
 80058e4:	fa04 f003 	lslle.w	r0, r4, r3
 80058e8:	f7fa fd7c 	bl	80003e4 <__aeabi_ui2d>
 80058ec:	2201      	movs	r2, #1
 80058ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058f2:	3e01      	subs	r6, #1
 80058f4:	9212      	str	r2, [sp, #72]	@ 0x48
 80058f6:	e774      	b.n	80057e2 <_dtoa_r+0x102>
 80058f8:	2301      	movs	r3, #1
 80058fa:	e7b5      	b.n	8005868 <_dtoa_r+0x188>
 80058fc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80058fe:	e7b4      	b.n	800586a <_dtoa_r+0x18a>
 8005900:	9b04      	ldr	r3, [sp, #16]
 8005902:	1bdb      	subs	r3, r3, r7
 8005904:	9304      	str	r3, [sp, #16]
 8005906:	427b      	negs	r3, r7
 8005908:	930a      	str	r3, [sp, #40]	@ 0x28
 800590a:	2300      	movs	r3, #0
 800590c:	930e      	str	r3, [sp, #56]	@ 0x38
 800590e:	e7c1      	b.n	8005894 <_dtoa_r+0x1b4>
 8005910:	2301      	movs	r3, #1
 8005912:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005914:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005916:	eb07 0b03 	add.w	fp, r7, r3
 800591a:	f10b 0301 	add.w	r3, fp, #1
 800591e:	2b01      	cmp	r3, #1
 8005920:	9308      	str	r3, [sp, #32]
 8005922:	bfb8      	it	lt
 8005924:	2301      	movlt	r3, #1
 8005926:	e006      	b.n	8005936 <_dtoa_r+0x256>
 8005928:	2301      	movs	r3, #1
 800592a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800592c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800592e:	2b00      	cmp	r3, #0
 8005930:	dd28      	ble.n	8005984 <_dtoa_r+0x2a4>
 8005932:	469b      	mov	fp, r3
 8005934:	9308      	str	r3, [sp, #32]
 8005936:	2100      	movs	r1, #0
 8005938:	2204      	movs	r2, #4
 800593a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800593e:	f102 0514 	add.w	r5, r2, #20
 8005942:	429d      	cmp	r5, r3
 8005944:	d926      	bls.n	8005994 <_dtoa_r+0x2b4>
 8005946:	6041      	str	r1, [r0, #4]
 8005948:	4648      	mov	r0, r9
 800594a:	f000 fd9b 	bl	8006484 <_Balloc>
 800594e:	4682      	mov	sl, r0
 8005950:	2800      	cmp	r0, #0
 8005952:	d143      	bne.n	80059dc <_dtoa_r+0x2fc>
 8005954:	4602      	mov	r2, r0
 8005956:	f240 11af 	movw	r1, #431	@ 0x1af
 800595a:	4b1f      	ldr	r3, [pc, #124]	@ (80059d8 <_dtoa_r+0x2f8>)
 800595c:	e6d4      	b.n	8005708 <_dtoa_r+0x28>
 800595e:	2300      	movs	r3, #0
 8005960:	e7e3      	b.n	800592a <_dtoa_r+0x24a>
 8005962:	2300      	movs	r3, #0
 8005964:	e7d5      	b.n	8005912 <_dtoa_r+0x232>
 8005966:	2401      	movs	r4, #1
 8005968:	2300      	movs	r3, #0
 800596a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800596c:	9320      	str	r3, [sp, #128]	@ 0x80
 800596e:	f04f 3bff 	mov.w	fp, #4294967295
 8005972:	2200      	movs	r2, #0
 8005974:	2312      	movs	r3, #18
 8005976:	f8cd b020 	str.w	fp, [sp, #32]
 800597a:	9221      	str	r2, [sp, #132]	@ 0x84
 800597c:	e7db      	b.n	8005936 <_dtoa_r+0x256>
 800597e:	2301      	movs	r3, #1
 8005980:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005982:	e7f4      	b.n	800596e <_dtoa_r+0x28e>
 8005984:	f04f 0b01 	mov.w	fp, #1
 8005988:	465b      	mov	r3, fp
 800598a:	f8cd b020 	str.w	fp, [sp, #32]
 800598e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005992:	e7d0      	b.n	8005936 <_dtoa_r+0x256>
 8005994:	3101      	adds	r1, #1
 8005996:	0052      	lsls	r2, r2, #1
 8005998:	e7d1      	b.n	800593e <_dtoa_r+0x25e>
 800599a:	bf00      	nop
 800599c:	f3af 8000 	nop.w
 80059a0:	636f4361 	.word	0x636f4361
 80059a4:	3fd287a7 	.word	0x3fd287a7
 80059a8:	8b60c8b3 	.word	0x8b60c8b3
 80059ac:	3fc68a28 	.word	0x3fc68a28
 80059b0:	509f79fb 	.word	0x509f79fb
 80059b4:	3fd34413 	.word	0x3fd34413
 80059b8:	08007e67 	.word	0x08007e67
 80059bc:	08007e7e 	.word	0x08007e7e
 80059c0:	7ff00000 	.word	0x7ff00000
 80059c4:	08007e63 	.word	0x08007e63
 80059c8:	08007e37 	.word	0x08007e37
 80059cc:	08007e36 	.word	0x08007e36
 80059d0:	3ff80000 	.word	0x3ff80000
 80059d4:	08007fd0 	.word	0x08007fd0
 80059d8:	08007ed6 	.word	0x08007ed6
 80059dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059e0:	6018      	str	r0, [r3, #0]
 80059e2:	9b08      	ldr	r3, [sp, #32]
 80059e4:	2b0e      	cmp	r3, #14
 80059e6:	f200 80a1 	bhi.w	8005b2c <_dtoa_r+0x44c>
 80059ea:	2c00      	cmp	r4, #0
 80059ec:	f000 809e 	beq.w	8005b2c <_dtoa_r+0x44c>
 80059f0:	2f00      	cmp	r7, #0
 80059f2:	dd33      	ble.n	8005a5c <_dtoa_r+0x37c>
 80059f4:	4b9c      	ldr	r3, [pc, #624]	@ (8005c68 <_dtoa_r+0x588>)
 80059f6:	f007 020f 	and.w	r2, r7, #15
 80059fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059fe:	05f8      	lsls	r0, r7, #23
 8005a00:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a04:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005a08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a0c:	d516      	bpl.n	8005a3c <_dtoa_r+0x35c>
 8005a0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a12:	4b96      	ldr	r3, [pc, #600]	@ (8005c6c <_dtoa_r+0x58c>)
 8005a14:	2603      	movs	r6, #3
 8005a16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a1a:	f7fa fe87 	bl	800072c <__aeabi_ddiv>
 8005a1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a22:	f004 040f 	and.w	r4, r4, #15
 8005a26:	4d91      	ldr	r5, [pc, #580]	@ (8005c6c <_dtoa_r+0x58c>)
 8005a28:	b954      	cbnz	r4, 8005a40 <_dtoa_r+0x360>
 8005a2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a32:	f7fa fe7b 	bl	800072c <__aeabi_ddiv>
 8005a36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a3a:	e028      	b.n	8005a8e <_dtoa_r+0x3ae>
 8005a3c:	2602      	movs	r6, #2
 8005a3e:	e7f2      	b.n	8005a26 <_dtoa_r+0x346>
 8005a40:	07e1      	lsls	r1, r4, #31
 8005a42:	d508      	bpl.n	8005a56 <_dtoa_r+0x376>
 8005a44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a4c:	f7fa fd44 	bl	80004d8 <__aeabi_dmul>
 8005a50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a54:	3601      	adds	r6, #1
 8005a56:	1064      	asrs	r4, r4, #1
 8005a58:	3508      	adds	r5, #8
 8005a5a:	e7e5      	b.n	8005a28 <_dtoa_r+0x348>
 8005a5c:	f000 80af 	beq.w	8005bbe <_dtoa_r+0x4de>
 8005a60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a64:	427c      	negs	r4, r7
 8005a66:	4b80      	ldr	r3, [pc, #512]	@ (8005c68 <_dtoa_r+0x588>)
 8005a68:	f004 020f 	and.w	r2, r4, #15
 8005a6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	f7fa fd30 	bl	80004d8 <__aeabi_dmul>
 8005a78:	2602      	movs	r6, #2
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a80:	4d7a      	ldr	r5, [pc, #488]	@ (8005c6c <_dtoa_r+0x58c>)
 8005a82:	1124      	asrs	r4, r4, #4
 8005a84:	2c00      	cmp	r4, #0
 8005a86:	f040 808f 	bne.w	8005ba8 <_dtoa_r+0x4c8>
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1d3      	bne.n	8005a36 <_dtoa_r+0x356>
 8005a8e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005a92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 8094 	beq.w	8005bc2 <_dtoa_r+0x4e2>
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	4620      	mov	r0, r4
 8005a9e:	4629      	mov	r1, r5
 8005aa0:	4b73      	ldr	r3, [pc, #460]	@ (8005c70 <_dtoa_r+0x590>)
 8005aa2:	f7fa ff8b 	bl	80009bc <__aeabi_dcmplt>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f000 808b 	beq.w	8005bc2 <_dtoa_r+0x4e2>
 8005aac:	9b08      	ldr	r3, [sp, #32]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 8087 	beq.w	8005bc2 <_dtoa_r+0x4e2>
 8005ab4:	f1bb 0f00 	cmp.w	fp, #0
 8005ab8:	dd34      	ble.n	8005b24 <_dtoa_r+0x444>
 8005aba:	4620      	mov	r0, r4
 8005abc:	2200      	movs	r2, #0
 8005abe:	4629      	mov	r1, r5
 8005ac0:	4b6c      	ldr	r3, [pc, #432]	@ (8005c74 <_dtoa_r+0x594>)
 8005ac2:	f7fa fd09 	bl	80004d8 <__aeabi_dmul>
 8005ac6:	465c      	mov	r4, fp
 8005ac8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005acc:	f107 38ff 	add.w	r8, r7, #4294967295
 8005ad0:	3601      	adds	r6, #1
 8005ad2:	4630      	mov	r0, r6
 8005ad4:	f7fa fc96 	bl	8000404 <__aeabi_i2d>
 8005ad8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005adc:	f7fa fcfc 	bl	80004d8 <__aeabi_dmul>
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	4b65      	ldr	r3, [pc, #404]	@ (8005c78 <_dtoa_r+0x598>)
 8005ae4:	f7fa fb42 	bl	800016c <__adddf3>
 8005ae8:	4605      	mov	r5, r0
 8005aea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005aee:	2c00      	cmp	r4, #0
 8005af0:	d16a      	bne.n	8005bc8 <_dtoa_r+0x4e8>
 8005af2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005af6:	2200      	movs	r2, #0
 8005af8:	4b60      	ldr	r3, [pc, #384]	@ (8005c7c <_dtoa_r+0x59c>)
 8005afa:	f7fa fb35 	bl	8000168 <__aeabi_dsub>
 8005afe:	4602      	mov	r2, r0
 8005b00:	460b      	mov	r3, r1
 8005b02:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b06:	462a      	mov	r2, r5
 8005b08:	4633      	mov	r3, r6
 8005b0a:	f7fa ff75 	bl	80009f8 <__aeabi_dcmpgt>
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	f040 8298 	bne.w	8006044 <_dtoa_r+0x964>
 8005b14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b18:	462a      	mov	r2, r5
 8005b1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b1e:	f7fa ff4d 	bl	80009bc <__aeabi_dcmplt>
 8005b22:	bb38      	cbnz	r0, 8005b74 <_dtoa_r+0x494>
 8005b24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b28:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005b2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f2c0 8157 	blt.w	8005de2 <_dtoa_r+0x702>
 8005b34:	2f0e      	cmp	r7, #14
 8005b36:	f300 8154 	bgt.w	8005de2 <_dtoa_r+0x702>
 8005b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8005c68 <_dtoa_r+0x588>)
 8005b3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b40:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b44:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f280 80e5 	bge.w	8005d1a <_dtoa_r+0x63a>
 8005b50:	9b08      	ldr	r3, [sp, #32]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f300 80e1 	bgt.w	8005d1a <_dtoa_r+0x63a>
 8005b58:	d10c      	bne.n	8005b74 <_dtoa_r+0x494>
 8005b5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	4b46      	ldr	r3, [pc, #280]	@ (8005c7c <_dtoa_r+0x59c>)
 8005b62:	f7fa fcb9 	bl	80004d8 <__aeabi_dmul>
 8005b66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b6a:	f7fa ff3b 	bl	80009e4 <__aeabi_dcmpge>
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	f000 8266 	beq.w	8006040 <_dtoa_r+0x960>
 8005b74:	2400      	movs	r4, #0
 8005b76:	4625      	mov	r5, r4
 8005b78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b7a:	4656      	mov	r6, sl
 8005b7c:	ea6f 0803 	mvn.w	r8, r3
 8005b80:	2700      	movs	r7, #0
 8005b82:	4621      	mov	r1, r4
 8005b84:	4648      	mov	r0, r9
 8005b86:	f000 fcbd 	bl	8006504 <_Bfree>
 8005b8a:	2d00      	cmp	r5, #0
 8005b8c:	f000 80bd 	beq.w	8005d0a <_dtoa_r+0x62a>
 8005b90:	b12f      	cbz	r7, 8005b9e <_dtoa_r+0x4be>
 8005b92:	42af      	cmp	r7, r5
 8005b94:	d003      	beq.n	8005b9e <_dtoa_r+0x4be>
 8005b96:	4639      	mov	r1, r7
 8005b98:	4648      	mov	r0, r9
 8005b9a:	f000 fcb3 	bl	8006504 <_Bfree>
 8005b9e:	4629      	mov	r1, r5
 8005ba0:	4648      	mov	r0, r9
 8005ba2:	f000 fcaf 	bl	8006504 <_Bfree>
 8005ba6:	e0b0      	b.n	8005d0a <_dtoa_r+0x62a>
 8005ba8:	07e2      	lsls	r2, r4, #31
 8005baa:	d505      	bpl.n	8005bb8 <_dtoa_r+0x4d8>
 8005bac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005bb0:	f7fa fc92 	bl	80004d8 <__aeabi_dmul>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	3601      	adds	r6, #1
 8005bb8:	1064      	asrs	r4, r4, #1
 8005bba:	3508      	adds	r5, #8
 8005bbc:	e762      	b.n	8005a84 <_dtoa_r+0x3a4>
 8005bbe:	2602      	movs	r6, #2
 8005bc0:	e765      	b.n	8005a8e <_dtoa_r+0x3ae>
 8005bc2:	46b8      	mov	r8, r7
 8005bc4:	9c08      	ldr	r4, [sp, #32]
 8005bc6:	e784      	b.n	8005ad2 <_dtoa_r+0x3f2>
 8005bc8:	4b27      	ldr	r3, [pc, #156]	@ (8005c68 <_dtoa_r+0x588>)
 8005bca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005bcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005bd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005bd4:	4454      	add	r4, sl
 8005bd6:	2900      	cmp	r1, #0
 8005bd8:	d054      	beq.n	8005c84 <_dtoa_r+0x5a4>
 8005bda:	2000      	movs	r0, #0
 8005bdc:	4928      	ldr	r1, [pc, #160]	@ (8005c80 <_dtoa_r+0x5a0>)
 8005bde:	f7fa fda5 	bl	800072c <__aeabi_ddiv>
 8005be2:	4633      	mov	r3, r6
 8005be4:	462a      	mov	r2, r5
 8005be6:	f7fa fabf 	bl	8000168 <__aeabi_dsub>
 8005bea:	4656      	mov	r6, sl
 8005bec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bf4:	f7fa ff20 	bl	8000a38 <__aeabi_d2iz>
 8005bf8:	4605      	mov	r5, r0
 8005bfa:	f7fa fc03 	bl	8000404 <__aeabi_i2d>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c06:	f7fa faaf 	bl	8000168 <__aeabi_dsub>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	3530      	adds	r5, #48	@ 0x30
 8005c10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c18:	f806 5b01 	strb.w	r5, [r6], #1
 8005c1c:	f7fa fece 	bl	80009bc <__aeabi_dcmplt>
 8005c20:	2800      	cmp	r0, #0
 8005c22:	d172      	bne.n	8005d0a <_dtoa_r+0x62a>
 8005c24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c28:	2000      	movs	r0, #0
 8005c2a:	4911      	ldr	r1, [pc, #68]	@ (8005c70 <_dtoa_r+0x590>)
 8005c2c:	f7fa fa9c 	bl	8000168 <__aeabi_dsub>
 8005c30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c34:	f7fa fec2 	bl	80009bc <__aeabi_dcmplt>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	f040 80b4 	bne.w	8005da6 <_dtoa_r+0x6c6>
 8005c3e:	42a6      	cmp	r6, r4
 8005c40:	f43f af70 	beq.w	8005b24 <_dtoa_r+0x444>
 8005c44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c48:	2200      	movs	r2, #0
 8005c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c74 <_dtoa_r+0x594>)
 8005c4c:	f7fa fc44 	bl	80004d8 <__aeabi_dmul>
 8005c50:	2200      	movs	r2, #0
 8005c52:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c5a:	4b06      	ldr	r3, [pc, #24]	@ (8005c74 <_dtoa_r+0x594>)
 8005c5c:	f7fa fc3c 	bl	80004d8 <__aeabi_dmul>
 8005c60:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c64:	e7c4      	b.n	8005bf0 <_dtoa_r+0x510>
 8005c66:	bf00      	nop
 8005c68:	08007fd0 	.word	0x08007fd0
 8005c6c:	08007fa8 	.word	0x08007fa8
 8005c70:	3ff00000 	.word	0x3ff00000
 8005c74:	40240000 	.word	0x40240000
 8005c78:	401c0000 	.word	0x401c0000
 8005c7c:	40140000 	.word	0x40140000
 8005c80:	3fe00000 	.word	0x3fe00000
 8005c84:	4631      	mov	r1, r6
 8005c86:	4628      	mov	r0, r5
 8005c88:	f7fa fc26 	bl	80004d8 <__aeabi_dmul>
 8005c8c:	4656      	mov	r6, sl
 8005c8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c92:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c98:	f7fa fece 	bl	8000a38 <__aeabi_d2iz>
 8005c9c:	4605      	mov	r5, r0
 8005c9e:	f7fa fbb1 	bl	8000404 <__aeabi_i2d>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005caa:	f7fa fa5d 	bl	8000168 <__aeabi_dsub>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	3530      	adds	r5, #48	@ 0x30
 8005cb4:	f806 5b01 	strb.w	r5, [r6], #1
 8005cb8:	42a6      	cmp	r6, r4
 8005cba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cbe:	f04f 0200 	mov.w	r2, #0
 8005cc2:	d124      	bne.n	8005d0e <_dtoa_r+0x62e>
 8005cc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005cc8:	4bae      	ldr	r3, [pc, #696]	@ (8005f84 <_dtoa_r+0x8a4>)
 8005cca:	f7fa fa4f 	bl	800016c <__adddf3>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cd6:	f7fa fe8f 	bl	80009f8 <__aeabi_dcmpgt>
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	d163      	bne.n	8005da6 <_dtoa_r+0x6c6>
 8005cde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	49a7      	ldr	r1, [pc, #668]	@ (8005f84 <_dtoa_r+0x8a4>)
 8005ce6:	f7fa fa3f 	bl	8000168 <__aeabi_dsub>
 8005cea:	4602      	mov	r2, r0
 8005cec:	460b      	mov	r3, r1
 8005cee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cf2:	f7fa fe63 	bl	80009bc <__aeabi_dcmplt>
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	f43f af14 	beq.w	8005b24 <_dtoa_r+0x444>
 8005cfc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005cfe:	1e73      	subs	r3, r6, #1
 8005d00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d06:	2b30      	cmp	r3, #48	@ 0x30
 8005d08:	d0f8      	beq.n	8005cfc <_dtoa_r+0x61c>
 8005d0a:	4647      	mov	r7, r8
 8005d0c:	e03b      	b.n	8005d86 <_dtoa_r+0x6a6>
 8005d0e:	4b9e      	ldr	r3, [pc, #632]	@ (8005f88 <_dtoa_r+0x8a8>)
 8005d10:	f7fa fbe2 	bl	80004d8 <__aeabi_dmul>
 8005d14:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d18:	e7bc      	b.n	8005c94 <_dtoa_r+0x5b4>
 8005d1a:	4656      	mov	r6, sl
 8005d1c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d24:	4620      	mov	r0, r4
 8005d26:	4629      	mov	r1, r5
 8005d28:	f7fa fd00 	bl	800072c <__aeabi_ddiv>
 8005d2c:	f7fa fe84 	bl	8000a38 <__aeabi_d2iz>
 8005d30:	4680      	mov	r8, r0
 8005d32:	f7fa fb67 	bl	8000404 <__aeabi_i2d>
 8005d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d3a:	f7fa fbcd 	bl	80004d8 <__aeabi_dmul>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4620      	mov	r0, r4
 8005d44:	4629      	mov	r1, r5
 8005d46:	f7fa fa0f 	bl	8000168 <__aeabi_dsub>
 8005d4a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d4e:	9d08      	ldr	r5, [sp, #32]
 8005d50:	f806 4b01 	strb.w	r4, [r6], #1
 8005d54:	eba6 040a 	sub.w	r4, r6, sl
 8005d58:	42a5      	cmp	r5, r4
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	d133      	bne.n	8005dc8 <_dtoa_r+0x6e8>
 8005d60:	f7fa fa04 	bl	800016c <__adddf3>
 8005d64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d68:	4604      	mov	r4, r0
 8005d6a:	460d      	mov	r5, r1
 8005d6c:	f7fa fe44 	bl	80009f8 <__aeabi_dcmpgt>
 8005d70:	b9c0      	cbnz	r0, 8005da4 <_dtoa_r+0x6c4>
 8005d72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d76:	4620      	mov	r0, r4
 8005d78:	4629      	mov	r1, r5
 8005d7a:	f7fa fe15 	bl	80009a8 <__aeabi_dcmpeq>
 8005d7e:	b110      	cbz	r0, 8005d86 <_dtoa_r+0x6a6>
 8005d80:	f018 0f01 	tst.w	r8, #1
 8005d84:	d10e      	bne.n	8005da4 <_dtoa_r+0x6c4>
 8005d86:	4648      	mov	r0, r9
 8005d88:	9903      	ldr	r1, [sp, #12]
 8005d8a:	f000 fbbb 	bl	8006504 <_Bfree>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	7033      	strb	r3, [r6, #0]
 8005d92:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005d94:	3701      	adds	r7, #1
 8005d96:	601f      	str	r7, [r3, #0]
 8005d98:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 824b 	beq.w	8006236 <_dtoa_r+0xb56>
 8005da0:	601e      	str	r6, [r3, #0]
 8005da2:	e248      	b.n	8006236 <_dtoa_r+0xb56>
 8005da4:	46b8      	mov	r8, r7
 8005da6:	4633      	mov	r3, r6
 8005da8:	461e      	mov	r6, r3
 8005daa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005dae:	2a39      	cmp	r2, #57	@ 0x39
 8005db0:	d106      	bne.n	8005dc0 <_dtoa_r+0x6e0>
 8005db2:	459a      	cmp	sl, r3
 8005db4:	d1f8      	bne.n	8005da8 <_dtoa_r+0x6c8>
 8005db6:	2230      	movs	r2, #48	@ 0x30
 8005db8:	f108 0801 	add.w	r8, r8, #1
 8005dbc:	f88a 2000 	strb.w	r2, [sl]
 8005dc0:	781a      	ldrb	r2, [r3, #0]
 8005dc2:	3201      	adds	r2, #1
 8005dc4:	701a      	strb	r2, [r3, #0]
 8005dc6:	e7a0      	b.n	8005d0a <_dtoa_r+0x62a>
 8005dc8:	2200      	movs	r2, #0
 8005dca:	4b6f      	ldr	r3, [pc, #444]	@ (8005f88 <_dtoa_r+0x8a8>)
 8005dcc:	f7fa fb84 	bl	80004d8 <__aeabi_dmul>
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	460d      	mov	r5, r1
 8005dd8:	f7fa fde6 	bl	80009a8 <__aeabi_dcmpeq>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d09f      	beq.n	8005d20 <_dtoa_r+0x640>
 8005de0:	e7d1      	b.n	8005d86 <_dtoa_r+0x6a6>
 8005de2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005de4:	2a00      	cmp	r2, #0
 8005de6:	f000 80ea 	beq.w	8005fbe <_dtoa_r+0x8de>
 8005dea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005dec:	2a01      	cmp	r2, #1
 8005dee:	f300 80cd 	bgt.w	8005f8c <_dtoa_r+0x8ac>
 8005df2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005df4:	2a00      	cmp	r2, #0
 8005df6:	f000 80c1 	beq.w	8005f7c <_dtoa_r+0x89c>
 8005dfa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005dfe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e00:	9e04      	ldr	r6, [sp, #16]
 8005e02:	9a04      	ldr	r2, [sp, #16]
 8005e04:	2101      	movs	r1, #1
 8005e06:	441a      	add	r2, r3
 8005e08:	9204      	str	r2, [sp, #16]
 8005e0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e0c:	4648      	mov	r0, r9
 8005e0e:	441a      	add	r2, r3
 8005e10:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e12:	f000 fc2b 	bl	800666c <__i2b>
 8005e16:	4605      	mov	r5, r0
 8005e18:	b166      	cbz	r6, 8005e34 <_dtoa_r+0x754>
 8005e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	dd09      	ble.n	8005e34 <_dtoa_r+0x754>
 8005e20:	42b3      	cmp	r3, r6
 8005e22:	bfa8      	it	ge
 8005e24:	4633      	movge	r3, r6
 8005e26:	9a04      	ldr	r2, [sp, #16]
 8005e28:	1af6      	subs	r6, r6, r3
 8005e2a:	1ad2      	subs	r2, r2, r3
 8005e2c:	9204      	str	r2, [sp, #16]
 8005e2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e36:	b30b      	cbz	r3, 8005e7c <_dtoa_r+0x79c>
 8005e38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 80c6 	beq.w	8005fcc <_dtoa_r+0x8ec>
 8005e40:	2c00      	cmp	r4, #0
 8005e42:	f000 80c0 	beq.w	8005fc6 <_dtoa_r+0x8e6>
 8005e46:	4629      	mov	r1, r5
 8005e48:	4622      	mov	r2, r4
 8005e4a:	4648      	mov	r0, r9
 8005e4c:	f000 fcc6 	bl	80067dc <__pow5mult>
 8005e50:	9a03      	ldr	r2, [sp, #12]
 8005e52:	4601      	mov	r1, r0
 8005e54:	4605      	mov	r5, r0
 8005e56:	4648      	mov	r0, r9
 8005e58:	f000 fc1e 	bl	8006698 <__multiply>
 8005e5c:	9903      	ldr	r1, [sp, #12]
 8005e5e:	4680      	mov	r8, r0
 8005e60:	4648      	mov	r0, r9
 8005e62:	f000 fb4f 	bl	8006504 <_Bfree>
 8005e66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e68:	1b1b      	subs	r3, r3, r4
 8005e6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e6c:	f000 80b1 	beq.w	8005fd2 <_dtoa_r+0x8f2>
 8005e70:	4641      	mov	r1, r8
 8005e72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e74:	4648      	mov	r0, r9
 8005e76:	f000 fcb1 	bl	80067dc <__pow5mult>
 8005e7a:	9003      	str	r0, [sp, #12]
 8005e7c:	2101      	movs	r1, #1
 8005e7e:	4648      	mov	r0, r9
 8005e80:	f000 fbf4 	bl	800666c <__i2b>
 8005e84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e86:	4604      	mov	r4, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	f000 81d8 	beq.w	800623e <_dtoa_r+0xb5e>
 8005e8e:	461a      	mov	r2, r3
 8005e90:	4601      	mov	r1, r0
 8005e92:	4648      	mov	r0, r9
 8005e94:	f000 fca2 	bl	80067dc <__pow5mult>
 8005e98:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	f300 809f 	bgt.w	8005fe0 <_dtoa_r+0x900>
 8005ea2:	9b06      	ldr	r3, [sp, #24]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f040 8097 	bne.w	8005fd8 <_dtoa_r+0x8f8>
 8005eaa:	9b07      	ldr	r3, [sp, #28]
 8005eac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f040 8093 	bne.w	8005fdc <_dtoa_r+0x8fc>
 8005eb6:	9b07      	ldr	r3, [sp, #28]
 8005eb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ebc:	0d1b      	lsrs	r3, r3, #20
 8005ebe:	051b      	lsls	r3, r3, #20
 8005ec0:	b133      	cbz	r3, 8005ed0 <_dtoa_r+0x7f0>
 8005ec2:	9b04      	ldr	r3, [sp, #16]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	9304      	str	r3, [sp, #16]
 8005ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eca:	3301      	adds	r3, #1
 8005ecc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ece:	2301      	movs	r3, #1
 8005ed0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 81b8 	beq.w	800624a <_dtoa_r+0xb6a>
 8005eda:	6923      	ldr	r3, [r4, #16]
 8005edc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ee0:	6918      	ldr	r0, [r3, #16]
 8005ee2:	f000 fb77 	bl	80065d4 <__hi0bits>
 8005ee6:	f1c0 0020 	rsb	r0, r0, #32
 8005eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eec:	4418      	add	r0, r3
 8005eee:	f010 001f 	ands.w	r0, r0, #31
 8005ef2:	f000 8082 	beq.w	8005ffa <_dtoa_r+0x91a>
 8005ef6:	f1c0 0320 	rsb	r3, r0, #32
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	dd73      	ble.n	8005fe6 <_dtoa_r+0x906>
 8005efe:	9b04      	ldr	r3, [sp, #16]
 8005f00:	f1c0 001c 	rsb	r0, r0, #28
 8005f04:	4403      	add	r3, r0
 8005f06:	9304      	str	r3, [sp, #16]
 8005f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f0a:	4406      	add	r6, r0
 8005f0c:	4403      	add	r3, r0
 8005f0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f10:	9b04      	ldr	r3, [sp, #16]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	dd05      	ble.n	8005f22 <_dtoa_r+0x842>
 8005f16:	461a      	mov	r2, r3
 8005f18:	4648      	mov	r0, r9
 8005f1a:	9903      	ldr	r1, [sp, #12]
 8005f1c:	f000 fcb8 	bl	8006890 <__lshift>
 8005f20:	9003      	str	r0, [sp, #12]
 8005f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	dd05      	ble.n	8005f34 <_dtoa_r+0x854>
 8005f28:	4621      	mov	r1, r4
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	4648      	mov	r0, r9
 8005f2e:	f000 fcaf 	bl	8006890 <__lshift>
 8005f32:	4604      	mov	r4, r0
 8005f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d061      	beq.n	8005ffe <_dtoa_r+0x91e>
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	9803      	ldr	r0, [sp, #12]
 8005f3e:	f000 fd13 	bl	8006968 <__mcmp>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	da5b      	bge.n	8005ffe <_dtoa_r+0x91e>
 8005f46:	2300      	movs	r3, #0
 8005f48:	220a      	movs	r2, #10
 8005f4a:	4648      	mov	r0, r9
 8005f4c:	9903      	ldr	r1, [sp, #12]
 8005f4e:	f000 fafb 	bl	8006548 <__multadd>
 8005f52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f54:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f58:	9003      	str	r0, [sp, #12]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f000 8177 	beq.w	800624e <_dtoa_r+0xb6e>
 8005f60:	4629      	mov	r1, r5
 8005f62:	2300      	movs	r3, #0
 8005f64:	220a      	movs	r2, #10
 8005f66:	4648      	mov	r0, r9
 8005f68:	f000 faee 	bl	8006548 <__multadd>
 8005f6c:	f1bb 0f00 	cmp.w	fp, #0
 8005f70:	4605      	mov	r5, r0
 8005f72:	dc6f      	bgt.n	8006054 <_dtoa_r+0x974>
 8005f74:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	dc49      	bgt.n	800600e <_dtoa_r+0x92e>
 8005f7a:	e06b      	b.n	8006054 <_dtoa_r+0x974>
 8005f7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f82:	e73c      	b.n	8005dfe <_dtoa_r+0x71e>
 8005f84:	3fe00000 	.word	0x3fe00000
 8005f88:	40240000 	.word	0x40240000
 8005f8c:	9b08      	ldr	r3, [sp, #32]
 8005f8e:	1e5c      	subs	r4, r3, #1
 8005f90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f92:	42a3      	cmp	r3, r4
 8005f94:	db09      	blt.n	8005faa <_dtoa_r+0x8ca>
 8005f96:	1b1c      	subs	r4, r3, r4
 8005f98:	9b08      	ldr	r3, [sp, #32]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f6bf af30 	bge.w	8005e00 <_dtoa_r+0x720>
 8005fa0:	9b04      	ldr	r3, [sp, #16]
 8005fa2:	9a08      	ldr	r2, [sp, #32]
 8005fa4:	1a9e      	subs	r6, r3, r2
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e72b      	b.n	8005e02 <_dtoa_r+0x722>
 8005faa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fae:	1ae3      	subs	r3, r4, r3
 8005fb0:	441a      	add	r2, r3
 8005fb2:	940a      	str	r4, [sp, #40]	@ 0x28
 8005fb4:	9e04      	ldr	r6, [sp, #16]
 8005fb6:	2400      	movs	r4, #0
 8005fb8:	9b08      	ldr	r3, [sp, #32]
 8005fba:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fbc:	e721      	b.n	8005e02 <_dtoa_r+0x722>
 8005fbe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005fc0:	9e04      	ldr	r6, [sp, #16]
 8005fc2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005fc4:	e728      	b.n	8005e18 <_dtoa_r+0x738>
 8005fc6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005fca:	e751      	b.n	8005e70 <_dtoa_r+0x790>
 8005fcc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fce:	9903      	ldr	r1, [sp, #12]
 8005fd0:	e750      	b.n	8005e74 <_dtoa_r+0x794>
 8005fd2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fd6:	e751      	b.n	8005e7c <_dtoa_r+0x79c>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e779      	b.n	8005ed0 <_dtoa_r+0x7f0>
 8005fdc:	9b06      	ldr	r3, [sp, #24]
 8005fde:	e777      	b.n	8005ed0 <_dtoa_r+0x7f0>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fe4:	e779      	b.n	8005eda <_dtoa_r+0x7fa>
 8005fe6:	d093      	beq.n	8005f10 <_dtoa_r+0x830>
 8005fe8:	9a04      	ldr	r2, [sp, #16]
 8005fea:	331c      	adds	r3, #28
 8005fec:	441a      	add	r2, r3
 8005fee:	9204      	str	r2, [sp, #16]
 8005ff0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ff2:	441e      	add	r6, r3
 8005ff4:	441a      	add	r2, r3
 8005ff6:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ff8:	e78a      	b.n	8005f10 <_dtoa_r+0x830>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	e7f4      	b.n	8005fe8 <_dtoa_r+0x908>
 8005ffe:	9b08      	ldr	r3, [sp, #32]
 8006000:	46b8      	mov	r8, r7
 8006002:	2b00      	cmp	r3, #0
 8006004:	dc20      	bgt.n	8006048 <_dtoa_r+0x968>
 8006006:	469b      	mov	fp, r3
 8006008:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800600a:	2b02      	cmp	r3, #2
 800600c:	dd1e      	ble.n	800604c <_dtoa_r+0x96c>
 800600e:	f1bb 0f00 	cmp.w	fp, #0
 8006012:	f47f adb1 	bne.w	8005b78 <_dtoa_r+0x498>
 8006016:	4621      	mov	r1, r4
 8006018:	465b      	mov	r3, fp
 800601a:	2205      	movs	r2, #5
 800601c:	4648      	mov	r0, r9
 800601e:	f000 fa93 	bl	8006548 <__multadd>
 8006022:	4601      	mov	r1, r0
 8006024:	4604      	mov	r4, r0
 8006026:	9803      	ldr	r0, [sp, #12]
 8006028:	f000 fc9e 	bl	8006968 <__mcmp>
 800602c:	2800      	cmp	r0, #0
 800602e:	f77f ada3 	ble.w	8005b78 <_dtoa_r+0x498>
 8006032:	4656      	mov	r6, sl
 8006034:	2331      	movs	r3, #49	@ 0x31
 8006036:	f108 0801 	add.w	r8, r8, #1
 800603a:	f806 3b01 	strb.w	r3, [r6], #1
 800603e:	e59f      	b.n	8005b80 <_dtoa_r+0x4a0>
 8006040:	46b8      	mov	r8, r7
 8006042:	9c08      	ldr	r4, [sp, #32]
 8006044:	4625      	mov	r5, r4
 8006046:	e7f4      	b.n	8006032 <_dtoa_r+0x952>
 8006048:	f8dd b020 	ldr.w	fp, [sp, #32]
 800604c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 8101 	beq.w	8006256 <_dtoa_r+0xb76>
 8006054:	2e00      	cmp	r6, #0
 8006056:	dd05      	ble.n	8006064 <_dtoa_r+0x984>
 8006058:	4629      	mov	r1, r5
 800605a:	4632      	mov	r2, r6
 800605c:	4648      	mov	r0, r9
 800605e:	f000 fc17 	bl	8006890 <__lshift>
 8006062:	4605      	mov	r5, r0
 8006064:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006066:	2b00      	cmp	r3, #0
 8006068:	d05c      	beq.n	8006124 <_dtoa_r+0xa44>
 800606a:	4648      	mov	r0, r9
 800606c:	6869      	ldr	r1, [r5, #4]
 800606e:	f000 fa09 	bl	8006484 <_Balloc>
 8006072:	4606      	mov	r6, r0
 8006074:	b928      	cbnz	r0, 8006082 <_dtoa_r+0x9a2>
 8006076:	4602      	mov	r2, r0
 8006078:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800607c:	4b80      	ldr	r3, [pc, #512]	@ (8006280 <_dtoa_r+0xba0>)
 800607e:	f7ff bb43 	b.w	8005708 <_dtoa_r+0x28>
 8006082:	692a      	ldr	r2, [r5, #16]
 8006084:	f105 010c 	add.w	r1, r5, #12
 8006088:	3202      	adds	r2, #2
 800608a:	0092      	lsls	r2, r2, #2
 800608c:	300c      	adds	r0, #12
 800608e:	f000 ff9d 	bl	8006fcc <memcpy>
 8006092:	2201      	movs	r2, #1
 8006094:	4631      	mov	r1, r6
 8006096:	4648      	mov	r0, r9
 8006098:	f000 fbfa 	bl	8006890 <__lshift>
 800609c:	462f      	mov	r7, r5
 800609e:	4605      	mov	r5, r0
 80060a0:	f10a 0301 	add.w	r3, sl, #1
 80060a4:	9304      	str	r3, [sp, #16]
 80060a6:	eb0a 030b 	add.w	r3, sl, fp
 80060aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80060ac:	9b06      	ldr	r3, [sp, #24]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060b4:	9b04      	ldr	r3, [sp, #16]
 80060b6:	4621      	mov	r1, r4
 80060b8:	9803      	ldr	r0, [sp, #12]
 80060ba:	f103 3bff 	add.w	fp, r3, #4294967295
 80060be:	f7ff fa84 	bl	80055ca <quorem>
 80060c2:	4603      	mov	r3, r0
 80060c4:	4639      	mov	r1, r7
 80060c6:	3330      	adds	r3, #48	@ 0x30
 80060c8:	9006      	str	r0, [sp, #24]
 80060ca:	9803      	ldr	r0, [sp, #12]
 80060cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ce:	f000 fc4b 	bl	8006968 <__mcmp>
 80060d2:	462a      	mov	r2, r5
 80060d4:	9008      	str	r0, [sp, #32]
 80060d6:	4621      	mov	r1, r4
 80060d8:	4648      	mov	r0, r9
 80060da:	f000 fc61 	bl	80069a0 <__mdiff>
 80060de:	68c2      	ldr	r2, [r0, #12]
 80060e0:	4606      	mov	r6, r0
 80060e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060e4:	bb02      	cbnz	r2, 8006128 <_dtoa_r+0xa48>
 80060e6:	4601      	mov	r1, r0
 80060e8:	9803      	ldr	r0, [sp, #12]
 80060ea:	f000 fc3d 	bl	8006968 <__mcmp>
 80060ee:	4602      	mov	r2, r0
 80060f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060f2:	4631      	mov	r1, r6
 80060f4:	4648      	mov	r0, r9
 80060f6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80060fa:	f000 fa03 	bl	8006504 <_Bfree>
 80060fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006100:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006102:	9e04      	ldr	r6, [sp, #16]
 8006104:	ea42 0103 	orr.w	r1, r2, r3
 8006108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800610a:	4319      	orrs	r1, r3
 800610c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800610e:	d10d      	bne.n	800612c <_dtoa_r+0xa4c>
 8006110:	2b39      	cmp	r3, #57	@ 0x39
 8006112:	d027      	beq.n	8006164 <_dtoa_r+0xa84>
 8006114:	9a08      	ldr	r2, [sp, #32]
 8006116:	2a00      	cmp	r2, #0
 8006118:	dd01      	ble.n	800611e <_dtoa_r+0xa3e>
 800611a:	9b06      	ldr	r3, [sp, #24]
 800611c:	3331      	adds	r3, #49	@ 0x31
 800611e:	f88b 3000 	strb.w	r3, [fp]
 8006122:	e52e      	b.n	8005b82 <_dtoa_r+0x4a2>
 8006124:	4628      	mov	r0, r5
 8006126:	e7b9      	b.n	800609c <_dtoa_r+0x9bc>
 8006128:	2201      	movs	r2, #1
 800612a:	e7e2      	b.n	80060f2 <_dtoa_r+0xa12>
 800612c:	9908      	ldr	r1, [sp, #32]
 800612e:	2900      	cmp	r1, #0
 8006130:	db04      	blt.n	800613c <_dtoa_r+0xa5c>
 8006132:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006134:	4301      	orrs	r1, r0
 8006136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006138:	4301      	orrs	r1, r0
 800613a:	d120      	bne.n	800617e <_dtoa_r+0xa9e>
 800613c:	2a00      	cmp	r2, #0
 800613e:	ddee      	ble.n	800611e <_dtoa_r+0xa3e>
 8006140:	2201      	movs	r2, #1
 8006142:	9903      	ldr	r1, [sp, #12]
 8006144:	4648      	mov	r0, r9
 8006146:	9304      	str	r3, [sp, #16]
 8006148:	f000 fba2 	bl	8006890 <__lshift>
 800614c:	4621      	mov	r1, r4
 800614e:	9003      	str	r0, [sp, #12]
 8006150:	f000 fc0a 	bl	8006968 <__mcmp>
 8006154:	2800      	cmp	r0, #0
 8006156:	9b04      	ldr	r3, [sp, #16]
 8006158:	dc02      	bgt.n	8006160 <_dtoa_r+0xa80>
 800615a:	d1e0      	bne.n	800611e <_dtoa_r+0xa3e>
 800615c:	07da      	lsls	r2, r3, #31
 800615e:	d5de      	bpl.n	800611e <_dtoa_r+0xa3e>
 8006160:	2b39      	cmp	r3, #57	@ 0x39
 8006162:	d1da      	bne.n	800611a <_dtoa_r+0xa3a>
 8006164:	2339      	movs	r3, #57	@ 0x39
 8006166:	f88b 3000 	strb.w	r3, [fp]
 800616a:	4633      	mov	r3, r6
 800616c:	461e      	mov	r6, r3
 800616e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006172:	3b01      	subs	r3, #1
 8006174:	2a39      	cmp	r2, #57	@ 0x39
 8006176:	d04e      	beq.n	8006216 <_dtoa_r+0xb36>
 8006178:	3201      	adds	r2, #1
 800617a:	701a      	strb	r2, [r3, #0]
 800617c:	e501      	b.n	8005b82 <_dtoa_r+0x4a2>
 800617e:	2a00      	cmp	r2, #0
 8006180:	dd03      	ble.n	800618a <_dtoa_r+0xaaa>
 8006182:	2b39      	cmp	r3, #57	@ 0x39
 8006184:	d0ee      	beq.n	8006164 <_dtoa_r+0xa84>
 8006186:	3301      	adds	r3, #1
 8006188:	e7c9      	b.n	800611e <_dtoa_r+0xa3e>
 800618a:	9a04      	ldr	r2, [sp, #16]
 800618c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800618e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006192:	428a      	cmp	r2, r1
 8006194:	d028      	beq.n	80061e8 <_dtoa_r+0xb08>
 8006196:	2300      	movs	r3, #0
 8006198:	220a      	movs	r2, #10
 800619a:	9903      	ldr	r1, [sp, #12]
 800619c:	4648      	mov	r0, r9
 800619e:	f000 f9d3 	bl	8006548 <__multadd>
 80061a2:	42af      	cmp	r7, r5
 80061a4:	9003      	str	r0, [sp, #12]
 80061a6:	f04f 0300 	mov.w	r3, #0
 80061aa:	f04f 020a 	mov.w	r2, #10
 80061ae:	4639      	mov	r1, r7
 80061b0:	4648      	mov	r0, r9
 80061b2:	d107      	bne.n	80061c4 <_dtoa_r+0xae4>
 80061b4:	f000 f9c8 	bl	8006548 <__multadd>
 80061b8:	4607      	mov	r7, r0
 80061ba:	4605      	mov	r5, r0
 80061bc:	9b04      	ldr	r3, [sp, #16]
 80061be:	3301      	adds	r3, #1
 80061c0:	9304      	str	r3, [sp, #16]
 80061c2:	e777      	b.n	80060b4 <_dtoa_r+0x9d4>
 80061c4:	f000 f9c0 	bl	8006548 <__multadd>
 80061c8:	4629      	mov	r1, r5
 80061ca:	4607      	mov	r7, r0
 80061cc:	2300      	movs	r3, #0
 80061ce:	220a      	movs	r2, #10
 80061d0:	4648      	mov	r0, r9
 80061d2:	f000 f9b9 	bl	8006548 <__multadd>
 80061d6:	4605      	mov	r5, r0
 80061d8:	e7f0      	b.n	80061bc <_dtoa_r+0xadc>
 80061da:	f1bb 0f00 	cmp.w	fp, #0
 80061de:	bfcc      	ite	gt
 80061e0:	465e      	movgt	r6, fp
 80061e2:	2601      	movle	r6, #1
 80061e4:	2700      	movs	r7, #0
 80061e6:	4456      	add	r6, sl
 80061e8:	2201      	movs	r2, #1
 80061ea:	9903      	ldr	r1, [sp, #12]
 80061ec:	4648      	mov	r0, r9
 80061ee:	9304      	str	r3, [sp, #16]
 80061f0:	f000 fb4e 	bl	8006890 <__lshift>
 80061f4:	4621      	mov	r1, r4
 80061f6:	9003      	str	r0, [sp, #12]
 80061f8:	f000 fbb6 	bl	8006968 <__mcmp>
 80061fc:	2800      	cmp	r0, #0
 80061fe:	dcb4      	bgt.n	800616a <_dtoa_r+0xa8a>
 8006200:	d102      	bne.n	8006208 <_dtoa_r+0xb28>
 8006202:	9b04      	ldr	r3, [sp, #16]
 8006204:	07db      	lsls	r3, r3, #31
 8006206:	d4b0      	bmi.n	800616a <_dtoa_r+0xa8a>
 8006208:	4633      	mov	r3, r6
 800620a:	461e      	mov	r6, r3
 800620c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006210:	2a30      	cmp	r2, #48	@ 0x30
 8006212:	d0fa      	beq.n	800620a <_dtoa_r+0xb2a>
 8006214:	e4b5      	b.n	8005b82 <_dtoa_r+0x4a2>
 8006216:	459a      	cmp	sl, r3
 8006218:	d1a8      	bne.n	800616c <_dtoa_r+0xa8c>
 800621a:	2331      	movs	r3, #49	@ 0x31
 800621c:	f108 0801 	add.w	r8, r8, #1
 8006220:	f88a 3000 	strb.w	r3, [sl]
 8006224:	e4ad      	b.n	8005b82 <_dtoa_r+0x4a2>
 8006226:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006228:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006284 <_dtoa_r+0xba4>
 800622c:	b11b      	cbz	r3, 8006236 <_dtoa_r+0xb56>
 800622e:	f10a 0308 	add.w	r3, sl, #8
 8006232:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006234:	6013      	str	r3, [r2, #0]
 8006236:	4650      	mov	r0, sl
 8006238:	b017      	add	sp, #92	@ 0x5c
 800623a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006240:	2b01      	cmp	r3, #1
 8006242:	f77f ae2e 	ble.w	8005ea2 <_dtoa_r+0x7c2>
 8006246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006248:	930a      	str	r3, [sp, #40]	@ 0x28
 800624a:	2001      	movs	r0, #1
 800624c:	e64d      	b.n	8005eea <_dtoa_r+0x80a>
 800624e:	f1bb 0f00 	cmp.w	fp, #0
 8006252:	f77f aed9 	ble.w	8006008 <_dtoa_r+0x928>
 8006256:	4656      	mov	r6, sl
 8006258:	4621      	mov	r1, r4
 800625a:	9803      	ldr	r0, [sp, #12]
 800625c:	f7ff f9b5 	bl	80055ca <quorem>
 8006260:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006264:	f806 3b01 	strb.w	r3, [r6], #1
 8006268:	eba6 020a 	sub.w	r2, r6, sl
 800626c:	4593      	cmp	fp, r2
 800626e:	ddb4      	ble.n	80061da <_dtoa_r+0xafa>
 8006270:	2300      	movs	r3, #0
 8006272:	220a      	movs	r2, #10
 8006274:	4648      	mov	r0, r9
 8006276:	9903      	ldr	r1, [sp, #12]
 8006278:	f000 f966 	bl	8006548 <__multadd>
 800627c:	9003      	str	r0, [sp, #12]
 800627e:	e7eb      	b.n	8006258 <_dtoa_r+0xb78>
 8006280:	08007ed6 	.word	0x08007ed6
 8006284:	08007e5a 	.word	0x08007e5a

08006288 <_free_r>:
 8006288:	b538      	push	{r3, r4, r5, lr}
 800628a:	4605      	mov	r5, r0
 800628c:	2900      	cmp	r1, #0
 800628e:	d040      	beq.n	8006312 <_free_r+0x8a>
 8006290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006294:	1f0c      	subs	r4, r1, #4
 8006296:	2b00      	cmp	r3, #0
 8006298:	bfb8      	it	lt
 800629a:	18e4      	addlt	r4, r4, r3
 800629c:	f000 f8e6 	bl	800646c <__malloc_lock>
 80062a0:	4a1c      	ldr	r2, [pc, #112]	@ (8006314 <_free_r+0x8c>)
 80062a2:	6813      	ldr	r3, [r2, #0]
 80062a4:	b933      	cbnz	r3, 80062b4 <_free_r+0x2c>
 80062a6:	6063      	str	r3, [r4, #4]
 80062a8:	6014      	str	r4, [r2, #0]
 80062aa:	4628      	mov	r0, r5
 80062ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062b0:	f000 b8e2 	b.w	8006478 <__malloc_unlock>
 80062b4:	42a3      	cmp	r3, r4
 80062b6:	d908      	bls.n	80062ca <_free_r+0x42>
 80062b8:	6820      	ldr	r0, [r4, #0]
 80062ba:	1821      	adds	r1, r4, r0
 80062bc:	428b      	cmp	r3, r1
 80062be:	bf01      	itttt	eq
 80062c0:	6819      	ldreq	r1, [r3, #0]
 80062c2:	685b      	ldreq	r3, [r3, #4]
 80062c4:	1809      	addeq	r1, r1, r0
 80062c6:	6021      	streq	r1, [r4, #0]
 80062c8:	e7ed      	b.n	80062a6 <_free_r+0x1e>
 80062ca:	461a      	mov	r2, r3
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	b10b      	cbz	r3, 80062d4 <_free_r+0x4c>
 80062d0:	42a3      	cmp	r3, r4
 80062d2:	d9fa      	bls.n	80062ca <_free_r+0x42>
 80062d4:	6811      	ldr	r1, [r2, #0]
 80062d6:	1850      	adds	r0, r2, r1
 80062d8:	42a0      	cmp	r0, r4
 80062da:	d10b      	bne.n	80062f4 <_free_r+0x6c>
 80062dc:	6820      	ldr	r0, [r4, #0]
 80062de:	4401      	add	r1, r0
 80062e0:	1850      	adds	r0, r2, r1
 80062e2:	4283      	cmp	r3, r0
 80062e4:	6011      	str	r1, [r2, #0]
 80062e6:	d1e0      	bne.n	80062aa <_free_r+0x22>
 80062e8:	6818      	ldr	r0, [r3, #0]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	4408      	add	r0, r1
 80062ee:	6010      	str	r0, [r2, #0]
 80062f0:	6053      	str	r3, [r2, #4]
 80062f2:	e7da      	b.n	80062aa <_free_r+0x22>
 80062f4:	d902      	bls.n	80062fc <_free_r+0x74>
 80062f6:	230c      	movs	r3, #12
 80062f8:	602b      	str	r3, [r5, #0]
 80062fa:	e7d6      	b.n	80062aa <_free_r+0x22>
 80062fc:	6820      	ldr	r0, [r4, #0]
 80062fe:	1821      	adds	r1, r4, r0
 8006300:	428b      	cmp	r3, r1
 8006302:	bf01      	itttt	eq
 8006304:	6819      	ldreq	r1, [r3, #0]
 8006306:	685b      	ldreq	r3, [r3, #4]
 8006308:	1809      	addeq	r1, r1, r0
 800630a:	6021      	streq	r1, [r4, #0]
 800630c:	6063      	str	r3, [r4, #4]
 800630e:	6054      	str	r4, [r2, #4]
 8006310:	e7cb      	b.n	80062aa <_free_r+0x22>
 8006312:	bd38      	pop	{r3, r4, r5, pc}
 8006314:	20000690 	.word	0x20000690

08006318 <malloc>:
 8006318:	4b02      	ldr	r3, [pc, #8]	@ (8006324 <malloc+0xc>)
 800631a:	4601      	mov	r1, r0
 800631c:	6818      	ldr	r0, [r3, #0]
 800631e:	f000 b825 	b.w	800636c <_malloc_r>
 8006322:	bf00      	nop
 8006324:	20000020 	.word	0x20000020

08006328 <sbrk_aligned>:
 8006328:	b570      	push	{r4, r5, r6, lr}
 800632a:	4e0f      	ldr	r6, [pc, #60]	@ (8006368 <sbrk_aligned+0x40>)
 800632c:	460c      	mov	r4, r1
 800632e:	6831      	ldr	r1, [r6, #0]
 8006330:	4605      	mov	r5, r0
 8006332:	b911      	cbnz	r1, 800633a <sbrk_aligned+0x12>
 8006334:	f000 fe3a 	bl	8006fac <_sbrk_r>
 8006338:	6030      	str	r0, [r6, #0]
 800633a:	4621      	mov	r1, r4
 800633c:	4628      	mov	r0, r5
 800633e:	f000 fe35 	bl	8006fac <_sbrk_r>
 8006342:	1c43      	adds	r3, r0, #1
 8006344:	d103      	bne.n	800634e <sbrk_aligned+0x26>
 8006346:	f04f 34ff 	mov.w	r4, #4294967295
 800634a:	4620      	mov	r0, r4
 800634c:	bd70      	pop	{r4, r5, r6, pc}
 800634e:	1cc4      	adds	r4, r0, #3
 8006350:	f024 0403 	bic.w	r4, r4, #3
 8006354:	42a0      	cmp	r0, r4
 8006356:	d0f8      	beq.n	800634a <sbrk_aligned+0x22>
 8006358:	1a21      	subs	r1, r4, r0
 800635a:	4628      	mov	r0, r5
 800635c:	f000 fe26 	bl	8006fac <_sbrk_r>
 8006360:	3001      	adds	r0, #1
 8006362:	d1f2      	bne.n	800634a <sbrk_aligned+0x22>
 8006364:	e7ef      	b.n	8006346 <sbrk_aligned+0x1e>
 8006366:	bf00      	nop
 8006368:	2000068c 	.word	0x2000068c

0800636c <_malloc_r>:
 800636c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006370:	1ccd      	adds	r5, r1, #3
 8006372:	f025 0503 	bic.w	r5, r5, #3
 8006376:	3508      	adds	r5, #8
 8006378:	2d0c      	cmp	r5, #12
 800637a:	bf38      	it	cc
 800637c:	250c      	movcc	r5, #12
 800637e:	2d00      	cmp	r5, #0
 8006380:	4606      	mov	r6, r0
 8006382:	db01      	blt.n	8006388 <_malloc_r+0x1c>
 8006384:	42a9      	cmp	r1, r5
 8006386:	d904      	bls.n	8006392 <_malloc_r+0x26>
 8006388:	230c      	movs	r3, #12
 800638a:	6033      	str	r3, [r6, #0]
 800638c:	2000      	movs	r0, #0
 800638e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006392:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006468 <_malloc_r+0xfc>
 8006396:	f000 f869 	bl	800646c <__malloc_lock>
 800639a:	f8d8 3000 	ldr.w	r3, [r8]
 800639e:	461c      	mov	r4, r3
 80063a0:	bb44      	cbnz	r4, 80063f4 <_malloc_r+0x88>
 80063a2:	4629      	mov	r1, r5
 80063a4:	4630      	mov	r0, r6
 80063a6:	f7ff ffbf 	bl	8006328 <sbrk_aligned>
 80063aa:	1c43      	adds	r3, r0, #1
 80063ac:	4604      	mov	r4, r0
 80063ae:	d158      	bne.n	8006462 <_malloc_r+0xf6>
 80063b0:	f8d8 4000 	ldr.w	r4, [r8]
 80063b4:	4627      	mov	r7, r4
 80063b6:	2f00      	cmp	r7, #0
 80063b8:	d143      	bne.n	8006442 <_malloc_r+0xd6>
 80063ba:	2c00      	cmp	r4, #0
 80063bc:	d04b      	beq.n	8006456 <_malloc_r+0xea>
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	4639      	mov	r1, r7
 80063c2:	4630      	mov	r0, r6
 80063c4:	eb04 0903 	add.w	r9, r4, r3
 80063c8:	f000 fdf0 	bl	8006fac <_sbrk_r>
 80063cc:	4581      	cmp	r9, r0
 80063ce:	d142      	bne.n	8006456 <_malloc_r+0xea>
 80063d0:	6821      	ldr	r1, [r4, #0]
 80063d2:	4630      	mov	r0, r6
 80063d4:	1a6d      	subs	r5, r5, r1
 80063d6:	4629      	mov	r1, r5
 80063d8:	f7ff ffa6 	bl	8006328 <sbrk_aligned>
 80063dc:	3001      	adds	r0, #1
 80063de:	d03a      	beq.n	8006456 <_malloc_r+0xea>
 80063e0:	6823      	ldr	r3, [r4, #0]
 80063e2:	442b      	add	r3, r5
 80063e4:	6023      	str	r3, [r4, #0]
 80063e6:	f8d8 3000 	ldr.w	r3, [r8]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	bb62      	cbnz	r2, 8006448 <_malloc_r+0xdc>
 80063ee:	f8c8 7000 	str.w	r7, [r8]
 80063f2:	e00f      	b.n	8006414 <_malloc_r+0xa8>
 80063f4:	6822      	ldr	r2, [r4, #0]
 80063f6:	1b52      	subs	r2, r2, r5
 80063f8:	d420      	bmi.n	800643c <_malloc_r+0xd0>
 80063fa:	2a0b      	cmp	r2, #11
 80063fc:	d917      	bls.n	800642e <_malloc_r+0xc2>
 80063fe:	1961      	adds	r1, r4, r5
 8006400:	42a3      	cmp	r3, r4
 8006402:	6025      	str	r5, [r4, #0]
 8006404:	bf18      	it	ne
 8006406:	6059      	strne	r1, [r3, #4]
 8006408:	6863      	ldr	r3, [r4, #4]
 800640a:	bf08      	it	eq
 800640c:	f8c8 1000 	streq.w	r1, [r8]
 8006410:	5162      	str	r2, [r4, r5]
 8006412:	604b      	str	r3, [r1, #4]
 8006414:	4630      	mov	r0, r6
 8006416:	f000 f82f 	bl	8006478 <__malloc_unlock>
 800641a:	f104 000b 	add.w	r0, r4, #11
 800641e:	1d23      	adds	r3, r4, #4
 8006420:	f020 0007 	bic.w	r0, r0, #7
 8006424:	1ac2      	subs	r2, r0, r3
 8006426:	bf1c      	itt	ne
 8006428:	1a1b      	subne	r3, r3, r0
 800642a:	50a3      	strne	r3, [r4, r2]
 800642c:	e7af      	b.n	800638e <_malloc_r+0x22>
 800642e:	6862      	ldr	r2, [r4, #4]
 8006430:	42a3      	cmp	r3, r4
 8006432:	bf0c      	ite	eq
 8006434:	f8c8 2000 	streq.w	r2, [r8]
 8006438:	605a      	strne	r2, [r3, #4]
 800643a:	e7eb      	b.n	8006414 <_malloc_r+0xa8>
 800643c:	4623      	mov	r3, r4
 800643e:	6864      	ldr	r4, [r4, #4]
 8006440:	e7ae      	b.n	80063a0 <_malloc_r+0x34>
 8006442:	463c      	mov	r4, r7
 8006444:	687f      	ldr	r7, [r7, #4]
 8006446:	e7b6      	b.n	80063b6 <_malloc_r+0x4a>
 8006448:	461a      	mov	r2, r3
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	42a3      	cmp	r3, r4
 800644e:	d1fb      	bne.n	8006448 <_malloc_r+0xdc>
 8006450:	2300      	movs	r3, #0
 8006452:	6053      	str	r3, [r2, #4]
 8006454:	e7de      	b.n	8006414 <_malloc_r+0xa8>
 8006456:	230c      	movs	r3, #12
 8006458:	4630      	mov	r0, r6
 800645a:	6033      	str	r3, [r6, #0]
 800645c:	f000 f80c 	bl	8006478 <__malloc_unlock>
 8006460:	e794      	b.n	800638c <_malloc_r+0x20>
 8006462:	6005      	str	r5, [r0, #0]
 8006464:	e7d6      	b.n	8006414 <_malloc_r+0xa8>
 8006466:	bf00      	nop
 8006468:	20000690 	.word	0x20000690

0800646c <__malloc_lock>:
 800646c:	4801      	ldr	r0, [pc, #4]	@ (8006474 <__malloc_lock+0x8>)
 800646e:	f7ff b89c 	b.w	80055aa <__retarget_lock_acquire_recursive>
 8006472:	bf00      	nop
 8006474:	20000688 	.word	0x20000688

08006478 <__malloc_unlock>:
 8006478:	4801      	ldr	r0, [pc, #4]	@ (8006480 <__malloc_unlock+0x8>)
 800647a:	f7ff b897 	b.w	80055ac <__retarget_lock_release_recursive>
 800647e:	bf00      	nop
 8006480:	20000688 	.word	0x20000688

08006484 <_Balloc>:
 8006484:	b570      	push	{r4, r5, r6, lr}
 8006486:	69c6      	ldr	r6, [r0, #28]
 8006488:	4604      	mov	r4, r0
 800648a:	460d      	mov	r5, r1
 800648c:	b976      	cbnz	r6, 80064ac <_Balloc+0x28>
 800648e:	2010      	movs	r0, #16
 8006490:	f7ff ff42 	bl	8006318 <malloc>
 8006494:	4602      	mov	r2, r0
 8006496:	61e0      	str	r0, [r4, #28]
 8006498:	b920      	cbnz	r0, 80064a4 <_Balloc+0x20>
 800649a:	216b      	movs	r1, #107	@ 0x6b
 800649c:	4b17      	ldr	r3, [pc, #92]	@ (80064fc <_Balloc+0x78>)
 800649e:	4818      	ldr	r0, [pc, #96]	@ (8006500 <_Balloc+0x7c>)
 80064a0:	f000 fda2 	bl	8006fe8 <__assert_func>
 80064a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064a8:	6006      	str	r6, [r0, #0]
 80064aa:	60c6      	str	r6, [r0, #12]
 80064ac:	69e6      	ldr	r6, [r4, #28]
 80064ae:	68f3      	ldr	r3, [r6, #12]
 80064b0:	b183      	cbz	r3, 80064d4 <_Balloc+0x50>
 80064b2:	69e3      	ldr	r3, [r4, #28]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064ba:	b9b8      	cbnz	r0, 80064ec <_Balloc+0x68>
 80064bc:	2101      	movs	r1, #1
 80064be:	fa01 f605 	lsl.w	r6, r1, r5
 80064c2:	1d72      	adds	r2, r6, #5
 80064c4:	4620      	mov	r0, r4
 80064c6:	0092      	lsls	r2, r2, #2
 80064c8:	f000 fdac 	bl	8007024 <_calloc_r>
 80064cc:	b160      	cbz	r0, 80064e8 <_Balloc+0x64>
 80064ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064d2:	e00e      	b.n	80064f2 <_Balloc+0x6e>
 80064d4:	2221      	movs	r2, #33	@ 0x21
 80064d6:	2104      	movs	r1, #4
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 fda3 	bl	8007024 <_calloc_r>
 80064de:	69e3      	ldr	r3, [r4, #28]
 80064e0:	60f0      	str	r0, [r6, #12]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e4      	bne.n	80064b2 <_Balloc+0x2e>
 80064e8:	2000      	movs	r0, #0
 80064ea:	bd70      	pop	{r4, r5, r6, pc}
 80064ec:	6802      	ldr	r2, [r0, #0]
 80064ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064f2:	2300      	movs	r3, #0
 80064f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064f8:	e7f7      	b.n	80064ea <_Balloc+0x66>
 80064fa:	bf00      	nop
 80064fc:	08007e67 	.word	0x08007e67
 8006500:	08007ee7 	.word	0x08007ee7

08006504 <_Bfree>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	69c6      	ldr	r6, [r0, #28]
 8006508:	4605      	mov	r5, r0
 800650a:	460c      	mov	r4, r1
 800650c:	b976      	cbnz	r6, 800652c <_Bfree+0x28>
 800650e:	2010      	movs	r0, #16
 8006510:	f7ff ff02 	bl	8006318 <malloc>
 8006514:	4602      	mov	r2, r0
 8006516:	61e8      	str	r0, [r5, #28]
 8006518:	b920      	cbnz	r0, 8006524 <_Bfree+0x20>
 800651a:	218f      	movs	r1, #143	@ 0x8f
 800651c:	4b08      	ldr	r3, [pc, #32]	@ (8006540 <_Bfree+0x3c>)
 800651e:	4809      	ldr	r0, [pc, #36]	@ (8006544 <_Bfree+0x40>)
 8006520:	f000 fd62 	bl	8006fe8 <__assert_func>
 8006524:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006528:	6006      	str	r6, [r0, #0]
 800652a:	60c6      	str	r6, [r0, #12]
 800652c:	b13c      	cbz	r4, 800653e <_Bfree+0x3a>
 800652e:	69eb      	ldr	r3, [r5, #28]
 8006530:	6862      	ldr	r2, [r4, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006538:	6021      	str	r1, [r4, #0]
 800653a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800653e:	bd70      	pop	{r4, r5, r6, pc}
 8006540:	08007e67 	.word	0x08007e67
 8006544:	08007ee7 	.word	0x08007ee7

08006548 <__multadd>:
 8006548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800654c:	4607      	mov	r7, r0
 800654e:	460c      	mov	r4, r1
 8006550:	461e      	mov	r6, r3
 8006552:	2000      	movs	r0, #0
 8006554:	690d      	ldr	r5, [r1, #16]
 8006556:	f101 0c14 	add.w	ip, r1, #20
 800655a:	f8dc 3000 	ldr.w	r3, [ip]
 800655e:	3001      	adds	r0, #1
 8006560:	b299      	uxth	r1, r3
 8006562:	fb02 6101 	mla	r1, r2, r1, r6
 8006566:	0c1e      	lsrs	r6, r3, #16
 8006568:	0c0b      	lsrs	r3, r1, #16
 800656a:	fb02 3306 	mla	r3, r2, r6, r3
 800656e:	b289      	uxth	r1, r1
 8006570:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006574:	4285      	cmp	r5, r0
 8006576:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800657a:	f84c 1b04 	str.w	r1, [ip], #4
 800657e:	dcec      	bgt.n	800655a <__multadd+0x12>
 8006580:	b30e      	cbz	r6, 80065c6 <__multadd+0x7e>
 8006582:	68a3      	ldr	r3, [r4, #8]
 8006584:	42ab      	cmp	r3, r5
 8006586:	dc19      	bgt.n	80065bc <__multadd+0x74>
 8006588:	6861      	ldr	r1, [r4, #4]
 800658a:	4638      	mov	r0, r7
 800658c:	3101      	adds	r1, #1
 800658e:	f7ff ff79 	bl	8006484 <_Balloc>
 8006592:	4680      	mov	r8, r0
 8006594:	b928      	cbnz	r0, 80065a2 <__multadd+0x5a>
 8006596:	4602      	mov	r2, r0
 8006598:	21ba      	movs	r1, #186	@ 0xba
 800659a:	4b0c      	ldr	r3, [pc, #48]	@ (80065cc <__multadd+0x84>)
 800659c:	480c      	ldr	r0, [pc, #48]	@ (80065d0 <__multadd+0x88>)
 800659e:	f000 fd23 	bl	8006fe8 <__assert_func>
 80065a2:	6922      	ldr	r2, [r4, #16]
 80065a4:	f104 010c 	add.w	r1, r4, #12
 80065a8:	3202      	adds	r2, #2
 80065aa:	0092      	lsls	r2, r2, #2
 80065ac:	300c      	adds	r0, #12
 80065ae:	f000 fd0d 	bl	8006fcc <memcpy>
 80065b2:	4621      	mov	r1, r4
 80065b4:	4638      	mov	r0, r7
 80065b6:	f7ff ffa5 	bl	8006504 <_Bfree>
 80065ba:	4644      	mov	r4, r8
 80065bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065c0:	3501      	adds	r5, #1
 80065c2:	615e      	str	r6, [r3, #20]
 80065c4:	6125      	str	r5, [r4, #16]
 80065c6:	4620      	mov	r0, r4
 80065c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065cc:	08007ed6 	.word	0x08007ed6
 80065d0:	08007ee7 	.word	0x08007ee7

080065d4 <__hi0bits>:
 80065d4:	4603      	mov	r3, r0
 80065d6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065da:	bf3a      	itte	cc
 80065dc:	0403      	lslcc	r3, r0, #16
 80065de:	2010      	movcc	r0, #16
 80065e0:	2000      	movcs	r0, #0
 80065e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065e6:	bf3c      	itt	cc
 80065e8:	021b      	lslcc	r3, r3, #8
 80065ea:	3008      	addcc	r0, #8
 80065ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065f0:	bf3c      	itt	cc
 80065f2:	011b      	lslcc	r3, r3, #4
 80065f4:	3004      	addcc	r0, #4
 80065f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065fa:	bf3c      	itt	cc
 80065fc:	009b      	lslcc	r3, r3, #2
 80065fe:	3002      	addcc	r0, #2
 8006600:	2b00      	cmp	r3, #0
 8006602:	db05      	blt.n	8006610 <__hi0bits+0x3c>
 8006604:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006608:	f100 0001 	add.w	r0, r0, #1
 800660c:	bf08      	it	eq
 800660e:	2020      	moveq	r0, #32
 8006610:	4770      	bx	lr

08006612 <__lo0bits>:
 8006612:	6803      	ldr	r3, [r0, #0]
 8006614:	4602      	mov	r2, r0
 8006616:	f013 0007 	ands.w	r0, r3, #7
 800661a:	d00b      	beq.n	8006634 <__lo0bits+0x22>
 800661c:	07d9      	lsls	r1, r3, #31
 800661e:	d421      	bmi.n	8006664 <__lo0bits+0x52>
 8006620:	0798      	lsls	r0, r3, #30
 8006622:	bf49      	itett	mi
 8006624:	085b      	lsrmi	r3, r3, #1
 8006626:	089b      	lsrpl	r3, r3, #2
 8006628:	2001      	movmi	r0, #1
 800662a:	6013      	strmi	r3, [r2, #0]
 800662c:	bf5c      	itt	pl
 800662e:	2002      	movpl	r0, #2
 8006630:	6013      	strpl	r3, [r2, #0]
 8006632:	4770      	bx	lr
 8006634:	b299      	uxth	r1, r3
 8006636:	b909      	cbnz	r1, 800663c <__lo0bits+0x2a>
 8006638:	2010      	movs	r0, #16
 800663a:	0c1b      	lsrs	r3, r3, #16
 800663c:	b2d9      	uxtb	r1, r3
 800663e:	b909      	cbnz	r1, 8006644 <__lo0bits+0x32>
 8006640:	3008      	adds	r0, #8
 8006642:	0a1b      	lsrs	r3, r3, #8
 8006644:	0719      	lsls	r1, r3, #28
 8006646:	bf04      	itt	eq
 8006648:	091b      	lsreq	r3, r3, #4
 800664a:	3004      	addeq	r0, #4
 800664c:	0799      	lsls	r1, r3, #30
 800664e:	bf04      	itt	eq
 8006650:	089b      	lsreq	r3, r3, #2
 8006652:	3002      	addeq	r0, #2
 8006654:	07d9      	lsls	r1, r3, #31
 8006656:	d403      	bmi.n	8006660 <__lo0bits+0x4e>
 8006658:	085b      	lsrs	r3, r3, #1
 800665a:	f100 0001 	add.w	r0, r0, #1
 800665e:	d003      	beq.n	8006668 <__lo0bits+0x56>
 8006660:	6013      	str	r3, [r2, #0]
 8006662:	4770      	bx	lr
 8006664:	2000      	movs	r0, #0
 8006666:	4770      	bx	lr
 8006668:	2020      	movs	r0, #32
 800666a:	4770      	bx	lr

0800666c <__i2b>:
 800666c:	b510      	push	{r4, lr}
 800666e:	460c      	mov	r4, r1
 8006670:	2101      	movs	r1, #1
 8006672:	f7ff ff07 	bl	8006484 <_Balloc>
 8006676:	4602      	mov	r2, r0
 8006678:	b928      	cbnz	r0, 8006686 <__i2b+0x1a>
 800667a:	f240 1145 	movw	r1, #325	@ 0x145
 800667e:	4b04      	ldr	r3, [pc, #16]	@ (8006690 <__i2b+0x24>)
 8006680:	4804      	ldr	r0, [pc, #16]	@ (8006694 <__i2b+0x28>)
 8006682:	f000 fcb1 	bl	8006fe8 <__assert_func>
 8006686:	2301      	movs	r3, #1
 8006688:	6144      	str	r4, [r0, #20]
 800668a:	6103      	str	r3, [r0, #16]
 800668c:	bd10      	pop	{r4, pc}
 800668e:	bf00      	nop
 8006690:	08007ed6 	.word	0x08007ed6
 8006694:	08007ee7 	.word	0x08007ee7

08006698 <__multiply>:
 8006698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669c:	4617      	mov	r7, r2
 800669e:	690a      	ldr	r2, [r1, #16]
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	4689      	mov	r9, r1
 80066a4:	429a      	cmp	r2, r3
 80066a6:	bfa2      	ittt	ge
 80066a8:	463b      	movge	r3, r7
 80066aa:	460f      	movge	r7, r1
 80066ac:	4699      	movge	r9, r3
 80066ae:	693d      	ldr	r5, [r7, #16]
 80066b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	6879      	ldr	r1, [r7, #4]
 80066b8:	eb05 060a 	add.w	r6, r5, sl
 80066bc:	42b3      	cmp	r3, r6
 80066be:	b085      	sub	sp, #20
 80066c0:	bfb8      	it	lt
 80066c2:	3101      	addlt	r1, #1
 80066c4:	f7ff fede 	bl	8006484 <_Balloc>
 80066c8:	b930      	cbnz	r0, 80066d8 <__multiply+0x40>
 80066ca:	4602      	mov	r2, r0
 80066cc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066d0:	4b40      	ldr	r3, [pc, #256]	@ (80067d4 <__multiply+0x13c>)
 80066d2:	4841      	ldr	r0, [pc, #260]	@ (80067d8 <__multiply+0x140>)
 80066d4:	f000 fc88 	bl	8006fe8 <__assert_func>
 80066d8:	f100 0414 	add.w	r4, r0, #20
 80066dc:	4623      	mov	r3, r4
 80066de:	2200      	movs	r2, #0
 80066e0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80066e4:	4573      	cmp	r3, lr
 80066e6:	d320      	bcc.n	800672a <__multiply+0x92>
 80066e8:	f107 0814 	add.w	r8, r7, #20
 80066ec:	f109 0114 	add.w	r1, r9, #20
 80066f0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80066f4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80066f8:	9302      	str	r3, [sp, #8]
 80066fa:	1beb      	subs	r3, r5, r7
 80066fc:	3b15      	subs	r3, #21
 80066fe:	f023 0303 	bic.w	r3, r3, #3
 8006702:	3304      	adds	r3, #4
 8006704:	3715      	adds	r7, #21
 8006706:	42bd      	cmp	r5, r7
 8006708:	bf38      	it	cc
 800670a:	2304      	movcc	r3, #4
 800670c:	9301      	str	r3, [sp, #4]
 800670e:	9b02      	ldr	r3, [sp, #8]
 8006710:	9103      	str	r1, [sp, #12]
 8006712:	428b      	cmp	r3, r1
 8006714:	d80c      	bhi.n	8006730 <__multiply+0x98>
 8006716:	2e00      	cmp	r6, #0
 8006718:	dd03      	ble.n	8006722 <__multiply+0x8a>
 800671a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800671e:	2b00      	cmp	r3, #0
 8006720:	d055      	beq.n	80067ce <__multiply+0x136>
 8006722:	6106      	str	r6, [r0, #16]
 8006724:	b005      	add	sp, #20
 8006726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672a:	f843 2b04 	str.w	r2, [r3], #4
 800672e:	e7d9      	b.n	80066e4 <__multiply+0x4c>
 8006730:	f8b1 a000 	ldrh.w	sl, [r1]
 8006734:	f1ba 0f00 	cmp.w	sl, #0
 8006738:	d01f      	beq.n	800677a <__multiply+0xe2>
 800673a:	46c4      	mov	ip, r8
 800673c:	46a1      	mov	r9, r4
 800673e:	2700      	movs	r7, #0
 8006740:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006744:	f8d9 3000 	ldr.w	r3, [r9]
 8006748:	fa1f fb82 	uxth.w	fp, r2
 800674c:	b29b      	uxth	r3, r3
 800674e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006752:	443b      	add	r3, r7
 8006754:	f8d9 7000 	ldr.w	r7, [r9]
 8006758:	0c12      	lsrs	r2, r2, #16
 800675a:	0c3f      	lsrs	r7, r7, #16
 800675c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006760:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006764:	b29b      	uxth	r3, r3
 8006766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800676a:	4565      	cmp	r5, ip
 800676c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006770:	f849 3b04 	str.w	r3, [r9], #4
 8006774:	d8e4      	bhi.n	8006740 <__multiply+0xa8>
 8006776:	9b01      	ldr	r3, [sp, #4]
 8006778:	50e7      	str	r7, [r4, r3]
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	3104      	adds	r1, #4
 800677e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006782:	f1b9 0f00 	cmp.w	r9, #0
 8006786:	d020      	beq.n	80067ca <__multiply+0x132>
 8006788:	4647      	mov	r7, r8
 800678a:	46a4      	mov	ip, r4
 800678c:	f04f 0a00 	mov.w	sl, #0
 8006790:	6823      	ldr	r3, [r4, #0]
 8006792:	f8b7 b000 	ldrh.w	fp, [r7]
 8006796:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800679a:	b29b      	uxth	r3, r3
 800679c:	fb09 220b 	mla	r2, r9, fp, r2
 80067a0:	4452      	add	r2, sl
 80067a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067a6:	f84c 3b04 	str.w	r3, [ip], #4
 80067aa:	f857 3b04 	ldr.w	r3, [r7], #4
 80067ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067b2:	f8bc 3000 	ldrh.w	r3, [ip]
 80067b6:	42bd      	cmp	r5, r7
 80067b8:	fb09 330a 	mla	r3, r9, sl, r3
 80067bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80067c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067c4:	d8e5      	bhi.n	8006792 <__multiply+0xfa>
 80067c6:	9a01      	ldr	r2, [sp, #4]
 80067c8:	50a3      	str	r3, [r4, r2]
 80067ca:	3404      	adds	r4, #4
 80067cc:	e79f      	b.n	800670e <__multiply+0x76>
 80067ce:	3e01      	subs	r6, #1
 80067d0:	e7a1      	b.n	8006716 <__multiply+0x7e>
 80067d2:	bf00      	nop
 80067d4:	08007ed6 	.word	0x08007ed6
 80067d8:	08007ee7 	.word	0x08007ee7

080067dc <__pow5mult>:
 80067dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e0:	4615      	mov	r5, r2
 80067e2:	f012 0203 	ands.w	r2, r2, #3
 80067e6:	4607      	mov	r7, r0
 80067e8:	460e      	mov	r6, r1
 80067ea:	d007      	beq.n	80067fc <__pow5mult+0x20>
 80067ec:	4c25      	ldr	r4, [pc, #148]	@ (8006884 <__pow5mult+0xa8>)
 80067ee:	3a01      	subs	r2, #1
 80067f0:	2300      	movs	r3, #0
 80067f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067f6:	f7ff fea7 	bl	8006548 <__multadd>
 80067fa:	4606      	mov	r6, r0
 80067fc:	10ad      	asrs	r5, r5, #2
 80067fe:	d03d      	beq.n	800687c <__pow5mult+0xa0>
 8006800:	69fc      	ldr	r4, [r7, #28]
 8006802:	b97c      	cbnz	r4, 8006824 <__pow5mult+0x48>
 8006804:	2010      	movs	r0, #16
 8006806:	f7ff fd87 	bl	8006318 <malloc>
 800680a:	4602      	mov	r2, r0
 800680c:	61f8      	str	r0, [r7, #28]
 800680e:	b928      	cbnz	r0, 800681c <__pow5mult+0x40>
 8006810:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006814:	4b1c      	ldr	r3, [pc, #112]	@ (8006888 <__pow5mult+0xac>)
 8006816:	481d      	ldr	r0, [pc, #116]	@ (800688c <__pow5mult+0xb0>)
 8006818:	f000 fbe6 	bl	8006fe8 <__assert_func>
 800681c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006820:	6004      	str	r4, [r0, #0]
 8006822:	60c4      	str	r4, [r0, #12]
 8006824:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006828:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800682c:	b94c      	cbnz	r4, 8006842 <__pow5mult+0x66>
 800682e:	f240 2171 	movw	r1, #625	@ 0x271
 8006832:	4638      	mov	r0, r7
 8006834:	f7ff ff1a 	bl	800666c <__i2b>
 8006838:	2300      	movs	r3, #0
 800683a:	4604      	mov	r4, r0
 800683c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006840:	6003      	str	r3, [r0, #0]
 8006842:	f04f 0900 	mov.w	r9, #0
 8006846:	07eb      	lsls	r3, r5, #31
 8006848:	d50a      	bpl.n	8006860 <__pow5mult+0x84>
 800684a:	4631      	mov	r1, r6
 800684c:	4622      	mov	r2, r4
 800684e:	4638      	mov	r0, r7
 8006850:	f7ff ff22 	bl	8006698 <__multiply>
 8006854:	4680      	mov	r8, r0
 8006856:	4631      	mov	r1, r6
 8006858:	4638      	mov	r0, r7
 800685a:	f7ff fe53 	bl	8006504 <_Bfree>
 800685e:	4646      	mov	r6, r8
 8006860:	106d      	asrs	r5, r5, #1
 8006862:	d00b      	beq.n	800687c <__pow5mult+0xa0>
 8006864:	6820      	ldr	r0, [r4, #0]
 8006866:	b938      	cbnz	r0, 8006878 <__pow5mult+0x9c>
 8006868:	4622      	mov	r2, r4
 800686a:	4621      	mov	r1, r4
 800686c:	4638      	mov	r0, r7
 800686e:	f7ff ff13 	bl	8006698 <__multiply>
 8006872:	6020      	str	r0, [r4, #0]
 8006874:	f8c0 9000 	str.w	r9, [r0]
 8006878:	4604      	mov	r4, r0
 800687a:	e7e4      	b.n	8006846 <__pow5mult+0x6a>
 800687c:	4630      	mov	r0, r6
 800687e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006882:	bf00      	nop
 8006884:	08007f98 	.word	0x08007f98
 8006888:	08007e67 	.word	0x08007e67
 800688c:	08007ee7 	.word	0x08007ee7

08006890 <__lshift>:
 8006890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006894:	460c      	mov	r4, r1
 8006896:	4607      	mov	r7, r0
 8006898:	4691      	mov	r9, r2
 800689a:	6923      	ldr	r3, [r4, #16]
 800689c:	6849      	ldr	r1, [r1, #4]
 800689e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068a2:	68a3      	ldr	r3, [r4, #8]
 80068a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068a8:	f108 0601 	add.w	r6, r8, #1
 80068ac:	42b3      	cmp	r3, r6
 80068ae:	db0b      	blt.n	80068c8 <__lshift+0x38>
 80068b0:	4638      	mov	r0, r7
 80068b2:	f7ff fde7 	bl	8006484 <_Balloc>
 80068b6:	4605      	mov	r5, r0
 80068b8:	b948      	cbnz	r0, 80068ce <__lshift+0x3e>
 80068ba:	4602      	mov	r2, r0
 80068bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068c0:	4b27      	ldr	r3, [pc, #156]	@ (8006960 <__lshift+0xd0>)
 80068c2:	4828      	ldr	r0, [pc, #160]	@ (8006964 <__lshift+0xd4>)
 80068c4:	f000 fb90 	bl	8006fe8 <__assert_func>
 80068c8:	3101      	adds	r1, #1
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	e7ee      	b.n	80068ac <__lshift+0x1c>
 80068ce:	2300      	movs	r3, #0
 80068d0:	f100 0114 	add.w	r1, r0, #20
 80068d4:	f100 0210 	add.w	r2, r0, #16
 80068d8:	4618      	mov	r0, r3
 80068da:	4553      	cmp	r3, sl
 80068dc:	db33      	blt.n	8006946 <__lshift+0xb6>
 80068de:	6920      	ldr	r0, [r4, #16]
 80068e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068e4:	f104 0314 	add.w	r3, r4, #20
 80068e8:	f019 091f 	ands.w	r9, r9, #31
 80068ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068f4:	d02b      	beq.n	800694e <__lshift+0xbe>
 80068f6:	468a      	mov	sl, r1
 80068f8:	2200      	movs	r2, #0
 80068fa:	f1c9 0e20 	rsb	lr, r9, #32
 80068fe:	6818      	ldr	r0, [r3, #0]
 8006900:	fa00 f009 	lsl.w	r0, r0, r9
 8006904:	4310      	orrs	r0, r2
 8006906:	f84a 0b04 	str.w	r0, [sl], #4
 800690a:	f853 2b04 	ldr.w	r2, [r3], #4
 800690e:	459c      	cmp	ip, r3
 8006910:	fa22 f20e 	lsr.w	r2, r2, lr
 8006914:	d8f3      	bhi.n	80068fe <__lshift+0x6e>
 8006916:	ebac 0304 	sub.w	r3, ip, r4
 800691a:	3b15      	subs	r3, #21
 800691c:	f023 0303 	bic.w	r3, r3, #3
 8006920:	3304      	adds	r3, #4
 8006922:	f104 0015 	add.w	r0, r4, #21
 8006926:	4560      	cmp	r0, ip
 8006928:	bf88      	it	hi
 800692a:	2304      	movhi	r3, #4
 800692c:	50ca      	str	r2, [r1, r3]
 800692e:	b10a      	cbz	r2, 8006934 <__lshift+0xa4>
 8006930:	f108 0602 	add.w	r6, r8, #2
 8006934:	3e01      	subs	r6, #1
 8006936:	4638      	mov	r0, r7
 8006938:	4621      	mov	r1, r4
 800693a:	612e      	str	r6, [r5, #16]
 800693c:	f7ff fde2 	bl	8006504 <_Bfree>
 8006940:	4628      	mov	r0, r5
 8006942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006946:	f842 0f04 	str.w	r0, [r2, #4]!
 800694a:	3301      	adds	r3, #1
 800694c:	e7c5      	b.n	80068da <__lshift+0x4a>
 800694e:	3904      	subs	r1, #4
 8006950:	f853 2b04 	ldr.w	r2, [r3], #4
 8006954:	459c      	cmp	ip, r3
 8006956:	f841 2f04 	str.w	r2, [r1, #4]!
 800695a:	d8f9      	bhi.n	8006950 <__lshift+0xc0>
 800695c:	e7ea      	b.n	8006934 <__lshift+0xa4>
 800695e:	bf00      	nop
 8006960:	08007ed6 	.word	0x08007ed6
 8006964:	08007ee7 	.word	0x08007ee7

08006968 <__mcmp>:
 8006968:	4603      	mov	r3, r0
 800696a:	690a      	ldr	r2, [r1, #16]
 800696c:	6900      	ldr	r0, [r0, #16]
 800696e:	b530      	push	{r4, r5, lr}
 8006970:	1a80      	subs	r0, r0, r2
 8006972:	d10e      	bne.n	8006992 <__mcmp+0x2a>
 8006974:	3314      	adds	r3, #20
 8006976:	3114      	adds	r1, #20
 8006978:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800697c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006980:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006984:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006988:	4295      	cmp	r5, r2
 800698a:	d003      	beq.n	8006994 <__mcmp+0x2c>
 800698c:	d205      	bcs.n	800699a <__mcmp+0x32>
 800698e:	f04f 30ff 	mov.w	r0, #4294967295
 8006992:	bd30      	pop	{r4, r5, pc}
 8006994:	42a3      	cmp	r3, r4
 8006996:	d3f3      	bcc.n	8006980 <__mcmp+0x18>
 8006998:	e7fb      	b.n	8006992 <__mcmp+0x2a>
 800699a:	2001      	movs	r0, #1
 800699c:	e7f9      	b.n	8006992 <__mcmp+0x2a>
	...

080069a0 <__mdiff>:
 80069a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	4689      	mov	r9, r1
 80069a6:	4606      	mov	r6, r0
 80069a8:	4611      	mov	r1, r2
 80069aa:	4648      	mov	r0, r9
 80069ac:	4614      	mov	r4, r2
 80069ae:	f7ff ffdb 	bl	8006968 <__mcmp>
 80069b2:	1e05      	subs	r5, r0, #0
 80069b4:	d112      	bne.n	80069dc <__mdiff+0x3c>
 80069b6:	4629      	mov	r1, r5
 80069b8:	4630      	mov	r0, r6
 80069ba:	f7ff fd63 	bl	8006484 <_Balloc>
 80069be:	4602      	mov	r2, r0
 80069c0:	b928      	cbnz	r0, 80069ce <__mdiff+0x2e>
 80069c2:	f240 2137 	movw	r1, #567	@ 0x237
 80069c6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ac0 <__mdiff+0x120>)
 80069c8:	483e      	ldr	r0, [pc, #248]	@ (8006ac4 <__mdiff+0x124>)
 80069ca:	f000 fb0d 	bl	8006fe8 <__assert_func>
 80069ce:	2301      	movs	r3, #1
 80069d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069d4:	4610      	mov	r0, r2
 80069d6:	b003      	add	sp, #12
 80069d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069dc:	bfbc      	itt	lt
 80069de:	464b      	movlt	r3, r9
 80069e0:	46a1      	movlt	r9, r4
 80069e2:	4630      	mov	r0, r6
 80069e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069e8:	bfba      	itte	lt
 80069ea:	461c      	movlt	r4, r3
 80069ec:	2501      	movlt	r5, #1
 80069ee:	2500      	movge	r5, #0
 80069f0:	f7ff fd48 	bl	8006484 <_Balloc>
 80069f4:	4602      	mov	r2, r0
 80069f6:	b918      	cbnz	r0, 8006a00 <__mdiff+0x60>
 80069f8:	f240 2145 	movw	r1, #581	@ 0x245
 80069fc:	4b30      	ldr	r3, [pc, #192]	@ (8006ac0 <__mdiff+0x120>)
 80069fe:	e7e3      	b.n	80069c8 <__mdiff+0x28>
 8006a00:	f100 0b14 	add.w	fp, r0, #20
 8006a04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006a08:	f109 0310 	add.w	r3, r9, #16
 8006a0c:	60c5      	str	r5, [r0, #12]
 8006a0e:	f04f 0c00 	mov.w	ip, #0
 8006a12:	f109 0514 	add.w	r5, r9, #20
 8006a16:	46d9      	mov	r9, fp
 8006a18:	6926      	ldr	r6, [r4, #16]
 8006a1a:	f104 0e14 	add.w	lr, r4, #20
 8006a1e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a22:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a26:	9301      	str	r3, [sp, #4]
 8006a28:	9b01      	ldr	r3, [sp, #4]
 8006a2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a32:	b281      	uxth	r1, r0
 8006a34:	9301      	str	r3, [sp, #4]
 8006a36:	fa1f f38a 	uxth.w	r3, sl
 8006a3a:	1a5b      	subs	r3, r3, r1
 8006a3c:	0c00      	lsrs	r0, r0, #16
 8006a3e:	4463      	add	r3, ip
 8006a40:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a44:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a4e:	4576      	cmp	r6, lr
 8006a50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a54:	f849 3b04 	str.w	r3, [r9], #4
 8006a58:	d8e6      	bhi.n	8006a28 <__mdiff+0x88>
 8006a5a:	1b33      	subs	r3, r6, r4
 8006a5c:	3b15      	subs	r3, #21
 8006a5e:	f023 0303 	bic.w	r3, r3, #3
 8006a62:	3415      	adds	r4, #21
 8006a64:	3304      	adds	r3, #4
 8006a66:	42a6      	cmp	r6, r4
 8006a68:	bf38      	it	cc
 8006a6a:	2304      	movcc	r3, #4
 8006a6c:	441d      	add	r5, r3
 8006a6e:	445b      	add	r3, fp
 8006a70:	461e      	mov	r6, r3
 8006a72:	462c      	mov	r4, r5
 8006a74:	4544      	cmp	r4, r8
 8006a76:	d30e      	bcc.n	8006a96 <__mdiff+0xf6>
 8006a78:	f108 0103 	add.w	r1, r8, #3
 8006a7c:	1b49      	subs	r1, r1, r5
 8006a7e:	f021 0103 	bic.w	r1, r1, #3
 8006a82:	3d03      	subs	r5, #3
 8006a84:	45a8      	cmp	r8, r5
 8006a86:	bf38      	it	cc
 8006a88:	2100      	movcc	r1, #0
 8006a8a:	440b      	add	r3, r1
 8006a8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a90:	b199      	cbz	r1, 8006aba <__mdiff+0x11a>
 8006a92:	6117      	str	r7, [r2, #16]
 8006a94:	e79e      	b.n	80069d4 <__mdiff+0x34>
 8006a96:	46e6      	mov	lr, ip
 8006a98:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a9c:	fa1f fc81 	uxth.w	ip, r1
 8006aa0:	44f4      	add	ip, lr
 8006aa2:	0c08      	lsrs	r0, r1, #16
 8006aa4:	4471      	add	r1, lr
 8006aa6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006aaa:	b289      	uxth	r1, r1
 8006aac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ab0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ab4:	f846 1b04 	str.w	r1, [r6], #4
 8006ab8:	e7dc      	b.n	8006a74 <__mdiff+0xd4>
 8006aba:	3f01      	subs	r7, #1
 8006abc:	e7e6      	b.n	8006a8c <__mdiff+0xec>
 8006abe:	bf00      	nop
 8006ac0:	08007ed6 	.word	0x08007ed6
 8006ac4:	08007ee7 	.word	0x08007ee7

08006ac8 <__d2b>:
 8006ac8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006acc:	2101      	movs	r1, #1
 8006ace:	4690      	mov	r8, r2
 8006ad0:	4699      	mov	r9, r3
 8006ad2:	9e08      	ldr	r6, [sp, #32]
 8006ad4:	f7ff fcd6 	bl	8006484 <_Balloc>
 8006ad8:	4604      	mov	r4, r0
 8006ada:	b930      	cbnz	r0, 8006aea <__d2b+0x22>
 8006adc:	4602      	mov	r2, r0
 8006ade:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ae2:	4b23      	ldr	r3, [pc, #140]	@ (8006b70 <__d2b+0xa8>)
 8006ae4:	4823      	ldr	r0, [pc, #140]	@ (8006b74 <__d2b+0xac>)
 8006ae6:	f000 fa7f 	bl	8006fe8 <__assert_func>
 8006aea:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006aee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006af2:	b10d      	cbz	r5, 8006af8 <__d2b+0x30>
 8006af4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006af8:	9301      	str	r3, [sp, #4]
 8006afa:	f1b8 0300 	subs.w	r3, r8, #0
 8006afe:	d024      	beq.n	8006b4a <__d2b+0x82>
 8006b00:	4668      	mov	r0, sp
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	f7ff fd85 	bl	8006612 <__lo0bits>
 8006b08:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b0c:	b1d8      	cbz	r0, 8006b46 <__d2b+0x7e>
 8006b0e:	f1c0 0320 	rsb	r3, r0, #32
 8006b12:	fa02 f303 	lsl.w	r3, r2, r3
 8006b16:	430b      	orrs	r3, r1
 8006b18:	40c2      	lsrs	r2, r0
 8006b1a:	6163      	str	r3, [r4, #20]
 8006b1c:	9201      	str	r2, [sp, #4]
 8006b1e:	9b01      	ldr	r3, [sp, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	bf0c      	ite	eq
 8006b24:	2201      	moveq	r2, #1
 8006b26:	2202      	movne	r2, #2
 8006b28:	61a3      	str	r3, [r4, #24]
 8006b2a:	6122      	str	r2, [r4, #16]
 8006b2c:	b1ad      	cbz	r5, 8006b5a <__d2b+0x92>
 8006b2e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b32:	4405      	add	r5, r0
 8006b34:	6035      	str	r5, [r6, #0]
 8006b36:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b3c:	6018      	str	r0, [r3, #0]
 8006b3e:	4620      	mov	r0, r4
 8006b40:	b002      	add	sp, #8
 8006b42:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006b46:	6161      	str	r1, [r4, #20]
 8006b48:	e7e9      	b.n	8006b1e <__d2b+0x56>
 8006b4a:	a801      	add	r0, sp, #4
 8006b4c:	f7ff fd61 	bl	8006612 <__lo0bits>
 8006b50:	9b01      	ldr	r3, [sp, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	6163      	str	r3, [r4, #20]
 8006b56:	3020      	adds	r0, #32
 8006b58:	e7e7      	b.n	8006b2a <__d2b+0x62>
 8006b5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b62:	6030      	str	r0, [r6, #0]
 8006b64:	6918      	ldr	r0, [r3, #16]
 8006b66:	f7ff fd35 	bl	80065d4 <__hi0bits>
 8006b6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b6e:	e7e4      	b.n	8006b3a <__d2b+0x72>
 8006b70:	08007ed6 	.word	0x08007ed6
 8006b74:	08007ee7 	.word	0x08007ee7

08006b78 <__ssputs_r>:
 8006b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b7c:	461f      	mov	r7, r3
 8006b7e:	688e      	ldr	r6, [r1, #8]
 8006b80:	4682      	mov	sl, r0
 8006b82:	42be      	cmp	r6, r7
 8006b84:	460c      	mov	r4, r1
 8006b86:	4690      	mov	r8, r2
 8006b88:	680b      	ldr	r3, [r1, #0]
 8006b8a:	d82d      	bhi.n	8006be8 <__ssputs_r+0x70>
 8006b8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b94:	d026      	beq.n	8006be4 <__ssputs_r+0x6c>
 8006b96:	6965      	ldr	r5, [r4, #20]
 8006b98:	6909      	ldr	r1, [r1, #16]
 8006b9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b9e:	eba3 0901 	sub.w	r9, r3, r1
 8006ba2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ba6:	1c7b      	adds	r3, r7, #1
 8006ba8:	444b      	add	r3, r9
 8006baa:	106d      	asrs	r5, r5, #1
 8006bac:	429d      	cmp	r5, r3
 8006bae:	bf38      	it	cc
 8006bb0:	461d      	movcc	r5, r3
 8006bb2:	0553      	lsls	r3, r2, #21
 8006bb4:	d527      	bpl.n	8006c06 <__ssputs_r+0x8e>
 8006bb6:	4629      	mov	r1, r5
 8006bb8:	f7ff fbd8 	bl	800636c <_malloc_r>
 8006bbc:	4606      	mov	r6, r0
 8006bbe:	b360      	cbz	r0, 8006c1a <__ssputs_r+0xa2>
 8006bc0:	464a      	mov	r2, r9
 8006bc2:	6921      	ldr	r1, [r4, #16]
 8006bc4:	f000 fa02 	bl	8006fcc <memcpy>
 8006bc8:	89a3      	ldrh	r3, [r4, #12]
 8006bca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bd2:	81a3      	strh	r3, [r4, #12]
 8006bd4:	6126      	str	r6, [r4, #16]
 8006bd6:	444e      	add	r6, r9
 8006bd8:	6026      	str	r6, [r4, #0]
 8006bda:	463e      	mov	r6, r7
 8006bdc:	6165      	str	r5, [r4, #20]
 8006bde:	eba5 0509 	sub.w	r5, r5, r9
 8006be2:	60a5      	str	r5, [r4, #8]
 8006be4:	42be      	cmp	r6, r7
 8006be6:	d900      	bls.n	8006bea <__ssputs_r+0x72>
 8006be8:	463e      	mov	r6, r7
 8006bea:	4632      	mov	r2, r6
 8006bec:	4641      	mov	r1, r8
 8006bee:	6820      	ldr	r0, [r4, #0]
 8006bf0:	f000 f9c2 	bl	8006f78 <memmove>
 8006bf4:	2000      	movs	r0, #0
 8006bf6:	68a3      	ldr	r3, [r4, #8]
 8006bf8:	1b9b      	subs	r3, r3, r6
 8006bfa:	60a3      	str	r3, [r4, #8]
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	4433      	add	r3, r6
 8006c00:	6023      	str	r3, [r4, #0]
 8006c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c06:	462a      	mov	r2, r5
 8006c08:	f000 fa32 	bl	8007070 <_realloc_r>
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	2800      	cmp	r0, #0
 8006c10:	d1e0      	bne.n	8006bd4 <__ssputs_r+0x5c>
 8006c12:	4650      	mov	r0, sl
 8006c14:	6921      	ldr	r1, [r4, #16]
 8006c16:	f7ff fb37 	bl	8006288 <_free_r>
 8006c1a:	230c      	movs	r3, #12
 8006c1c:	f8ca 3000 	str.w	r3, [sl]
 8006c20:	89a3      	ldrh	r3, [r4, #12]
 8006c22:	f04f 30ff 	mov.w	r0, #4294967295
 8006c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c2a:	81a3      	strh	r3, [r4, #12]
 8006c2c:	e7e9      	b.n	8006c02 <__ssputs_r+0x8a>
	...

08006c30 <_svfiprintf_r>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	4698      	mov	r8, r3
 8006c36:	898b      	ldrh	r3, [r1, #12]
 8006c38:	4607      	mov	r7, r0
 8006c3a:	061b      	lsls	r3, r3, #24
 8006c3c:	460d      	mov	r5, r1
 8006c3e:	4614      	mov	r4, r2
 8006c40:	b09d      	sub	sp, #116	@ 0x74
 8006c42:	d510      	bpl.n	8006c66 <_svfiprintf_r+0x36>
 8006c44:	690b      	ldr	r3, [r1, #16]
 8006c46:	b973      	cbnz	r3, 8006c66 <_svfiprintf_r+0x36>
 8006c48:	2140      	movs	r1, #64	@ 0x40
 8006c4a:	f7ff fb8f 	bl	800636c <_malloc_r>
 8006c4e:	6028      	str	r0, [r5, #0]
 8006c50:	6128      	str	r0, [r5, #16]
 8006c52:	b930      	cbnz	r0, 8006c62 <_svfiprintf_r+0x32>
 8006c54:	230c      	movs	r3, #12
 8006c56:	603b      	str	r3, [r7, #0]
 8006c58:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5c:	b01d      	add	sp, #116	@ 0x74
 8006c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c62:	2340      	movs	r3, #64	@ 0x40
 8006c64:	616b      	str	r3, [r5, #20]
 8006c66:	2300      	movs	r3, #0
 8006c68:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c6a:	2320      	movs	r3, #32
 8006c6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c70:	2330      	movs	r3, #48	@ 0x30
 8006c72:	f04f 0901 	mov.w	r9, #1
 8006c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c7a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006e14 <_svfiprintf_r+0x1e4>
 8006c7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c82:	4623      	mov	r3, r4
 8006c84:	469a      	mov	sl, r3
 8006c86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c8a:	b10a      	cbz	r2, 8006c90 <_svfiprintf_r+0x60>
 8006c8c:	2a25      	cmp	r2, #37	@ 0x25
 8006c8e:	d1f9      	bne.n	8006c84 <_svfiprintf_r+0x54>
 8006c90:	ebba 0b04 	subs.w	fp, sl, r4
 8006c94:	d00b      	beq.n	8006cae <_svfiprintf_r+0x7e>
 8006c96:	465b      	mov	r3, fp
 8006c98:	4622      	mov	r2, r4
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	f7ff ff6b 	bl	8006b78 <__ssputs_r>
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	f000 80a7 	beq.w	8006df6 <_svfiprintf_r+0x1c6>
 8006ca8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006caa:	445a      	add	r2, fp
 8006cac:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cae:	f89a 3000 	ldrb.w	r3, [sl]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f000 809f 	beq.w	8006df6 <_svfiprintf_r+0x1c6>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f04f 32ff 	mov.w	r2, #4294967295
 8006cbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cc2:	f10a 0a01 	add.w	sl, sl, #1
 8006cc6:	9304      	str	r3, [sp, #16]
 8006cc8:	9307      	str	r3, [sp, #28]
 8006cca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006cce:	931a      	str	r3, [sp, #104]	@ 0x68
 8006cd0:	4654      	mov	r4, sl
 8006cd2:	2205      	movs	r2, #5
 8006cd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cd8:	484e      	ldr	r0, [pc, #312]	@ (8006e14 <_svfiprintf_r+0x1e4>)
 8006cda:	f7fe fc68 	bl	80055ae <memchr>
 8006cde:	9a04      	ldr	r2, [sp, #16]
 8006ce0:	b9d8      	cbnz	r0, 8006d1a <_svfiprintf_r+0xea>
 8006ce2:	06d0      	lsls	r0, r2, #27
 8006ce4:	bf44      	itt	mi
 8006ce6:	2320      	movmi	r3, #32
 8006ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cec:	0711      	lsls	r1, r2, #28
 8006cee:	bf44      	itt	mi
 8006cf0:	232b      	movmi	r3, #43	@ 0x2b
 8006cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cf6:	f89a 3000 	ldrb.w	r3, [sl]
 8006cfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cfc:	d015      	beq.n	8006d2a <_svfiprintf_r+0xfa>
 8006cfe:	4654      	mov	r4, sl
 8006d00:	2000      	movs	r0, #0
 8006d02:	f04f 0c0a 	mov.w	ip, #10
 8006d06:	9a07      	ldr	r2, [sp, #28]
 8006d08:	4621      	mov	r1, r4
 8006d0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d0e:	3b30      	subs	r3, #48	@ 0x30
 8006d10:	2b09      	cmp	r3, #9
 8006d12:	d94b      	bls.n	8006dac <_svfiprintf_r+0x17c>
 8006d14:	b1b0      	cbz	r0, 8006d44 <_svfiprintf_r+0x114>
 8006d16:	9207      	str	r2, [sp, #28]
 8006d18:	e014      	b.n	8006d44 <_svfiprintf_r+0x114>
 8006d1a:	eba0 0308 	sub.w	r3, r0, r8
 8006d1e:	fa09 f303 	lsl.w	r3, r9, r3
 8006d22:	4313      	orrs	r3, r2
 8006d24:	46a2      	mov	sl, r4
 8006d26:	9304      	str	r3, [sp, #16]
 8006d28:	e7d2      	b.n	8006cd0 <_svfiprintf_r+0xa0>
 8006d2a:	9b03      	ldr	r3, [sp, #12]
 8006d2c:	1d19      	adds	r1, r3, #4
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	9103      	str	r1, [sp, #12]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	bfbb      	ittet	lt
 8006d36:	425b      	neglt	r3, r3
 8006d38:	f042 0202 	orrlt.w	r2, r2, #2
 8006d3c:	9307      	strge	r3, [sp, #28]
 8006d3e:	9307      	strlt	r3, [sp, #28]
 8006d40:	bfb8      	it	lt
 8006d42:	9204      	strlt	r2, [sp, #16]
 8006d44:	7823      	ldrb	r3, [r4, #0]
 8006d46:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d48:	d10a      	bne.n	8006d60 <_svfiprintf_r+0x130>
 8006d4a:	7863      	ldrb	r3, [r4, #1]
 8006d4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d4e:	d132      	bne.n	8006db6 <_svfiprintf_r+0x186>
 8006d50:	9b03      	ldr	r3, [sp, #12]
 8006d52:	3402      	adds	r4, #2
 8006d54:	1d1a      	adds	r2, r3, #4
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	9203      	str	r2, [sp, #12]
 8006d5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d5e:	9305      	str	r3, [sp, #20]
 8006d60:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006e18 <_svfiprintf_r+0x1e8>
 8006d64:	2203      	movs	r2, #3
 8006d66:	4650      	mov	r0, sl
 8006d68:	7821      	ldrb	r1, [r4, #0]
 8006d6a:	f7fe fc20 	bl	80055ae <memchr>
 8006d6e:	b138      	cbz	r0, 8006d80 <_svfiprintf_r+0x150>
 8006d70:	2240      	movs	r2, #64	@ 0x40
 8006d72:	9b04      	ldr	r3, [sp, #16]
 8006d74:	eba0 000a 	sub.w	r0, r0, sl
 8006d78:	4082      	lsls	r2, r0
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	3401      	adds	r4, #1
 8006d7e:	9304      	str	r3, [sp, #16]
 8006d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d84:	2206      	movs	r2, #6
 8006d86:	4825      	ldr	r0, [pc, #148]	@ (8006e1c <_svfiprintf_r+0x1ec>)
 8006d88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d8c:	f7fe fc0f 	bl	80055ae <memchr>
 8006d90:	2800      	cmp	r0, #0
 8006d92:	d036      	beq.n	8006e02 <_svfiprintf_r+0x1d2>
 8006d94:	4b22      	ldr	r3, [pc, #136]	@ (8006e20 <_svfiprintf_r+0x1f0>)
 8006d96:	bb1b      	cbnz	r3, 8006de0 <_svfiprintf_r+0x1b0>
 8006d98:	9b03      	ldr	r3, [sp, #12]
 8006d9a:	3307      	adds	r3, #7
 8006d9c:	f023 0307 	bic.w	r3, r3, #7
 8006da0:	3308      	adds	r3, #8
 8006da2:	9303      	str	r3, [sp, #12]
 8006da4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006da6:	4433      	add	r3, r6
 8006da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006daa:	e76a      	b.n	8006c82 <_svfiprintf_r+0x52>
 8006dac:	460c      	mov	r4, r1
 8006dae:	2001      	movs	r0, #1
 8006db0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006db4:	e7a8      	b.n	8006d08 <_svfiprintf_r+0xd8>
 8006db6:	2300      	movs	r3, #0
 8006db8:	f04f 0c0a 	mov.w	ip, #10
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	3401      	adds	r4, #1
 8006dc0:	9305      	str	r3, [sp, #20]
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dc8:	3a30      	subs	r2, #48	@ 0x30
 8006dca:	2a09      	cmp	r2, #9
 8006dcc:	d903      	bls.n	8006dd6 <_svfiprintf_r+0x1a6>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d0c6      	beq.n	8006d60 <_svfiprintf_r+0x130>
 8006dd2:	9105      	str	r1, [sp, #20]
 8006dd4:	e7c4      	b.n	8006d60 <_svfiprintf_r+0x130>
 8006dd6:	4604      	mov	r4, r0
 8006dd8:	2301      	movs	r3, #1
 8006dda:	fb0c 2101 	mla	r1, ip, r1, r2
 8006dde:	e7f0      	b.n	8006dc2 <_svfiprintf_r+0x192>
 8006de0:	ab03      	add	r3, sp, #12
 8006de2:	9300      	str	r3, [sp, #0]
 8006de4:	462a      	mov	r2, r5
 8006de6:	4638      	mov	r0, r7
 8006de8:	4b0e      	ldr	r3, [pc, #56]	@ (8006e24 <_svfiprintf_r+0x1f4>)
 8006dea:	a904      	add	r1, sp, #16
 8006dec:	f7fd fe7c 	bl	8004ae8 <_printf_float>
 8006df0:	1c42      	adds	r2, r0, #1
 8006df2:	4606      	mov	r6, r0
 8006df4:	d1d6      	bne.n	8006da4 <_svfiprintf_r+0x174>
 8006df6:	89ab      	ldrh	r3, [r5, #12]
 8006df8:	065b      	lsls	r3, r3, #25
 8006dfa:	f53f af2d 	bmi.w	8006c58 <_svfiprintf_r+0x28>
 8006dfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e00:	e72c      	b.n	8006c5c <_svfiprintf_r+0x2c>
 8006e02:	ab03      	add	r3, sp, #12
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	462a      	mov	r2, r5
 8006e08:	4638      	mov	r0, r7
 8006e0a:	4b06      	ldr	r3, [pc, #24]	@ (8006e24 <_svfiprintf_r+0x1f4>)
 8006e0c:	a904      	add	r1, sp, #16
 8006e0e:	f7fe f909 	bl	8005024 <_printf_i>
 8006e12:	e7ed      	b.n	8006df0 <_svfiprintf_r+0x1c0>
 8006e14:	08007f40 	.word	0x08007f40
 8006e18:	08007f46 	.word	0x08007f46
 8006e1c:	08007f4a 	.word	0x08007f4a
 8006e20:	08004ae9 	.word	0x08004ae9
 8006e24:	08006b79 	.word	0x08006b79

08006e28 <__sflush_r>:
 8006e28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e2e:	0716      	lsls	r6, r2, #28
 8006e30:	4605      	mov	r5, r0
 8006e32:	460c      	mov	r4, r1
 8006e34:	d454      	bmi.n	8006ee0 <__sflush_r+0xb8>
 8006e36:	684b      	ldr	r3, [r1, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	dc02      	bgt.n	8006e42 <__sflush_r+0x1a>
 8006e3c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	dd48      	ble.n	8006ed4 <__sflush_r+0xac>
 8006e42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e44:	2e00      	cmp	r6, #0
 8006e46:	d045      	beq.n	8006ed4 <__sflush_r+0xac>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e4e:	682f      	ldr	r7, [r5, #0]
 8006e50:	6a21      	ldr	r1, [r4, #32]
 8006e52:	602b      	str	r3, [r5, #0]
 8006e54:	d030      	beq.n	8006eb8 <__sflush_r+0x90>
 8006e56:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e58:	89a3      	ldrh	r3, [r4, #12]
 8006e5a:	0759      	lsls	r1, r3, #29
 8006e5c:	d505      	bpl.n	8006e6a <__sflush_r+0x42>
 8006e5e:	6863      	ldr	r3, [r4, #4]
 8006e60:	1ad2      	subs	r2, r2, r3
 8006e62:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e64:	b10b      	cbz	r3, 8006e6a <__sflush_r+0x42>
 8006e66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e68:	1ad2      	subs	r2, r2, r3
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e70:	6a21      	ldr	r1, [r4, #32]
 8006e72:	47b0      	blx	r6
 8006e74:	1c43      	adds	r3, r0, #1
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	d106      	bne.n	8006e88 <__sflush_r+0x60>
 8006e7a:	6829      	ldr	r1, [r5, #0]
 8006e7c:	291d      	cmp	r1, #29
 8006e7e:	d82b      	bhi.n	8006ed8 <__sflush_r+0xb0>
 8006e80:	4a28      	ldr	r2, [pc, #160]	@ (8006f24 <__sflush_r+0xfc>)
 8006e82:	40ca      	lsrs	r2, r1
 8006e84:	07d6      	lsls	r6, r2, #31
 8006e86:	d527      	bpl.n	8006ed8 <__sflush_r+0xb0>
 8006e88:	2200      	movs	r2, #0
 8006e8a:	6062      	str	r2, [r4, #4]
 8006e8c:	6922      	ldr	r2, [r4, #16]
 8006e8e:	04d9      	lsls	r1, r3, #19
 8006e90:	6022      	str	r2, [r4, #0]
 8006e92:	d504      	bpl.n	8006e9e <__sflush_r+0x76>
 8006e94:	1c42      	adds	r2, r0, #1
 8006e96:	d101      	bne.n	8006e9c <__sflush_r+0x74>
 8006e98:	682b      	ldr	r3, [r5, #0]
 8006e9a:	b903      	cbnz	r3, 8006e9e <__sflush_r+0x76>
 8006e9c:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ea0:	602f      	str	r7, [r5, #0]
 8006ea2:	b1b9      	cbz	r1, 8006ed4 <__sflush_r+0xac>
 8006ea4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ea8:	4299      	cmp	r1, r3
 8006eaa:	d002      	beq.n	8006eb2 <__sflush_r+0x8a>
 8006eac:	4628      	mov	r0, r5
 8006eae:	f7ff f9eb 	bl	8006288 <_free_r>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006eb6:	e00d      	b.n	8006ed4 <__sflush_r+0xac>
 8006eb8:	2301      	movs	r3, #1
 8006eba:	4628      	mov	r0, r5
 8006ebc:	47b0      	blx	r6
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	1c50      	adds	r0, r2, #1
 8006ec2:	d1c9      	bne.n	8006e58 <__sflush_r+0x30>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0c6      	beq.n	8006e58 <__sflush_r+0x30>
 8006eca:	2b1d      	cmp	r3, #29
 8006ecc:	d001      	beq.n	8006ed2 <__sflush_r+0xaa>
 8006ece:	2b16      	cmp	r3, #22
 8006ed0:	d11d      	bne.n	8006f0e <__sflush_r+0xe6>
 8006ed2:	602f      	str	r7, [r5, #0]
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	e021      	b.n	8006f1c <__sflush_r+0xf4>
 8006ed8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006edc:	b21b      	sxth	r3, r3
 8006ede:	e01a      	b.n	8006f16 <__sflush_r+0xee>
 8006ee0:	690f      	ldr	r7, [r1, #16]
 8006ee2:	2f00      	cmp	r7, #0
 8006ee4:	d0f6      	beq.n	8006ed4 <__sflush_r+0xac>
 8006ee6:	0793      	lsls	r3, r2, #30
 8006ee8:	bf18      	it	ne
 8006eea:	2300      	movne	r3, #0
 8006eec:	680e      	ldr	r6, [r1, #0]
 8006eee:	bf08      	it	eq
 8006ef0:	694b      	ldreq	r3, [r1, #20]
 8006ef2:	1bf6      	subs	r6, r6, r7
 8006ef4:	600f      	str	r7, [r1, #0]
 8006ef6:	608b      	str	r3, [r1, #8]
 8006ef8:	2e00      	cmp	r6, #0
 8006efa:	ddeb      	ble.n	8006ed4 <__sflush_r+0xac>
 8006efc:	4633      	mov	r3, r6
 8006efe:	463a      	mov	r2, r7
 8006f00:	4628      	mov	r0, r5
 8006f02:	6a21      	ldr	r1, [r4, #32]
 8006f04:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006f08:	47e0      	blx	ip
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	dc07      	bgt.n	8006f1e <__sflush_r+0xf6>
 8006f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f16:	f04f 30ff 	mov.w	r0, #4294967295
 8006f1a:	81a3      	strh	r3, [r4, #12]
 8006f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f1e:	4407      	add	r7, r0
 8006f20:	1a36      	subs	r6, r6, r0
 8006f22:	e7e9      	b.n	8006ef8 <__sflush_r+0xd0>
 8006f24:	20400001 	.word	0x20400001

08006f28 <_fflush_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	690b      	ldr	r3, [r1, #16]
 8006f2c:	4605      	mov	r5, r0
 8006f2e:	460c      	mov	r4, r1
 8006f30:	b913      	cbnz	r3, 8006f38 <_fflush_r+0x10>
 8006f32:	2500      	movs	r5, #0
 8006f34:	4628      	mov	r0, r5
 8006f36:	bd38      	pop	{r3, r4, r5, pc}
 8006f38:	b118      	cbz	r0, 8006f42 <_fflush_r+0x1a>
 8006f3a:	6a03      	ldr	r3, [r0, #32]
 8006f3c:	b90b      	cbnz	r3, 8006f42 <_fflush_r+0x1a>
 8006f3e:	f7fe fa1b 	bl	8005378 <__sinit>
 8006f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d0f3      	beq.n	8006f32 <_fflush_r+0xa>
 8006f4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f4c:	07d0      	lsls	r0, r2, #31
 8006f4e:	d404      	bmi.n	8006f5a <_fflush_r+0x32>
 8006f50:	0599      	lsls	r1, r3, #22
 8006f52:	d402      	bmi.n	8006f5a <_fflush_r+0x32>
 8006f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f56:	f7fe fb28 	bl	80055aa <__retarget_lock_acquire_recursive>
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	f7ff ff63 	bl	8006e28 <__sflush_r>
 8006f62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f64:	4605      	mov	r5, r0
 8006f66:	07da      	lsls	r2, r3, #31
 8006f68:	d4e4      	bmi.n	8006f34 <_fflush_r+0xc>
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	059b      	lsls	r3, r3, #22
 8006f6e:	d4e1      	bmi.n	8006f34 <_fflush_r+0xc>
 8006f70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f72:	f7fe fb1b 	bl	80055ac <__retarget_lock_release_recursive>
 8006f76:	e7dd      	b.n	8006f34 <_fflush_r+0xc>

08006f78 <memmove>:
 8006f78:	4288      	cmp	r0, r1
 8006f7a:	b510      	push	{r4, lr}
 8006f7c:	eb01 0402 	add.w	r4, r1, r2
 8006f80:	d902      	bls.n	8006f88 <memmove+0x10>
 8006f82:	4284      	cmp	r4, r0
 8006f84:	4623      	mov	r3, r4
 8006f86:	d807      	bhi.n	8006f98 <memmove+0x20>
 8006f88:	1e43      	subs	r3, r0, #1
 8006f8a:	42a1      	cmp	r1, r4
 8006f8c:	d008      	beq.n	8006fa0 <memmove+0x28>
 8006f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f96:	e7f8      	b.n	8006f8a <memmove+0x12>
 8006f98:	4601      	mov	r1, r0
 8006f9a:	4402      	add	r2, r0
 8006f9c:	428a      	cmp	r2, r1
 8006f9e:	d100      	bne.n	8006fa2 <memmove+0x2a>
 8006fa0:	bd10      	pop	{r4, pc}
 8006fa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006faa:	e7f7      	b.n	8006f9c <memmove+0x24>

08006fac <_sbrk_r>:
 8006fac:	b538      	push	{r3, r4, r5, lr}
 8006fae:	2300      	movs	r3, #0
 8006fb0:	4d05      	ldr	r5, [pc, #20]	@ (8006fc8 <_sbrk_r+0x1c>)
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	4608      	mov	r0, r1
 8006fb6:	602b      	str	r3, [r5, #0]
 8006fb8:	f7fb f82e 	bl	8002018 <_sbrk>
 8006fbc:	1c43      	adds	r3, r0, #1
 8006fbe:	d102      	bne.n	8006fc6 <_sbrk_r+0x1a>
 8006fc0:	682b      	ldr	r3, [r5, #0]
 8006fc2:	b103      	cbz	r3, 8006fc6 <_sbrk_r+0x1a>
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	bd38      	pop	{r3, r4, r5, pc}
 8006fc8:	20000684 	.word	0x20000684

08006fcc <memcpy>:
 8006fcc:	440a      	add	r2, r1
 8006fce:	4291      	cmp	r1, r2
 8006fd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fd4:	d100      	bne.n	8006fd8 <memcpy+0xc>
 8006fd6:	4770      	bx	lr
 8006fd8:	b510      	push	{r4, lr}
 8006fda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fde:	4291      	cmp	r1, r2
 8006fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fe4:	d1f9      	bne.n	8006fda <memcpy+0xe>
 8006fe6:	bd10      	pop	{r4, pc}

08006fe8 <__assert_func>:
 8006fe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fea:	4614      	mov	r4, r2
 8006fec:	461a      	mov	r2, r3
 8006fee:	4b09      	ldr	r3, [pc, #36]	@ (8007014 <__assert_func+0x2c>)
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68d8      	ldr	r0, [r3, #12]
 8006ff6:	b14c      	cbz	r4, 800700c <__assert_func+0x24>
 8006ff8:	4b07      	ldr	r3, [pc, #28]	@ (8007018 <__assert_func+0x30>)
 8006ffa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ffe:	9100      	str	r1, [sp, #0]
 8007000:	462b      	mov	r3, r5
 8007002:	4906      	ldr	r1, [pc, #24]	@ (800701c <__assert_func+0x34>)
 8007004:	f000 f870 	bl	80070e8 <fiprintf>
 8007008:	f000 f880 	bl	800710c <abort>
 800700c:	4b04      	ldr	r3, [pc, #16]	@ (8007020 <__assert_func+0x38>)
 800700e:	461c      	mov	r4, r3
 8007010:	e7f3      	b.n	8006ffa <__assert_func+0x12>
 8007012:	bf00      	nop
 8007014:	20000020 	.word	0x20000020
 8007018:	08007f5b 	.word	0x08007f5b
 800701c:	08007f68 	.word	0x08007f68
 8007020:	08007f96 	.word	0x08007f96

08007024 <_calloc_r>:
 8007024:	b570      	push	{r4, r5, r6, lr}
 8007026:	fba1 5402 	umull	r5, r4, r1, r2
 800702a:	b934      	cbnz	r4, 800703a <_calloc_r+0x16>
 800702c:	4629      	mov	r1, r5
 800702e:	f7ff f99d 	bl	800636c <_malloc_r>
 8007032:	4606      	mov	r6, r0
 8007034:	b928      	cbnz	r0, 8007042 <_calloc_r+0x1e>
 8007036:	4630      	mov	r0, r6
 8007038:	bd70      	pop	{r4, r5, r6, pc}
 800703a:	220c      	movs	r2, #12
 800703c:	2600      	movs	r6, #0
 800703e:	6002      	str	r2, [r0, #0]
 8007040:	e7f9      	b.n	8007036 <_calloc_r+0x12>
 8007042:	462a      	mov	r2, r5
 8007044:	4621      	mov	r1, r4
 8007046:	f7fe fa32 	bl	80054ae <memset>
 800704a:	e7f4      	b.n	8007036 <_calloc_r+0x12>

0800704c <__ascii_mbtowc>:
 800704c:	b082      	sub	sp, #8
 800704e:	b901      	cbnz	r1, 8007052 <__ascii_mbtowc+0x6>
 8007050:	a901      	add	r1, sp, #4
 8007052:	b142      	cbz	r2, 8007066 <__ascii_mbtowc+0x1a>
 8007054:	b14b      	cbz	r3, 800706a <__ascii_mbtowc+0x1e>
 8007056:	7813      	ldrb	r3, [r2, #0]
 8007058:	600b      	str	r3, [r1, #0]
 800705a:	7812      	ldrb	r2, [r2, #0]
 800705c:	1e10      	subs	r0, r2, #0
 800705e:	bf18      	it	ne
 8007060:	2001      	movne	r0, #1
 8007062:	b002      	add	sp, #8
 8007064:	4770      	bx	lr
 8007066:	4610      	mov	r0, r2
 8007068:	e7fb      	b.n	8007062 <__ascii_mbtowc+0x16>
 800706a:	f06f 0001 	mvn.w	r0, #1
 800706e:	e7f8      	b.n	8007062 <__ascii_mbtowc+0x16>

08007070 <_realloc_r>:
 8007070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007074:	4607      	mov	r7, r0
 8007076:	4614      	mov	r4, r2
 8007078:	460d      	mov	r5, r1
 800707a:	b921      	cbnz	r1, 8007086 <_realloc_r+0x16>
 800707c:	4611      	mov	r1, r2
 800707e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007082:	f7ff b973 	b.w	800636c <_malloc_r>
 8007086:	b92a      	cbnz	r2, 8007094 <_realloc_r+0x24>
 8007088:	f7ff f8fe 	bl	8006288 <_free_r>
 800708c:	4625      	mov	r5, r4
 800708e:	4628      	mov	r0, r5
 8007090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007094:	f000 f841 	bl	800711a <_malloc_usable_size_r>
 8007098:	4284      	cmp	r4, r0
 800709a:	4606      	mov	r6, r0
 800709c:	d802      	bhi.n	80070a4 <_realloc_r+0x34>
 800709e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80070a2:	d8f4      	bhi.n	800708e <_realloc_r+0x1e>
 80070a4:	4621      	mov	r1, r4
 80070a6:	4638      	mov	r0, r7
 80070a8:	f7ff f960 	bl	800636c <_malloc_r>
 80070ac:	4680      	mov	r8, r0
 80070ae:	b908      	cbnz	r0, 80070b4 <_realloc_r+0x44>
 80070b0:	4645      	mov	r5, r8
 80070b2:	e7ec      	b.n	800708e <_realloc_r+0x1e>
 80070b4:	42b4      	cmp	r4, r6
 80070b6:	4622      	mov	r2, r4
 80070b8:	4629      	mov	r1, r5
 80070ba:	bf28      	it	cs
 80070bc:	4632      	movcs	r2, r6
 80070be:	f7ff ff85 	bl	8006fcc <memcpy>
 80070c2:	4629      	mov	r1, r5
 80070c4:	4638      	mov	r0, r7
 80070c6:	f7ff f8df 	bl	8006288 <_free_r>
 80070ca:	e7f1      	b.n	80070b0 <_realloc_r+0x40>

080070cc <__ascii_wctomb>:
 80070cc:	4603      	mov	r3, r0
 80070ce:	4608      	mov	r0, r1
 80070d0:	b141      	cbz	r1, 80070e4 <__ascii_wctomb+0x18>
 80070d2:	2aff      	cmp	r2, #255	@ 0xff
 80070d4:	d904      	bls.n	80070e0 <__ascii_wctomb+0x14>
 80070d6:	228a      	movs	r2, #138	@ 0x8a
 80070d8:	f04f 30ff 	mov.w	r0, #4294967295
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	4770      	bx	lr
 80070e0:	2001      	movs	r0, #1
 80070e2:	700a      	strb	r2, [r1, #0]
 80070e4:	4770      	bx	lr
	...

080070e8 <fiprintf>:
 80070e8:	b40e      	push	{r1, r2, r3}
 80070ea:	b503      	push	{r0, r1, lr}
 80070ec:	4601      	mov	r1, r0
 80070ee:	ab03      	add	r3, sp, #12
 80070f0:	4805      	ldr	r0, [pc, #20]	@ (8007108 <fiprintf+0x20>)
 80070f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80070f6:	6800      	ldr	r0, [r0, #0]
 80070f8:	9301      	str	r3, [sp, #4]
 80070fa:	f000 f83d 	bl	8007178 <_vfiprintf_r>
 80070fe:	b002      	add	sp, #8
 8007100:	f85d eb04 	ldr.w	lr, [sp], #4
 8007104:	b003      	add	sp, #12
 8007106:	4770      	bx	lr
 8007108:	20000020 	.word	0x20000020

0800710c <abort>:
 800710c:	2006      	movs	r0, #6
 800710e:	b508      	push	{r3, lr}
 8007110:	f000 fa06 	bl	8007520 <raise>
 8007114:	2001      	movs	r0, #1
 8007116:	f7fa ff0a 	bl	8001f2e <_exit>

0800711a <_malloc_usable_size_r>:
 800711a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800711e:	1f18      	subs	r0, r3, #4
 8007120:	2b00      	cmp	r3, #0
 8007122:	bfbc      	itt	lt
 8007124:	580b      	ldrlt	r3, [r1, r0]
 8007126:	18c0      	addlt	r0, r0, r3
 8007128:	4770      	bx	lr

0800712a <__sfputc_r>:
 800712a:	6893      	ldr	r3, [r2, #8]
 800712c:	b410      	push	{r4}
 800712e:	3b01      	subs	r3, #1
 8007130:	2b00      	cmp	r3, #0
 8007132:	6093      	str	r3, [r2, #8]
 8007134:	da07      	bge.n	8007146 <__sfputc_r+0x1c>
 8007136:	6994      	ldr	r4, [r2, #24]
 8007138:	42a3      	cmp	r3, r4
 800713a:	db01      	blt.n	8007140 <__sfputc_r+0x16>
 800713c:	290a      	cmp	r1, #10
 800713e:	d102      	bne.n	8007146 <__sfputc_r+0x1c>
 8007140:	bc10      	pop	{r4}
 8007142:	f000 b931 	b.w	80073a8 <__swbuf_r>
 8007146:	6813      	ldr	r3, [r2, #0]
 8007148:	1c58      	adds	r0, r3, #1
 800714a:	6010      	str	r0, [r2, #0]
 800714c:	7019      	strb	r1, [r3, #0]
 800714e:	4608      	mov	r0, r1
 8007150:	bc10      	pop	{r4}
 8007152:	4770      	bx	lr

08007154 <__sfputs_r>:
 8007154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007156:	4606      	mov	r6, r0
 8007158:	460f      	mov	r7, r1
 800715a:	4614      	mov	r4, r2
 800715c:	18d5      	adds	r5, r2, r3
 800715e:	42ac      	cmp	r4, r5
 8007160:	d101      	bne.n	8007166 <__sfputs_r+0x12>
 8007162:	2000      	movs	r0, #0
 8007164:	e007      	b.n	8007176 <__sfputs_r+0x22>
 8007166:	463a      	mov	r2, r7
 8007168:	4630      	mov	r0, r6
 800716a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800716e:	f7ff ffdc 	bl	800712a <__sfputc_r>
 8007172:	1c43      	adds	r3, r0, #1
 8007174:	d1f3      	bne.n	800715e <__sfputs_r+0xa>
 8007176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007178 <_vfiprintf_r>:
 8007178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717c:	460d      	mov	r5, r1
 800717e:	4614      	mov	r4, r2
 8007180:	4698      	mov	r8, r3
 8007182:	4606      	mov	r6, r0
 8007184:	b09d      	sub	sp, #116	@ 0x74
 8007186:	b118      	cbz	r0, 8007190 <_vfiprintf_r+0x18>
 8007188:	6a03      	ldr	r3, [r0, #32]
 800718a:	b90b      	cbnz	r3, 8007190 <_vfiprintf_r+0x18>
 800718c:	f7fe f8f4 	bl	8005378 <__sinit>
 8007190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007192:	07d9      	lsls	r1, r3, #31
 8007194:	d405      	bmi.n	80071a2 <_vfiprintf_r+0x2a>
 8007196:	89ab      	ldrh	r3, [r5, #12]
 8007198:	059a      	lsls	r2, r3, #22
 800719a:	d402      	bmi.n	80071a2 <_vfiprintf_r+0x2a>
 800719c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800719e:	f7fe fa04 	bl	80055aa <__retarget_lock_acquire_recursive>
 80071a2:	89ab      	ldrh	r3, [r5, #12]
 80071a4:	071b      	lsls	r3, r3, #28
 80071a6:	d501      	bpl.n	80071ac <_vfiprintf_r+0x34>
 80071a8:	692b      	ldr	r3, [r5, #16]
 80071aa:	b99b      	cbnz	r3, 80071d4 <_vfiprintf_r+0x5c>
 80071ac:	4629      	mov	r1, r5
 80071ae:	4630      	mov	r0, r6
 80071b0:	f000 f938 	bl	8007424 <__swsetup_r>
 80071b4:	b170      	cbz	r0, 80071d4 <_vfiprintf_r+0x5c>
 80071b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071b8:	07dc      	lsls	r4, r3, #31
 80071ba:	d504      	bpl.n	80071c6 <_vfiprintf_r+0x4e>
 80071bc:	f04f 30ff 	mov.w	r0, #4294967295
 80071c0:	b01d      	add	sp, #116	@ 0x74
 80071c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071c6:	89ab      	ldrh	r3, [r5, #12]
 80071c8:	0598      	lsls	r0, r3, #22
 80071ca:	d4f7      	bmi.n	80071bc <_vfiprintf_r+0x44>
 80071cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071ce:	f7fe f9ed 	bl	80055ac <__retarget_lock_release_recursive>
 80071d2:	e7f3      	b.n	80071bc <_vfiprintf_r+0x44>
 80071d4:	2300      	movs	r3, #0
 80071d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d8:	2320      	movs	r3, #32
 80071da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071de:	2330      	movs	r3, #48	@ 0x30
 80071e0:	f04f 0901 	mov.w	r9, #1
 80071e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80071e8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007394 <_vfiprintf_r+0x21c>
 80071ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071f0:	4623      	mov	r3, r4
 80071f2:	469a      	mov	sl, r3
 80071f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071f8:	b10a      	cbz	r2, 80071fe <_vfiprintf_r+0x86>
 80071fa:	2a25      	cmp	r2, #37	@ 0x25
 80071fc:	d1f9      	bne.n	80071f2 <_vfiprintf_r+0x7a>
 80071fe:	ebba 0b04 	subs.w	fp, sl, r4
 8007202:	d00b      	beq.n	800721c <_vfiprintf_r+0xa4>
 8007204:	465b      	mov	r3, fp
 8007206:	4622      	mov	r2, r4
 8007208:	4629      	mov	r1, r5
 800720a:	4630      	mov	r0, r6
 800720c:	f7ff ffa2 	bl	8007154 <__sfputs_r>
 8007210:	3001      	adds	r0, #1
 8007212:	f000 80a7 	beq.w	8007364 <_vfiprintf_r+0x1ec>
 8007216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007218:	445a      	add	r2, fp
 800721a:	9209      	str	r2, [sp, #36]	@ 0x24
 800721c:	f89a 3000 	ldrb.w	r3, [sl]
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 809f 	beq.w	8007364 <_vfiprintf_r+0x1ec>
 8007226:	2300      	movs	r3, #0
 8007228:	f04f 32ff 	mov.w	r2, #4294967295
 800722c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007230:	f10a 0a01 	add.w	sl, sl, #1
 8007234:	9304      	str	r3, [sp, #16]
 8007236:	9307      	str	r3, [sp, #28]
 8007238:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800723c:	931a      	str	r3, [sp, #104]	@ 0x68
 800723e:	4654      	mov	r4, sl
 8007240:	2205      	movs	r2, #5
 8007242:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007246:	4853      	ldr	r0, [pc, #332]	@ (8007394 <_vfiprintf_r+0x21c>)
 8007248:	f7fe f9b1 	bl	80055ae <memchr>
 800724c:	9a04      	ldr	r2, [sp, #16]
 800724e:	b9d8      	cbnz	r0, 8007288 <_vfiprintf_r+0x110>
 8007250:	06d1      	lsls	r1, r2, #27
 8007252:	bf44      	itt	mi
 8007254:	2320      	movmi	r3, #32
 8007256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800725a:	0713      	lsls	r3, r2, #28
 800725c:	bf44      	itt	mi
 800725e:	232b      	movmi	r3, #43	@ 0x2b
 8007260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007264:	f89a 3000 	ldrb.w	r3, [sl]
 8007268:	2b2a      	cmp	r3, #42	@ 0x2a
 800726a:	d015      	beq.n	8007298 <_vfiprintf_r+0x120>
 800726c:	4654      	mov	r4, sl
 800726e:	2000      	movs	r0, #0
 8007270:	f04f 0c0a 	mov.w	ip, #10
 8007274:	9a07      	ldr	r2, [sp, #28]
 8007276:	4621      	mov	r1, r4
 8007278:	f811 3b01 	ldrb.w	r3, [r1], #1
 800727c:	3b30      	subs	r3, #48	@ 0x30
 800727e:	2b09      	cmp	r3, #9
 8007280:	d94b      	bls.n	800731a <_vfiprintf_r+0x1a2>
 8007282:	b1b0      	cbz	r0, 80072b2 <_vfiprintf_r+0x13a>
 8007284:	9207      	str	r2, [sp, #28]
 8007286:	e014      	b.n	80072b2 <_vfiprintf_r+0x13a>
 8007288:	eba0 0308 	sub.w	r3, r0, r8
 800728c:	fa09 f303 	lsl.w	r3, r9, r3
 8007290:	4313      	orrs	r3, r2
 8007292:	46a2      	mov	sl, r4
 8007294:	9304      	str	r3, [sp, #16]
 8007296:	e7d2      	b.n	800723e <_vfiprintf_r+0xc6>
 8007298:	9b03      	ldr	r3, [sp, #12]
 800729a:	1d19      	adds	r1, r3, #4
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	9103      	str	r1, [sp, #12]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	bfbb      	ittet	lt
 80072a4:	425b      	neglt	r3, r3
 80072a6:	f042 0202 	orrlt.w	r2, r2, #2
 80072aa:	9307      	strge	r3, [sp, #28]
 80072ac:	9307      	strlt	r3, [sp, #28]
 80072ae:	bfb8      	it	lt
 80072b0:	9204      	strlt	r2, [sp, #16]
 80072b2:	7823      	ldrb	r3, [r4, #0]
 80072b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80072b6:	d10a      	bne.n	80072ce <_vfiprintf_r+0x156>
 80072b8:	7863      	ldrb	r3, [r4, #1]
 80072ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80072bc:	d132      	bne.n	8007324 <_vfiprintf_r+0x1ac>
 80072be:	9b03      	ldr	r3, [sp, #12]
 80072c0:	3402      	adds	r4, #2
 80072c2:	1d1a      	adds	r2, r3, #4
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	9203      	str	r2, [sp, #12]
 80072c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072cc:	9305      	str	r3, [sp, #20]
 80072ce:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007398 <_vfiprintf_r+0x220>
 80072d2:	2203      	movs	r2, #3
 80072d4:	4650      	mov	r0, sl
 80072d6:	7821      	ldrb	r1, [r4, #0]
 80072d8:	f7fe f969 	bl	80055ae <memchr>
 80072dc:	b138      	cbz	r0, 80072ee <_vfiprintf_r+0x176>
 80072de:	2240      	movs	r2, #64	@ 0x40
 80072e0:	9b04      	ldr	r3, [sp, #16]
 80072e2:	eba0 000a 	sub.w	r0, r0, sl
 80072e6:	4082      	lsls	r2, r0
 80072e8:	4313      	orrs	r3, r2
 80072ea:	3401      	adds	r4, #1
 80072ec:	9304      	str	r3, [sp, #16]
 80072ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072f2:	2206      	movs	r2, #6
 80072f4:	4829      	ldr	r0, [pc, #164]	@ (800739c <_vfiprintf_r+0x224>)
 80072f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072fa:	f7fe f958 	bl	80055ae <memchr>
 80072fe:	2800      	cmp	r0, #0
 8007300:	d03f      	beq.n	8007382 <_vfiprintf_r+0x20a>
 8007302:	4b27      	ldr	r3, [pc, #156]	@ (80073a0 <_vfiprintf_r+0x228>)
 8007304:	bb1b      	cbnz	r3, 800734e <_vfiprintf_r+0x1d6>
 8007306:	9b03      	ldr	r3, [sp, #12]
 8007308:	3307      	adds	r3, #7
 800730a:	f023 0307 	bic.w	r3, r3, #7
 800730e:	3308      	adds	r3, #8
 8007310:	9303      	str	r3, [sp, #12]
 8007312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007314:	443b      	add	r3, r7
 8007316:	9309      	str	r3, [sp, #36]	@ 0x24
 8007318:	e76a      	b.n	80071f0 <_vfiprintf_r+0x78>
 800731a:	460c      	mov	r4, r1
 800731c:	2001      	movs	r0, #1
 800731e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007322:	e7a8      	b.n	8007276 <_vfiprintf_r+0xfe>
 8007324:	2300      	movs	r3, #0
 8007326:	f04f 0c0a 	mov.w	ip, #10
 800732a:	4619      	mov	r1, r3
 800732c:	3401      	adds	r4, #1
 800732e:	9305      	str	r3, [sp, #20]
 8007330:	4620      	mov	r0, r4
 8007332:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007336:	3a30      	subs	r2, #48	@ 0x30
 8007338:	2a09      	cmp	r2, #9
 800733a:	d903      	bls.n	8007344 <_vfiprintf_r+0x1cc>
 800733c:	2b00      	cmp	r3, #0
 800733e:	d0c6      	beq.n	80072ce <_vfiprintf_r+0x156>
 8007340:	9105      	str	r1, [sp, #20]
 8007342:	e7c4      	b.n	80072ce <_vfiprintf_r+0x156>
 8007344:	4604      	mov	r4, r0
 8007346:	2301      	movs	r3, #1
 8007348:	fb0c 2101 	mla	r1, ip, r1, r2
 800734c:	e7f0      	b.n	8007330 <_vfiprintf_r+0x1b8>
 800734e:	ab03      	add	r3, sp, #12
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	462a      	mov	r2, r5
 8007354:	4630      	mov	r0, r6
 8007356:	4b13      	ldr	r3, [pc, #76]	@ (80073a4 <_vfiprintf_r+0x22c>)
 8007358:	a904      	add	r1, sp, #16
 800735a:	f7fd fbc5 	bl	8004ae8 <_printf_float>
 800735e:	4607      	mov	r7, r0
 8007360:	1c78      	adds	r0, r7, #1
 8007362:	d1d6      	bne.n	8007312 <_vfiprintf_r+0x19a>
 8007364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007366:	07d9      	lsls	r1, r3, #31
 8007368:	d405      	bmi.n	8007376 <_vfiprintf_r+0x1fe>
 800736a:	89ab      	ldrh	r3, [r5, #12]
 800736c:	059a      	lsls	r2, r3, #22
 800736e:	d402      	bmi.n	8007376 <_vfiprintf_r+0x1fe>
 8007370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007372:	f7fe f91b 	bl	80055ac <__retarget_lock_release_recursive>
 8007376:	89ab      	ldrh	r3, [r5, #12]
 8007378:	065b      	lsls	r3, r3, #25
 800737a:	f53f af1f 	bmi.w	80071bc <_vfiprintf_r+0x44>
 800737e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007380:	e71e      	b.n	80071c0 <_vfiprintf_r+0x48>
 8007382:	ab03      	add	r3, sp, #12
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	462a      	mov	r2, r5
 8007388:	4630      	mov	r0, r6
 800738a:	4b06      	ldr	r3, [pc, #24]	@ (80073a4 <_vfiprintf_r+0x22c>)
 800738c:	a904      	add	r1, sp, #16
 800738e:	f7fd fe49 	bl	8005024 <_printf_i>
 8007392:	e7e4      	b.n	800735e <_vfiprintf_r+0x1e6>
 8007394:	08007f40 	.word	0x08007f40
 8007398:	08007f46 	.word	0x08007f46
 800739c:	08007f4a 	.word	0x08007f4a
 80073a0:	08004ae9 	.word	0x08004ae9
 80073a4:	08007155 	.word	0x08007155

080073a8 <__swbuf_r>:
 80073a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073aa:	460e      	mov	r6, r1
 80073ac:	4614      	mov	r4, r2
 80073ae:	4605      	mov	r5, r0
 80073b0:	b118      	cbz	r0, 80073ba <__swbuf_r+0x12>
 80073b2:	6a03      	ldr	r3, [r0, #32]
 80073b4:	b90b      	cbnz	r3, 80073ba <__swbuf_r+0x12>
 80073b6:	f7fd ffdf 	bl	8005378 <__sinit>
 80073ba:	69a3      	ldr	r3, [r4, #24]
 80073bc:	60a3      	str	r3, [r4, #8]
 80073be:	89a3      	ldrh	r3, [r4, #12]
 80073c0:	071a      	lsls	r2, r3, #28
 80073c2:	d501      	bpl.n	80073c8 <__swbuf_r+0x20>
 80073c4:	6923      	ldr	r3, [r4, #16]
 80073c6:	b943      	cbnz	r3, 80073da <__swbuf_r+0x32>
 80073c8:	4621      	mov	r1, r4
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 f82a 	bl	8007424 <__swsetup_r>
 80073d0:	b118      	cbz	r0, 80073da <__swbuf_r+0x32>
 80073d2:	f04f 37ff 	mov.w	r7, #4294967295
 80073d6:	4638      	mov	r0, r7
 80073d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	6922      	ldr	r2, [r4, #16]
 80073de:	b2f6      	uxtb	r6, r6
 80073e0:	1a98      	subs	r0, r3, r2
 80073e2:	6963      	ldr	r3, [r4, #20]
 80073e4:	4637      	mov	r7, r6
 80073e6:	4283      	cmp	r3, r0
 80073e8:	dc05      	bgt.n	80073f6 <__swbuf_r+0x4e>
 80073ea:	4621      	mov	r1, r4
 80073ec:	4628      	mov	r0, r5
 80073ee:	f7ff fd9b 	bl	8006f28 <_fflush_r>
 80073f2:	2800      	cmp	r0, #0
 80073f4:	d1ed      	bne.n	80073d2 <__swbuf_r+0x2a>
 80073f6:	68a3      	ldr	r3, [r4, #8]
 80073f8:	3b01      	subs	r3, #1
 80073fa:	60a3      	str	r3, [r4, #8]
 80073fc:	6823      	ldr	r3, [r4, #0]
 80073fe:	1c5a      	adds	r2, r3, #1
 8007400:	6022      	str	r2, [r4, #0]
 8007402:	701e      	strb	r6, [r3, #0]
 8007404:	6962      	ldr	r2, [r4, #20]
 8007406:	1c43      	adds	r3, r0, #1
 8007408:	429a      	cmp	r2, r3
 800740a:	d004      	beq.n	8007416 <__swbuf_r+0x6e>
 800740c:	89a3      	ldrh	r3, [r4, #12]
 800740e:	07db      	lsls	r3, r3, #31
 8007410:	d5e1      	bpl.n	80073d6 <__swbuf_r+0x2e>
 8007412:	2e0a      	cmp	r6, #10
 8007414:	d1df      	bne.n	80073d6 <__swbuf_r+0x2e>
 8007416:	4621      	mov	r1, r4
 8007418:	4628      	mov	r0, r5
 800741a:	f7ff fd85 	bl	8006f28 <_fflush_r>
 800741e:	2800      	cmp	r0, #0
 8007420:	d0d9      	beq.n	80073d6 <__swbuf_r+0x2e>
 8007422:	e7d6      	b.n	80073d2 <__swbuf_r+0x2a>

08007424 <__swsetup_r>:
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4b29      	ldr	r3, [pc, #164]	@ (80074cc <__swsetup_r+0xa8>)
 8007428:	4605      	mov	r5, r0
 800742a:	6818      	ldr	r0, [r3, #0]
 800742c:	460c      	mov	r4, r1
 800742e:	b118      	cbz	r0, 8007438 <__swsetup_r+0x14>
 8007430:	6a03      	ldr	r3, [r0, #32]
 8007432:	b90b      	cbnz	r3, 8007438 <__swsetup_r+0x14>
 8007434:	f7fd ffa0 	bl	8005378 <__sinit>
 8007438:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800743c:	0719      	lsls	r1, r3, #28
 800743e:	d422      	bmi.n	8007486 <__swsetup_r+0x62>
 8007440:	06da      	lsls	r2, r3, #27
 8007442:	d407      	bmi.n	8007454 <__swsetup_r+0x30>
 8007444:	2209      	movs	r2, #9
 8007446:	602a      	str	r2, [r5, #0]
 8007448:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800744c:	f04f 30ff 	mov.w	r0, #4294967295
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	e033      	b.n	80074bc <__swsetup_r+0x98>
 8007454:	0758      	lsls	r0, r3, #29
 8007456:	d512      	bpl.n	800747e <__swsetup_r+0x5a>
 8007458:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800745a:	b141      	cbz	r1, 800746e <__swsetup_r+0x4a>
 800745c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007460:	4299      	cmp	r1, r3
 8007462:	d002      	beq.n	800746a <__swsetup_r+0x46>
 8007464:	4628      	mov	r0, r5
 8007466:	f7fe ff0f 	bl	8006288 <_free_r>
 800746a:	2300      	movs	r3, #0
 800746c:	6363      	str	r3, [r4, #52]	@ 0x34
 800746e:	89a3      	ldrh	r3, [r4, #12]
 8007470:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007474:	81a3      	strh	r3, [r4, #12]
 8007476:	2300      	movs	r3, #0
 8007478:	6063      	str	r3, [r4, #4]
 800747a:	6923      	ldr	r3, [r4, #16]
 800747c:	6023      	str	r3, [r4, #0]
 800747e:	89a3      	ldrh	r3, [r4, #12]
 8007480:	f043 0308 	orr.w	r3, r3, #8
 8007484:	81a3      	strh	r3, [r4, #12]
 8007486:	6923      	ldr	r3, [r4, #16]
 8007488:	b94b      	cbnz	r3, 800749e <__swsetup_r+0x7a>
 800748a:	89a3      	ldrh	r3, [r4, #12]
 800748c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007494:	d003      	beq.n	800749e <__swsetup_r+0x7a>
 8007496:	4621      	mov	r1, r4
 8007498:	4628      	mov	r0, r5
 800749a:	f000 f882 	bl	80075a2 <__smakebuf_r>
 800749e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074a2:	f013 0201 	ands.w	r2, r3, #1
 80074a6:	d00a      	beq.n	80074be <__swsetup_r+0x9a>
 80074a8:	2200      	movs	r2, #0
 80074aa:	60a2      	str	r2, [r4, #8]
 80074ac:	6962      	ldr	r2, [r4, #20]
 80074ae:	4252      	negs	r2, r2
 80074b0:	61a2      	str	r2, [r4, #24]
 80074b2:	6922      	ldr	r2, [r4, #16]
 80074b4:	b942      	cbnz	r2, 80074c8 <__swsetup_r+0xa4>
 80074b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80074ba:	d1c5      	bne.n	8007448 <__swsetup_r+0x24>
 80074bc:	bd38      	pop	{r3, r4, r5, pc}
 80074be:	0799      	lsls	r1, r3, #30
 80074c0:	bf58      	it	pl
 80074c2:	6962      	ldrpl	r2, [r4, #20]
 80074c4:	60a2      	str	r2, [r4, #8]
 80074c6:	e7f4      	b.n	80074b2 <__swsetup_r+0x8e>
 80074c8:	2000      	movs	r0, #0
 80074ca:	e7f7      	b.n	80074bc <__swsetup_r+0x98>
 80074cc:	20000020 	.word	0x20000020

080074d0 <_raise_r>:
 80074d0:	291f      	cmp	r1, #31
 80074d2:	b538      	push	{r3, r4, r5, lr}
 80074d4:	4605      	mov	r5, r0
 80074d6:	460c      	mov	r4, r1
 80074d8:	d904      	bls.n	80074e4 <_raise_r+0x14>
 80074da:	2316      	movs	r3, #22
 80074dc:	6003      	str	r3, [r0, #0]
 80074de:	f04f 30ff 	mov.w	r0, #4294967295
 80074e2:	bd38      	pop	{r3, r4, r5, pc}
 80074e4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80074e6:	b112      	cbz	r2, 80074ee <_raise_r+0x1e>
 80074e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80074ec:	b94b      	cbnz	r3, 8007502 <_raise_r+0x32>
 80074ee:	4628      	mov	r0, r5
 80074f0:	f000 f830 	bl	8007554 <_getpid_r>
 80074f4:	4622      	mov	r2, r4
 80074f6:	4601      	mov	r1, r0
 80074f8:	4628      	mov	r0, r5
 80074fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074fe:	f000 b817 	b.w	8007530 <_kill_r>
 8007502:	2b01      	cmp	r3, #1
 8007504:	d00a      	beq.n	800751c <_raise_r+0x4c>
 8007506:	1c59      	adds	r1, r3, #1
 8007508:	d103      	bne.n	8007512 <_raise_r+0x42>
 800750a:	2316      	movs	r3, #22
 800750c:	6003      	str	r3, [r0, #0]
 800750e:	2001      	movs	r0, #1
 8007510:	e7e7      	b.n	80074e2 <_raise_r+0x12>
 8007512:	2100      	movs	r1, #0
 8007514:	4620      	mov	r0, r4
 8007516:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800751a:	4798      	blx	r3
 800751c:	2000      	movs	r0, #0
 800751e:	e7e0      	b.n	80074e2 <_raise_r+0x12>

08007520 <raise>:
 8007520:	4b02      	ldr	r3, [pc, #8]	@ (800752c <raise+0xc>)
 8007522:	4601      	mov	r1, r0
 8007524:	6818      	ldr	r0, [r3, #0]
 8007526:	f7ff bfd3 	b.w	80074d0 <_raise_r>
 800752a:	bf00      	nop
 800752c:	20000020 	.word	0x20000020

08007530 <_kill_r>:
 8007530:	b538      	push	{r3, r4, r5, lr}
 8007532:	2300      	movs	r3, #0
 8007534:	4d06      	ldr	r5, [pc, #24]	@ (8007550 <_kill_r+0x20>)
 8007536:	4604      	mov	r4, r0
 8007538:	4608      	mov	r0, r1
 800753a:	4611      	mov	r1, r2
 800753c:	602b      	str	r3, [r5, #0]
 800753e:	f7fa fce6 	bl	8001f0e <_kill>
 8007542:	1c43      	adds	r3, r0, #1
 8007544:	d102      	bne.n	800754c <_kill_r+0x1c>
 8007546:	682b      	ldr	r3, [r5, #0]
 8007548:	b103      	cbz	r3, 800754c <_kill_r+0x1c>
 800754a:	6023      	str	r3, [r4, #0]
 800754c:	bd38      	pop	{r3, r4, r5, pc}
 800754e:	bf00      	nop
 8007550:	20000684 	.word	0x20000684

08007554 <_getpid_r>:
 8007554:	f7fa bcd4 	b.w	8001f00 <_getpid>

08007558 <__swhatbuf_r>:
 8007558:	b570      	push	{r4, r5, r6, lr}
 800755a:	460c      	mov	r4, r1
 800755c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007560:	4615      	mov	r5, r2
 8007562:	2900      	cmp	r1, #0
 8007564:	461e      	mov	r6, r3
 8007566:	b096      	sub	sp, #88	@ 0x58
 8007568:	da0c      	bge.n	8007584 <__swhatbuf_r+0x2c>
 800756a:	89a3      	ldrh	r3, [r4, #12]
 800756c:	2100      	movs	r1, #0
 800756e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007572:	bf14      	ite	ne
 8007574:	2340      	movne	r3, #64	@ 0x40
 8007576:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800757a:	2000      	movs	r0, #0
 800757c:	6031      	str	r1, [r6, #0]
 800757e:	602b      	str	r3, [r5, #0]
 8007580:	b016      	add	sp, #88	@ 0x58
 8007582:	bd70      	pop	{r4, r5, r6, pc}
 8007584:	466a      	mov	r2, sp
 8007586:	f000 f849 	bl	800761c <_fstat_r>
 800758a:	2800      	cmp	r0, #0
 800758c:	dbed      	blt.n	800756a <__swhatbuf_r+0x12>
 800758e:	9901      	ldr	r1, [sp, #4]
 8007590:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007594:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007598:	4259      	negs	r1, r3
 800759a:	4159      	adcs	r1, r3
 800759c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075a0:	e7eb      	b.n	800757a <__swhatbuf_r+0x22>

080075a2 <__smakebuf_r>:
 80075a2:	898b      	ldrh	r3, [r1, #12]
 80075a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075a6:	079d      	lsls	r5, r3, #30
 80075a8:	4606      	mov	r6, r0
 80075aa:	460c      	mov	r4, r1
 80075ac:	d507      	bpl.n	80075be <__smakebuf_r+0x1c>
 80075ae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075b2:	6023      	str	r3, [r4, #0]
 80075b4:	6123      	str	r3, [r4, #16]
 80075b6:	2301      	movs	r3, #1
 80075b8:	6163      	str	r3, [r4, #20]
 80075ba:	b003      	add	sp, #12
 80075bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075be:	466a      	mov	r2, sp
 80075c0:	ab01      	add	r3, sp, #4
 80075c2:	f7ff ffc9 	bl	8007558 <__swhatbuf_r>
 80075c6:	9f00      	ldr	r7, [sp, #0]
 80075c8:	4605      	mov	r5, r0
 80075ca:	4639      	mov	r1, r7
 80075cc:	4630      	mov	r0, r6
 80075ce:	f7fe fecd 	bl	800636c <_malloc_r>
 80075d2:	b948      	cbnz	r0, 80075e8 <__smakebuf_r+0x46>
 80075d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075d8:	059a      	lsls	r2, r3, #22
 80075da:	d4ee      	bmi.n	80075ba <__smakebuf_r+0x18>
 80075dc:	f023 0303 	bic.w	r3, r3, #3
 80075e0:	f043 0302 	orr.w	r3, r3, #2
 80075e4:	81a3      	strh	r3, [r4, #12]
 80075e6:	e7e2      	b.n	80075ae <__smakebuf_r+0xc>
 80075e8:	89a3      	ldrh	r3, [r4, #12]
 80075ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80075ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075f2:	81a3      	strh	r3, [r4, #12]
 80075f4:	9b01      	ldr	r3, [sp, #4]
 80075f6:	6020      	str	r0, [r4, #0]
 80075f8:	b15b      	cbz	r3, 8007612 <__smakebuf_r+0x70>
 80075fa:	4630      	mov	r0, r6
 80075fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007600:	f000 f81e 	bl	8007640 <_isatty_r>
 8007604:	b128      	cbz	r0, 8007612 <__smakebuf_r+0x70>
 8007606:	89a3      	ldrh	r3, [r4, #12]
 8007608:	f023 0303 	bic.w	r3, r3, #3
 800760c:	f043 0301 	orr.w	r3, r3, #1
 8007610:	81a3      	strh	r3, [r4, #12]
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	431d      	orrs	r5, r3
 8007616:	81a5      	strh	r5, [r4, #12]
 8007618:	e7cf      	b.n	80075ba <__smakebuf_r+0x18>
	...

0800761c <_fstat_r>:
 800761c:	b538      	push	{r3, r4, r5, lr}
 800761e:	2300      	movs	r3, #0
 8007620:	4d06      	ldr	r5, [pc, #24]	@ (800763c <_fstat_r+0x20>)
 8007622:	4604      	mov	r4, r0
 8007624:	4608      	mov	r0, r1
 8007626:	4611      	mov	r1, r2
 8007628:	602b      	str	r3, [r5, #0]
 800762a:	f7fa fccf 	bl	8001fcc <_fstat>
 800762e:	1c43      	adds	r3, r0, #1
 8007630:	d102      	bne.n	8007638 <_fstat_r+0x1c>
 8007632:	682b      	ldr	r3, [r5, #0]
 8007634:	b103      	cbz	r3, 8007638 <_fstat_r+0x1c>
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	bd38      	pop	{r3, r4, r5, pc}
 800763a:	bf00      	nop
 800763c:	20000684 	.word	0x20000684

08007640 <_isatty_r>:
 8007640:	b538      	push	{r3, r4, r5, lr}
 8007642:	2300      	movs	r3, #0
 8007644:	4d05      	ldr	r5, [pc, #20]	@ (800765c <_isatty_r+0x1c>)
 8007646:	4604      	mov	r4, r0
 8007648:	4608      	mov	r0, r1
 800764a:	602b      	str	r3, [r5, #0]
 800764c:	f7fa fccd 	bl	8001fea <_isatty>
 8007650:	1c43      	adds	r3, r0, #1
 8007652:	d102      	bne.n	800765a <_isatty_r+0x1a>
 8007654:	682b      	ldr	r3, [r5, #0]
 8007656:	b103      	cbz	r3, 800765a <_isatty_r+0x1a>
 8007658:	6023      	str	r3, [r4, #0]
 800765a:	bd38      	pop	{r3, r4, r5, pc}
 800765c:	20000684 	.word	0x20000684

08007660 <_init>:
 8007660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007662:	bf00      	nop
 8007664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007666:	bc08      	pop	{r3}
 8007668:	469e      	mov	lr, r3
 800766a:	4770      	bx	lr

0800766c <_fini>:
 800766c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800766e:	bf00      	nop
 8007670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007672:	bc08      	pop	{r3}
 8007674:	469e      	mov	lr, r3
 8007676:	4770      	bx	lr
