<stg><name>layer4</name>


<trans_list>

<trans id="716" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="5" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="0"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="16" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="18" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="19" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="22" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="25" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="28" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="31" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [1 x i8]* @p_str417)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str405, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str409, [1 x i8]* @p_str410)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str398, i32 0, i32 0, [1 x i8]* @p_str399, [1 x i8]* @p_str400, [1 x i8]* @p_str401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str402, [1 x i8]* @p_str403)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str391, i32 0, i32 0, [1 x i8]* @p_str392, [1 x i8]* @p_str393, [1 x i8]* @p_str394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str395, [1 x i8]* @p_str396)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i4* %corr4_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str384, i32 0, i32 0, [1 x i8]* @p_str385, [1 x i8]* @p_str386, [1 x i8]* @p_str387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str388, [1 x i8]* @p_str389)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i12* %corr4_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str377, i32 0, i32 0, [1 x i8]* @p_str378, [1 x i8]* @p_str379, [1 x i8]* @p_str380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str381, [1 x i8]* @p_str382)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str370, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str374, [1 x i8]* @p_str375)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str363, i32 0, i32 0, [1 x i8]* @p_str364, [1 x i8]* @p_str365, [1 x i8]* @p_str366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str367, [1 x i8]* @p_str368)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i4* %corr3_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str335, i32 0, i32 0, [1 x i8]* @p_str336, [1 x i8]* @p_str337, [1 x i8]* @p_str338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str339, [1 x i8]* @p_str340)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i12* %corr3_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str328, i32 0, i32 0, [1 x i8]* @p_str329, [1 x i8]* @p_str330, [1 x i8]* @p_str331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str332, [1 x i8]* @p_str333)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str325, [1 x i8]* @p_str326)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %subfilter_layer_V = alloca [9 x i12], align 2

]]></Node>
<StgValue><ssdm name="subfilter_layer_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %correlate_img = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="correlate_img"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %img_channel_valid_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_valid_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %img_channel_data_V = alloca [2376 x i12], align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %img_channel_keep_V = alloca [2376 x i4], align 1

]]></Node>
<StgValue><ssdm name="img_channel_keep_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %img_channel_user_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %img_channel_last_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_last_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %img_channel_id_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %img_channel_dest_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_dest_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %channel_from_prev_ou = alloca [5508 x i12], align 2

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %out_layer_valid_V = alloca [768 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_valid_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %out_layer_data_V = alloca [768 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_data_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:26  br label %.preheader373

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader373:0  %row_idx_0 = phi i7 [ %row_idx, %.loopexit ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="row_idx_0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader373:1  %icmp_ln559 = icmp eq i7 %row_idx_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln559"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader373:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader373:3  %row_idx = add i7 %row_idx_0, 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader373:4  br i1 %icmp_ln559, label %10, label %.preheader372.preheader

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader372.preheader:0  br label %.preheader372

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln676"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader372:0  %i_0 = phi i4 [ %i, %.preheader372.loopexit ], [ 0, %.preheader372.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader372:1  %icmp_ln562 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln562"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader372:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader372:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader372:4  br i1 %icmp_ln562, label %.preheader370.preheader, label %.preheader371.preheader

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader371.preheader:0  %tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="10">
<![CDATA[
.preheader371.preheader:1  %zext_ln563 = zext i10 %tmp_78 to i11

]]></Node>
<StgValue><ssdm name="zext_ln563"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader371.preheader:2  br label %.preheader371

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader370.preheader:0  %icmp_ln570 = icmp ugt i7 %row_idx_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader370.preheader:1  %icmp_ln582 = icmp eq i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader370.preheader:2  %icmp_ln601 = icmp ugt i7 %row_idx_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln601"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader370.preheader:3  %tmp_49 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader370.preheader:4  %icmp_ln601_1 = icmp eq i6 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln601_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader370.preheader:5  %icmp_ln620 = icmp ne i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader370.preheader:6  %and_ln620 = and i1 %icmp_ln601_1, %icmp_ln620

]]></Node>
<StgValue><ssdm name="and_ln620"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader370.preheader:7  %tmp_76 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %row_idx_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
.preheader370.preheader:8  %zext_ln321 = zext i11 %tmp_76 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader370.preheader:9  %tmp_77 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="9">
<![CDATA[
.preheader370.preheader:10  %zext_ln321_125 = zext i9 %tmp_77 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_125"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader370.preheader:11  %sub_ln321 = sub i12 %zext_ln321, %zext_ln321_125

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="12">
<![CDATA[
.preheader370.preheader:12  %sext_ln321 = sext i12 %sub_ln321 to i13

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader370.preheader:13  %or_ln601 = or i1 %icmp_ln601, %icmp_ln601_1

]]></Node>
<StgValue><ssdm name="or_ln601"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader370.preheader:14  br label %.preheader370

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader371:0  %j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader371.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader371:1  %icmp_ln563 = icmp eq i7 %j_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader371:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader371:3  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader371:4  br i1 %icmp_ln563, label %.preheader372.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %zext_ln203 = zext i7 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %add_ln203_32 = add i11 %zext_ln563, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_32"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %zext_ln203_54 = zext i11 %add_ln203_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_54"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %out_layer_data_V_add = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_54

]]></Node>
<StgValue><ssdm name="out_layer_data_V_add"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  store i12 0, i12* %out_layer_data_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  br label %.preheader371

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader372.loopexit:0  br label %.preheader372

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader370:0  %current_input_channe = phi i4 [ %current_input_channe_8, %.loopexit357 ], [ 0, %.preheader370.preheader ]

]]></Node>
<StgValue><ssdm name="current_input_channe"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader370:1  %icmp_ln567 = icmp eq i4 %current_input_channe, -4

]]></Node>
<StgValue><ssdm name="icmp_ln567"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader370:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader370:3  %current_input_channe_8 = add i4 %current_input_channe, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_8"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader370:4  br i1 %icmp_ln567, label %6, label %0

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln570, label %.preheader368.preheader, label %.loopexit369

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
<literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
.preheader368.preheader:0  %zext_ln572 = zext i4 %current_input_channe to i8

]]></Node>
<StgValue><ssdm name="zext_ln572"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
<literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader368.preheader:1  br label %.preheader368

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_50 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln638 = icmp eq i6 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln638, label %.loopexit, label %.preheader355.preheader

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
<literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
.preheader355.preheader:0  br label %.preheader355

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader368:0  %filter_line_0 = phi i2 [ 0, %.preheader368.preheader ], [ %filter_line, %.preheader368.loopexit ]

]]></Node>
<StgValue><ssdm name="filter_line_0"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader368:1  %icmp_ln572 = icmp eq i2 %filter_line_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln572"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader368:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader368:3  %filter_line = add i2 %filter_line_0, 1

]]></Node>
<StgValue><ssdm name="filter_line"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader368:4  br i1 %icmp_ln572, label %.loopexit369.loopexit, label %.preheader367.preheader

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader367.preheader:0  %tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="6">
<![CDATA[
.preheader367.preheader:1  %zext_ln321_126 = zext i6 %tmp_80 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_126"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader367.preheader:2  %tmp_81 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="4">
<![CDATA[
.preheader367.preheader:3  %zext_ln321_127 = zext i4 %tmp_81 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_127"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367.preheader:4  %sub_ln321_7 = sub i7 %zext_ln321_126, %zext_ln321_127

]]></Node>
<StgValue><ssdm name="sub_ln321_7"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
.preheader367.preheader:5  %sext_ln321_16 = sext i7 %sub_ln321_7 to i8

]]></Node>
<StgValue><ssdm name="sext_ln321_16"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader367.preheader:6  %add_ln321 = add i8 %sext_ln321_16, %zext_ln572

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8">
<![CDATA[
.preheader367.preheader:7  %trunc_ln321 = trunc i8 %add_ln321 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader367.preheader:8  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader367.preheader:9  %tmp_51 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="9">
<![CDATA[
.preheader367.preheader:10  %sext_ln321_17 = sext i9 %tmp_51 to i13

]]></Node>
<StgValue><ssdm name="sext_ln321_17"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader367.preheader:11  %add_ln321_83 = add i13 %sext_ln321_17, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln321_83"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader367.preheader:12  %tmp_82 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="6">
<![CDATA[
.preheader367.preheader:13  %zext_ln321_128 = zext i6 %tmp_82 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_128"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader367.preheader:14  %tmp_83 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="4">
<![CDATA[
.preheader367.preheader:15  %zext_ln321_129 = zext i4 %tmp_83 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_129"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367.preheader:16  %sub_ln321_8 = sub i7 %zext_ln321_128, %zext_ln321_129

]]></Node>
<StgValue><ssdm name="sub_ln321_8"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="7">
<![CDATA[
.preheader367.preheader:17  %sext_ln321_18 = sext i7 %sub_ln321_8 to i8

]]></Node>
<StgValue><ssdm name="sext_ln321_18"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader367.preheader:18  %add_ln321_84 = add i8 %sext_ln321_18, %zext_ln572

]]></Node>
<StgValue><ssdm name="add_ln321_84"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8">
<![CDATA[
.preheader367.preheader:19  %trunc_ln321_6 = trunc i8 %add_ln321_84 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln321_6"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader367.preheader:20  %p_shl33_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321_6, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader367.preheader:21  %tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321_84, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="9">
<![CDATA[
.preheader367.preheader:22  %sext_ln321_19 = sext i9 %tmp_52 to i13

]]></Node>
<StgValue><ssdm name="sext_ln321_19"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader367.preheader:23  %add_ln321_85 = add i13 %sext_ln321_19, %p_shl33_cast

]]></Node>
<StgValue><ssdm name="add_ln321_85"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.preheader367.preheader:24  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
<literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.loopexit369.loopexit:0  br label %.loopexit369

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit369:0  br i1 %icmp_ln582, label %.preheader1, label %.loopexit365

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="4">
<![CDATA[
.preheader1:0  %zext_ln321_130 = zext i4 %current_input_channe to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_130"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:1  %add_ln321_86 = add i13 %zext_ln321_130, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_86"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:2  %shl_ln321 = shl i13 %add_ln321_86, 6

]]></Node>
<StgValue><ssdm name="shl_ln321"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:3  %shl_ln321_7 = shl i13 %add_ln321_86, 1

]]></Node>
<StgValue><ssdm name="shl_ln321_7"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:4  %add_ln321_87 = add i13 %shl_ln321, %shl_ln321_7

]]></Node>
<StgValue><ssdm name="add_ln321_87"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:5  %zext_ln321_131 = zext i13 %add_ln321_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_131"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:6  %or_ln321 = or i13 %add_ln321_87, 1

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:7  %zext_ln321_132 = zext i13 %or_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_132"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:8  %img_channel_valid_V_69 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_69"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:9  %img_channel_valid_V_70 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_70"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:10  %add_ln321_88 = add i13 64, %add_ln321_87

]]></Node>
<StgValue><ssdm name="add_ln321_88"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:11  %zext_ln321_133 = zext i13 %add_ln321_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_133"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:12  %img_channel_valid_V_71 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_71"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:13  %add_ln321_89 = add i13 65, %add_ln321_87

]]></Node>
<StgValue><ssdm name="add_ln321_89"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:14  %zext_ln321_134 = zext i13 %add_ln321_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_134"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:15  %img_channel_valid_V_72 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_72"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:16  %img_channel_data_V_a_50 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_50"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:17  %img_channel_data_V_a_51 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_51"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:18  %img_channel_data_V_a_52 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_52"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:19  %img_channel_data_V_a_53 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_53"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:20  %img_channel_keep_V_a_51 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_51"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:21  %img_channel_keep_V_a_52 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_52"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:22  %img_channel_keep_V_a_53 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_53"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:23  %img_channel_keep_V_a_54 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_54"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:24  %img_channel_user_V_a_49 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_49"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:25  %img_channel_user_V_a_50 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_50"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:26  %img_channel_user_V_a_51 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_51"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:27  %img_channel_user_V_a_52 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_52"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:28  %img_channel_last_V_a_51 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_51"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:29  %img_channel_last_V_a_52 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_52"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:30  %img_channel_last_V_a_53 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_53"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:31  %img_channel_last_V_a_54 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_54"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:32  %img_channel_id_V_add_51 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_51"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:33  %img_channel_id_V_add_52 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_52"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:34  %img_channel_id_V_add_53 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_53"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:35  %img_channel_id_V_add_54 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_54"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:36  %img_channel_dest_V_a_51 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_132

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_51"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:37  %img_channel_dest_V_a_52 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_131

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_52"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:38  %img_channel_dest_V_a_53 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_133

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_53"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:39  %img_channel_dest_V_a_54 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_134

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_54"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
<literal name="icmp_ln582" val="1"/>
</and_exp><and_exp><literal name="icmp_ln570" val="0"/>
<literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:40  br label %2

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader367:0  %index_input_element_s = phi i7 [ %index_input_element, %1 ], [ 0, %.preheader367.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element_s"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367:1  %icmp_ln574 = icmp eq i7 %index_input_element_s, -62

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader367:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367:3  %index_input_element = add i7 %index_input_element_s, 1

]]></Node>
<StgValue><ssdm name="index_input_element"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader367:4  br i1 %icmp_ln574, label %.preheader368.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_135 = zext i7 %index_input_element_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_135"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln321_90 = add i13 %add_ln321_85, %zext_ln321_135

]]></Node>
<StgValue><ssdm name="add_ln321_90"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln321_136 = zext i13 %add_ln321_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_136"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_s = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_s"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln321_91 = add i13 %add_ln321_83, %zext_ln321_135

]]></Node>
<StgValue><ssdm name="add_ln321_91"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_data_V_a = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_keep_V_a = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_user_V_a = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_last_V_a = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_id_V_add = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_dest_V_a = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_136

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="12">
<![CDATA[
:19  %img_channel_valid_V_68 = load i1* %img_channel_valid_V_s, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_68"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12">
<![CDATA[
:21  %img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="12">
<![CDATA[
:23  %img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12">
<![CDATA[
:25  %img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12">
<![CDATA[
:27  %img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="12">
<![CDATA[
:29  %img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="12">
<![CDATA[
:31  %img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader368.loopexit:0  br label %.preheader368

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="13">
<![CDATA[
:5  %zext_ln321_137 = zext i13 %add_ln321_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_137"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_valid_V_67 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_67"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_49 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_49"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_50 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_50"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_48 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_48"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_50 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_50"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_50 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_50"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_50 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_137

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_50"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="12">
<![CDATA[
:19  %img_channel_valid_V_68 = load i1* %img_channel_valid_V_s, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_68"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:20  store i1 %img_channel_valid_V_68, i1* %img_channel_valid_V_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12">
<![CDATA[
:21  %img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="12">
<![CDATA[
:23  %img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:24  store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12">
<![CDATA[
:25  %img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:26  store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12">
<![CDATA[
:27  %img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:28  store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="12">
<![CDATA[
:29  %img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:30  store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="12">
<![CDATA[
:31  %img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:32  store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %index_input_element1 = phi i7 [ %index_input_element_23, %3 ], [ 1, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="index_input_element1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln585 = icmp eq i7 %index_input_element1, -63

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln585, label %.preheader366.0, label %3

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_140 = zext i7 %index_input_element1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_140"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln321_93 = add i13 %add_ln321_87, %zext_ln321_140

]]></Node>
<StgValue><ssdm name="add_ln321_93"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln321_141 = zext i13 %add_ln321_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_141"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_73 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_73"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_54 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_54"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_channel_keep_V_a_55 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_55"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_user_V_a_53 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_53"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_last_V_a_55 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_55"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_id_V_add_55 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_55"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_dest_V_a_55 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_141

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_55"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:10  %empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="21">
<![CDATA[
:11  %tmp_valid_V_8 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_valid_V_8"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="21">
<![CDATA[
:12  %tmp_data_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="21">
<![CDATA[
:13  %tmp_keep_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_10"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="21">
<![CDATA[
:14  %tmp_user_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_9"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="21">
<![CDATA[
:15  %tmp_last_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_10"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="21">
<![CDATA[
:16  %tmp_id_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_10"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="21">
<![CDATA[
:17  %tmp_dest_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_10"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:18  store i1 %tmp_valid_V_8, i1* %img_channel_valid_V_73, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  store i12 %tmp_data_V_10, i12* %img_channel_data_V_a_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:20  store i4 %tmp_keep_V_10, i4* %img_channel_keep_V_a_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:21  store i1 %tmp_user_V_9, i1* %img_channel_user_V_a_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:22  store i1 %tmp_last_V_10, i1* %img_channel_last_V_a_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:23  store i1 %tmp_id_V_10, i1* %img_channel_id_V_add_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:24  store i1 %tmp_dest_V_10, i1* %img_channel_dest_V_a_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %index_input_element_23 = add i7 %index_input_element1, 1

]]></Node>
<StgValue><ssdm name="index_input_element_23"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %2

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:0  %img_channel_valid_V_74 = load i1* %img_channel_valid_V_69, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_74"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:2  %img_channel_data_V_l_22 = load i12* %img_channel_data_V_a_50, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_22"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:4  %img_channel_keep_V_l_19 = load i4* %img_channel_keep_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_19"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:6  %img_channel_user_V_l_19 = load i1* %img_channel_user_V_a_49, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_19"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:8  %img_channel_last_V_l_19 = load i1* %img_channel_last_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_19"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:10  %img_channel_id_V_loa_19 = load i1* %img_channel_id_V_add_51, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_19"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:12  %img_channel_dest_V_l_19 = load i1* %img_channel_dest_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_19"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:14  %img_channel_valid_V_75 = load i1* %img_channel_valid_V_71, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_75"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:16  %img_channel_data_V_l_23 = load i12* %img_channel_data_V_a_52, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_23"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:18  %img_channel_keep_V_l_20 = load i4* %img_channel_keep_V_a_53, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_20"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:20  %img_channel_user_V_l_20 = load i1* %img_channel_user_V_a_51, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_20"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:22  %img_channel_last_V_l_20 = load i1* %img_channel_last_V_a_53, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_20"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:24  %img_channel_id_V_loa_20 = load i1* %img_channel_id_V_add_53, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_20"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:26  %img_channel_dest_V_l_20 = load i1* %img_channel_dest_V_a_53, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="280" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:0  %img_channel_valid_V_74 = load i1* %img_channel_valid_V_69, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_74"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:1  store i1 %img_channel_valid_V_74, i1* %img_channel_valid_V_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:2  %img_channel_data_V_l_22 = load i12* %img_channel_data_V_a_50, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_22"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0:3  store i12 %img_channel_data_V_l_22, i12* %img_channel_data_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:4  %img_channel_keep_V_l_19 = load i4* %img_channel_keep_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_19"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader366.0:5  store i4 %img_channel_keep_V_l_19, i4* %img_channel_keep_V_a_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:6  %img_channel_user_V_l_19 = load i1* %img_channel_user_V_a_49, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_19"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:7  store i1 %img_channel_user_V_l_19, i1* %img_channel_user_V_a_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:8  %img_channel_last_V_l_19 = load i1* %img_channel_last_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_19"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:9  store i1 %img_channel_last_V_l_19, i1* %img_channel_last_V_a_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:10  %img_channel_id_V_loa_19 = load i1* %img_channel_id_V_add_51, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_19"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:11  store i1 %img_channel_id_V_loa_19, i1* %img_channel_id_V_add_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:12  %img_channel_dest_V_l_19 = load i1* %img_channel_dest_V_a_51, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_19"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:13  store i1 %img_channel_dest_V_l_19, i1* %img_channel_dest_V_a_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:14  %img_channel_valid_V_75 = load i1* %img_channel_valid_V_71, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_75"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:15  store i1 %img_channel_valid_V_75, i1* %img_channel_valid_V_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:16  %img_channel_data_V_l_23 = load i12* %img_channel_data_V_a_52, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_23"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0:17  store i12 %img_channel_data_V_l_23, i12* %img_channel_data_V_a_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:18  %img_channel_keep_V_l_20 = load i4* %img_channel_keep_V_a_53, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_20"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader366.0:19  store i4 %img_channel_keep_V_l_20, i4* %img_channel_keep_V_a_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:20  %img_channel_user_V_l_20 = load i1* %img_channel_user_V_a_51, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_20"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:21  store i1 %img_channel_user_V_l_20, i1* %img_channel_user_V_a_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:22  %img_channel_last_V_l_20 = load i1* %img_channel_last_V_a_53, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_20"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:23  store i1 %img_channel_last_V_l_20, i1* %img_channel_last_V_a_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:24  %img_channel_id_V_loa_20 = load i1* %img_channel_id_V_add_53, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_20"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:25  store i1 %img_channel_id_V_loa_20, i1* %img_channel_id_V_add_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:26  %img_channel_dest_V_l_20 = load i1* %img_channel_dest_V_a_53, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_20"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:27  store i1 %img_channel_dest_V_l_20, i1* %img_channel_dest_V_a_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.preheader366.0:28  br label %.loopexit365

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit365:0  br i1 %or_ln601, label %.loopexit361, label %.preheader363.preheader

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader363.preheader:0  %tmp_88 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="10">
<![CDATA[
.preheader363.preheader:1  %zext_ln321_142 = zext i10 %tmp_88 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_142"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader363.preheader:2  %tmp_89 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="5">
<![CDATA[
.preheader363.preheader:3  %zext_ln321_143 = zext i5 %tmp_89 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_143"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader363.preheader:4  %add_ln321_94 = add i11 %zext_ln321_143, %zext_ln321_142

]]></Node>
<StgValue><ssdm name="add_ln321_94"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="11">
<![CDATA[
.preheader363.preheader:5  %zext_ln321_144 = zext i11 %add_ln321_94 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_144"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:6  %add_ln321_95 = add i12 %zext_ln321_144, 1584

]]></Node>
<StgValue><ssdm name="add_ln321_95"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:7  %zext_ln321_145 = zext i12 %add_ln321_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_145"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:8  %add_ln321_96 = add i12 %zext_ln321_144, 1585

]]></Node>
<StgValue><ssdm name="add_ln321_96"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:9  %zext_ln321_146 = zext i12 %add_ln321_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_146"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:10  %img_channel_valid_V_76 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_76"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:11  %img_channel_valid_V_77 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_77"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:12  %add_ln321_97 = add i12 %zext_ln321_144, 1648

]]></Node>
<StgValue><ssdm name="add_ln321_97"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:13  %zext_ln321_147 = zext i12 %add_ln321_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_147"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:14  %img_channel_valid_V_78 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_78"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:15  %add_ln321_98 = add i12 %zext_ln321_144, 1649

]]></Node>
<StgValue><ssdm name="add_ln321_98"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:16  %zext_ln321_148 = zext i12 %add_ln321_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_148"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:17  %img_channel_valid_V_79 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_79"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:18  %img_channel_data_V_a_55 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_55"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:19  %img_channel_data_V_a_56 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_56"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:20  %img_channel_data_V_a_57 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_57"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:21  %img_channel_data_V_a_58 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_58"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:22  %img_channel_keep_V_a_56 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_56"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:23  %img_channel_keep_V_a_57 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_57"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:24  %img_channel_keep_V_a_58 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_58"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:25  %img_channel_keep_V_a_59 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_59"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:26  %img_channel_user_V_a_54 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_54"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:27  %img_channel_user_V_a_55 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_55"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:28  %img_channel_user_V_a_56 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_56"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:29  %img_channel_user_V_a_57 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_57"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:30  %img_channel_last_V_a_56 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_56"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:31  %img_channel_last_V_a_57 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_57"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:32  %img_channel_last_V_a_58 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_58"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:33  %img_channel_last_V_a_59 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_59"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:34  %img_channel_id_V_add_56 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_56"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:35  %img_channel_id_V_add_57 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_57"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:36  %img_channel_id_V_add_58 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_58"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:37  %img_channel_id_V_add_59 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_59"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:38  %img_channel_dest_V_a_56 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_146

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_56"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:39  %img_channel_dest_V_a_57 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_145

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_57"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:40  %img_channel_dest_V_a_58 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_147

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_58"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:41  %img_channel_dest_V_a_59 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_148

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_59"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.preheader363.preheader:42  br label %.preheader363

]]></Node>
<StgValue><ssdm name="br_ln604"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader363:0  %index_input_element2 = phi i7 [ %index_input_element_26, %4 ], [ 1, %.preheader363.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader363:1  %icmp_ln604 = icmp eq i7 %index_input_element2, -63

]]></Node>
<StgValue><ssdm name="icmp_ln604"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader363:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader363:3  br i1 %icmp_ln604, label %.preheader362.0, label %4

]]></Node>
<StgValue><ssdm name="br_ln604"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_149 = zext i7 %index_input_element2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_149"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln321_99 = add i12 %add_ln321_95, %zext_ln321_149

]]></Node>
<StgValue><ssdm name="add_ln321_99"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln321_150 = zext i12 %add_ln321_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_150"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_80 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_80"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_59 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_59"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_channel_keep_V_a_60 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_60"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_user_V_a_58 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_58"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_last_V_a_60 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_60"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_id_V_add_60 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_60"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_dest_V_a_60 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_150

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_60"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:10  %empty_81 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="21">
<![CDATA[
:11  %tmp_valid_V_9 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 0

]]></Node>
<StgValue><ssdm name="tmp_valid_V_9"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="21">
<![CDATA[
:12  %tmp_data_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="21">
<![CDATA[
:13  %tmp_keep_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_11"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="21">
<![CDATA[
:14  %tmp_user_V_10 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_10"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="21">
<![CDATA[
:15  %tmp_last_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_11"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="21">
<![CDATA[
:16  %tmp_id_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_11"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="21">
<![CDATA[
:17  %tmp_dest_V_11 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_81, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_11"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:18  store i1 %tmp_valid_V_9, i1* %img_channel_valid_V_80, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  store i12 %tmp_data_V_11, i12* %img_channel_data_V_a_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:20  store i4 %tmp_keep_V_11, i4* %img_channel_keep_V_a_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:21  store i1 %tmp_user_V_10, i1* %img_channel_user_V_a_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:22  store i1 %tmp_last_V_11, i1* %img_channel_last_V_a_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:23  store i1 %tmp_id_V_11, i1* %img_channel_id_V_add_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:24  store i1 %tmp_dest_V_11, i1* %img_channel_dest_V_a_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %index_input_element_26 = add i7 %index_input_element2, 1

]]></Node>
<StgValue><ssdm name="index_input_element_26"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader363

]]></Node>
<StgValue><ssdm name="br_ln604"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:0  %img_channel_valid_V_81 = load i1* %img_channel_valid_V_76, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_81"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:2  %img_channel_data_V_l_24 = load i12* %img_channel_data_V_a_55, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_24"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:4  %img_channel_keep_V_l_21 = load i4* %img_channel_keep_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_21"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:6  %img_channel_user_V_l_21 = load i1* %img_channel_user_V_a_54, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_21"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:8  %img_channel_last_V_l_21 = load i1* %img_channel_last_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_21"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:10  %img_channel_id_V_loa_21 = load i1* %img_channel_id_V_add_56, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_21"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:12  %img_channel_dest_V_l_21 = load i1* %img_channel_dest_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_21"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:14  %img_channel_valid_V_82 = load i1* %img_channel_valid_V_78, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_82"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:16  %img_channel_data_V_l_25 = load i12* %img_channel_data_V_a_57, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_25"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:18  %img_channel_keep_V_l_22 = load i4* %img_channel_keep_V_a_58, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_22"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:20  %img_channel_user_V_l_22 = load i1* %img_channel_user_V_a_56, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_22"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:22  %img_channel_last_V_l_22 = load i1* %img_channel_last_V_a_58, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_22"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:24  %img_channel_id_V_loa_22 = load i1* %img_channel_id_V_add_58, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_22"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln604" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:26  %img_channel_dest_V_l_22 = load i1* %img_channel_dest_V_a_58, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_22"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="398" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:0  %img_channel_valid_V_81 = load i1* %img_channel_valid_V_76, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_81"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:1  store i1 %img_channel_valid_V_81, i1* %img_channel_valid_V_77, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:2  %img_channel_data_V_l_24 = load i12* %img_channel_data_V_a_55, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_24"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader362.0:3  store i12 %img_channel_data_V_l_24, i12* %img_channel_data_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:4  %img_channel_keep_V_l_21 = load i4* %img_channel_keep_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_21"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader362.0:5  store i4 %img_channel_keep_V_l_21, i4* %img_channel_keep_V_a_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:6  %img_channel_user_V_l_21 = load i1* %img_channel_user_V_a_54, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_21"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:7  store i1 %img_channel_user_V_l_21, i1* %img_channel_user_V_a_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:8  %img_channel_last_V_l_21 = load i1* %img_channel_last_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_21"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:9  store i1 %img_channel_last_V_l_21, i1* %img_channel_last_V_a_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:10  %img_channel_id_V_loa_21 = load i1* %img_channel_id_V_add_56, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_21"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:11  store i1 %img_channel_id_V_loa_21, i1* %img_channel_id_V_add_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:12  %img_channel_dest_V_l_21 = load i1* %img_channel_dest_V_a_56, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_21"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:13  store i1 %img_channel_dest_V_l_21, i1* %img_channel_dest_V_a_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:14  %img_channel_valid_V_82 = load i1* %img_channel_valid_V_78, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_82"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:15  store i1 %img_channel_valid_V_82, i1* %img_channel_valid_V_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:16  %img_channel_data_V_l_25 = load i12* %img_channel_data_V_a_57, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_25"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader362.0:17  store i12 %img_channel_data_V_l_25, i12* %img_channel_data_V_a_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:18  %img_channel_keep_V_l_22 = load i4* %img_channel_keep_V_a_58, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_22"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader362.0:19  store i4 %img_channel_keep_V_l_22, i4* %img_channel_keep_V_a_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:20  %img_channel_user_V_l_22 = load i1* %img_channel_user_V_a_56, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_22"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:21  store i1 %img_channel_user_V_l_22, i1* %img_channel_user_V_a_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:22  %img_channel_last_V_l_22 = load i1* %img_channel_last_V_a_58, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_22"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:23  store i1 %img_channel_last_V_l_22, i1* %img_channel_last_V_a_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:24  %img_channel_id_V_loa_22 = load i1* %img_channel_id_V_add_58, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_22"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:25  store i1 %img_channel_id_V_loa_22, i1* %img_channel_id_V_add_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:26  %img_channel_dest_V_l_22 = load i1* %img_channel_dest_V_a_58, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_22"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:27  store i1 %img_channel_dest_V_l_22, i1* %img_channel_dest_V_a_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
.preheader362.0:28  br label %.loopexit361

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit361:0  br i1 %and_ln620, label %.preheader358.preheader, label %.loopexit359

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="4">
<![CDATA[
.preheader358.preheader:0  %zext_ln321_151 = zext i4 %current_input_channe to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_151"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader358.preheader:1  %tmp_90 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="10">
<![CDATA[
.preheader358.preheader:2  %zext_ln321_152 = zext i10 %tmp_90 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_152"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader358.preheader:3  %tmp_91 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="5">
<![CDATA[
.preheader358.preheader:4  %zext_ln321_153 = zext i5 %tmp_91 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_153"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader358.preheader:5  %add_ln321_100 = add i11 %zext_ln321_152, %zext_ln321_153

]]></Node>
<StgValue><ssdm name="add_ln321_100"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:6  %add_ln321_101 = add i13 %zext_ln321_151, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_101"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:7  %shl_ln321_8 = shl i13 %add_ln321_101, 6

]]></Node>
<StgValue><ssdm name="shl_ln321_8"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:8  %shl_ln321_9 = shl i13 %add_ln321_101, 1

]]></Node>
<StgValue><ssdm name="shl_ln321_9"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:9  %add_ln321_102 = add i13 %shl_ln321_8, %shl_ln321_9

]]></Node>
<StgValue><ssdm name="add_ln321_102"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
.preheader358.preheader:10  br label %.preheader358

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader358:0  %index_input_element2_14 = phi i7 [ %index_input_element_27, %hls_label_24 ], [ 0, %.preheader358.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_14"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader358:1  %icmp_ln622 = icmp eq i7 %index_input_element2_14, -62

]]></Node>
<StgValue><ssdm name="icmp_ln622"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader358:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader358:3  %index_input_element_27 = add i7 %index_input_element2_14, 1

]]></Node>
<StgValue><ssdm name="index_input_element_27"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader358:4  br i1 %icmp_ln622, label %.loopexit359.loopexit, label %hls_label_24

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="7">
<![CDATA[
hls_label_24:2  %zext_ln321_154 = zext i7 %index_input_element2_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_154"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="7">
<![CDATA[
hls_label_24:3  %zext_ln321_155 = zext i7 %index_input_element2_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_155"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_24:4  %add_ln321_103 = add i11 %add_ln321_100, %zext_ln321_155

]]></Node>
<StgValue><ssdm name="add_ln321_103"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="11">
<![CDATA[
hls_label_24:5  %zext_ln321_156 = zext i11 %add_ln321_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_156"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:6  %img_channel_valid_V_83 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_83"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_24:7  %add_ln321_104 = add i13 %add_ln321_102, %zext_ln321_154

]]></Node>
<StgValue><ssdm name="add_ln321_104"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:10  %img_channel_data_V_a_60 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_60"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:12  %img_channel_keep_V_a_61 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_61"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:14  %img_channel_user_V_a_59 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_59"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:16  %img_channel_last_V_a_61 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_61"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:18  %img_channel_id_V_add_61 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_61"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:20  %img_channel_dest_V_a_61 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_156

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_61"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:22  %img_channel_valid_V_85 = load i1* %img_channel_valid_V_83, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_85"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12">
<![CDATA[
hls_label_24:24  %img_channel_data_V_l_26 = load i12* %img_channel_data_V_a_60, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_26"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="12">
<![CDATA[
hls_label_24:26  %img_channel_keep_V_l_23 = load i4* %img_channel_keep_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_23"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:28  %img_channel_user_V_l_23 = load i1* %img_channel_user_V_a_59, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_23"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:30  %img_channel_last_V_l_23 = load i1* %img_channel_last_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_23"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:32  %img_channel_id_V_loa_23 = load i1* %img_channel_id_V_add_61, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_23"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:34  %img_channel_dest_V_l_23 = load i1* %img_channel_dest_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_24:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln624"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="13">
<![CDATA[
hls_label_24:8  %zext_ln321_157 = zext i13 %add_ln321_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_157"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:9  %img_channel_valid_V_84 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_84"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:11  %img_channel_data_V_a_61 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_61"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:13  %img_channel_keep_V_a_62 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_62"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:15  %img_channel_user_V_a_60 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_60"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:17  %img_channel_last_V_a_62 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_62"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:19  %img_channel_id_V_add_62 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_62"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:21  %img_channel_dest_V_a_62 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_157

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_62"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:22  %img_channel_valid_V_85 = load i1* %img_channel_valid_V_83, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_85"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_24:23  store i1 %img_channel_valid_V_85, i1* %img_channel_valid_V_84, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12">
<![CDATA[
hls_label_24:24  %img_channel_data_V_l_26 = load i12* %img_channel_data_V_a_60, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_26"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_24:25  store i12 %img_channel_data_V_l_26, i12* %img_channel_data_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="12">
<![CDATA[
hls_label_24:26  %img_channel_keep_V_l_23 = load i4* %img_channel_keep_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_23"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="4" op_1_bw="12" op_2_bw="4">
<![CDATA[
hls_label_24:27  store i4 %img_channel_keep_V_l_23, i4* %img_channel_keep_V_a_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:28  %img_channel_user_V_l_23 = load i1* %img_channel_user_V_a_59, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_23"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_24:29  store i1 %img_channel_user_V_l_23, i1* %img_channel_user_V_a_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:30  %img_channel_last_V_l_23 = load i1* %img_channel_last_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_23"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_24:31  store i1 %img_channel_last_V_l_23, i1* %img_channel_last_V_a_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:32  %img_channel_id_V_loa_23 = load i1* %img_channel_id_V_add_61, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_23"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_24:33  store i1 %img_channel_id_V_loa_23, i1* %img_channel_id_V_add_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="12">
<![CDATA[
hls_label_24:34  %img_channel_dest_V_l_23 = load i1* %img_channel_dest_V_a_61, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_23"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_24:35  store i1 %img_channel_dest_V_l_23, i1* %img_channel_dest_V_a_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24:36  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24:37  br label %.preheader358

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
.loopexit359.loopexit:0  br label %.loopexit359

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit359:0  br i1 %icmp_ln601, label %.preheader356.preheader, label %.loopexit357

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader356.preheader:0  %tmp_92 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="10">
<![CDATA[
.preheader356.preheader:1  %zext_ln321_158 = zext i10 %tmp_92 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_158"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader356.preheader:2  %tmp_93 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="5">
<![CDATA[
.preheader356.preheader:3  %zext_ln321_159 = zext i5 %tmp_93 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_159"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader356.preheader:4  %add_ln321_105 = add i11 %zext_ln321_159, %zext_ln321_158

]]></Node>
<StgValue><ssdm name="add_ln321_105"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="11">
<![CDATA[
.preheader356.preheader:5  %zext_ln321_160 = zext i11 %add_ln321_105 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_160"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader356.preheader:6  %add_ln321_106 = add i11 %add_ln321_105, 792

]]></Node>
<StgValue><ssdm name="add_ln321_106"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader356.preheader:7  %add_ln321_107 = add i12 %zext_ln321_160, 1584

]]></Node>
<StgValue><ssdm name="add_ln321_107"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.preheader356.preheader:8  br label %.preheader356

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader356:0  %index_input_element2_15 = phi i7 [ %index_input_element_28, %5 ], [ 0, %.preheader356.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_15"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader356:1  %icmp_ln631 = icmp eq i7 %index_input_element2_15, -62

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader356:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader356:3  %index_input_element_28 = add i7 %index_input_element2_15, 1

]]></Node>
<StgValue><ssdm name="index_input_element_28"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader356:4  br i1 %icmp_ln631, label %.loopexit357.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_161 = zext i7 %index_input_element2_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_161"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln321_162 = zext i7 %index_input_element2_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_162"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln321_108 = add i11 %add_ln321_106, %zext_ln321_162

]]></Node>
<StgValue><ssdm name="add_ln321_108"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln321_163 = zext i11 %add_ln321_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_163"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_valid_V_86 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_86"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln321_109 = add i12 %add_ln321_107, %zext_ln321_161

]]></Node>
<StgValue><ssdm name="add_ln321_109"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_62 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_62"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_63 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_63"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_61 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_61"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_63 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_63"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_63 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_63"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_63 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_163

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_63"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12">
<![CDATA[
:20  %img_channel_valid_V_88 = load i1* %img_channel_valid_V_86, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_88"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12">
<![CDATA[
:22  %img_channel_data_V_l_27 = load i12* %img_channel_data_V_a_62, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_27"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="12">
<![CDATA[
:24  %img_channel_keep_V_l_24 = load i4* %img_channel_keep_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_24"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="12">
<![CDATA[
:26  %img_channel_user_V_l_24 = load i1* %img_channel_user_V_a_61, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_24"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="12">
<![CDATA[
:28  %img_channel_last_V_l_24 = load i1* %img_channel_last_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_24"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="12">
<![CDATA[
:30  %img_channel_id_V_loa_24 = load i1* %img_channel_id_V_add_63, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_24"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="12">
<![CDATA[
:32  %img_channel_dest_V_l_24 = load i1* %img_channel_dest_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_24"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
<literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
.loopexit357.loopexit:0  br label %.loopexit357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.loopexit357:0  br label %.preheader370

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="12">
<![CDATA[
:6  %zext_ln321_164 = zext i12 %add_ln321_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_164"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_valid_V_87 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_87"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_data_V_a_63 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_63"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_keep_V_a_64 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_64"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_user_V_a_62 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_62"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_last_V_a_64 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_64"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_id_V_add_64 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_64"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %img_channel_dest_V_a_64 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_164

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_64"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12">
<![CDATA[
:20  %img_channel_valid_V_88 = load i1* %img_channel_valid_V_86, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_88"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:21  store i1 %img_channel_valid_V_88, i1* %img_channel_valid_V_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12">
<![CDATA[
:22  %img_channel_data_V_l_27 = load i12* %img_channel_data_V_a_62, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_27"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  store i12 %img_channel_data_V_l_27, i12* %img_channel_data_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="12">
<![CDATA[
:24  %img_channel_keep_V_l_24 = load i4* %img_channel_keep_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_24"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:25  store i4 %img_channel_keep_V_l_24, i4* %img_channel_keep_V_a_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="12">
<![CDATA[
:26  %img_channel_user_V_l_24 = load i1* %img_channel_user_V_a_61, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_24"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:27  store i1 %img_channel_user_V_l_24, i1* %img_channel_user_V_a_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="12">
<![CDATA[
:28  %img_channel_last_V_l_24 = load i1* %img_channel_last_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_24"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:29  store i1 %img_channel_last_V_l_24, i1* %img_channel_last_V_a_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="12">
<![CDATA[
:30  %img_channel_id_V_loa_24 = load i1* %img_channel_id_V_add_63, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_24"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:31  store i1 %img_channel_id_V_loa_24, i1* %img_channel_id_V_add_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="12">
<![CDATA[
:32  %img_channel_dest_V_l_24 = load i1* %img_channel_dest_V_a_63, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_24"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:33  store i1 %img_channel_dest_V_l_24, i1* %img_channel_dest_V_a_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader356

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader355:0  %current_filter_0 = phi i4 [ %current_filter, %.preheader355.loopexit ], [ 0, %.preheader355.preheader ]

]]></Node>
<StgValue><ssdm name="current_filter_0"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader355:1  %icmp_ln640 = icmp eq i4 %current_filter_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln640"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader355:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader355:3  %current_filter = add i4 %current_filter_0, 1

]]></Node>
<StgValue><ssdm name="current_filter"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader355:4  br i1 %icmp_ln640, label %.loopexit.loopexit, label %.preheader354.preheader

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="4">
<![CDATA[
.preheader354.preheader:0  %zext_ln646 = zext i4 %current_filter_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln646"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="4">
<![CDATA[
.preheader354.preheader:1  %zext_ln162 = zext i4 %current_filter_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader354.preheader:2  %tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_filter_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="10">
<![CDATA[
.preheader354.preheader:3  %zext_ln642 = zext i10 %tmp_79 to i11

]]></Node>
<StgValue><ssdm name="zext_ln642"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.preheader354.preheader:4  br label %.preheader354

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
<literal name="icmp_ln640" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader373

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader354:0  %current_input_channe_13 = phi i4 [ 0, %.preheader354.preheader ], [ %current_input_channe_9, %.preheader354.loopexit ]

]]></Node>
<StgValue><ssdm name="current_input_channe_13"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader354:1  %icmp_ln642 = icmp eq i4 %current_input_channe_13, -4

]]></Node>
<StgValue><ssdm name="icmp_ln642"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader354:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader354:3  %current_input_channe_9 = add i4 %current_input_channe_13, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_9"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader354:4  br i1 %icmp_ln642, label %.preheader.preheader, label %.preheader353.preheader

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="4">
<![CDATA[
.preheader353.preheader:0  %zext_ln203_55 = zext i4 %current_input_channe_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_55"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader353.preheader:1  %tmp_84 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_13, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="7">
<![CDATA[
.preheader353.preheader:2  %zext_ln203_56 = zext i7 %tmp_84 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_56"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader353.preheader:3  %add_ln203_33 = add i8 %zext_ln203_55, %zext_ln203_56

]]></Node>
<StgValue><ssdm name="add_ln203_33"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
.preheader353.preheader:4  br label %.preheader353

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %biases_layer4_V_addr = getelementptr [12 x i4]* @biases_layer4_V, i64 0, i64 %zext_ln646

]]></Node>
<StgValue><ssdm name="biases_layer4_V_addr"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln642" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %p_Val2_17 = load i4* %biases_layer4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader353:0  %subfilter_element_0 = phi i4 [ %subfilter_element, %7 ], [ 0, %.preheader353.preheader ]

]]></Node>
<StgValue><ssdm name="subfilter_element_0"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader353:1  %icmp_ln644 = icmp eq i4 %subfilter_element_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln644"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader353:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader353:3  %subfilter_element = add i4 %subfilter_element_0, 1

]]></Node>
<StgValue><ssdm name="subfilter_element"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader353:4  br i1 %icmp_ln644, label %.preheader351.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="4">
<![CDATA[
:1  %zext_ln203_57 = zext i4 %subfilter_element_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_57"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln203_34 = add i8 %zext_ln203_57, %add_ln203_33

]]></Node>
<StgValue><ssdm name="add_ln203_34"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3  %p_shl37_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_34, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:4  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_34, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="10">
<![CDATA[
:5  %zext_ln203_58 = zext i10 %tmp_54 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_58"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %sub_ln203 = sub i12 %p_shl37_cast, %zext_ln203_58

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln203_35 = add i12 %zext_ln162, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_35"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
.preheader351.preheader:0  br label %.preheader351

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="586" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln203_59 = zext i12 %add_ln203_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_59"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights_layer4_V_add = getelementptr [1296 x i6]* @weights_layer4_V, i64 0, i64 %zext_ln203_59

]]></Node>
<StgValue><ssdm name="weights_layer4_V_add"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="11">
<![CDATA[
:10  %weights_layer4_V_loa = load i6* %weights_layer4_V_add, align 1

]]></Node>
<StgValue><ssdm name="weights_layer4_V_loa"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln646_1 = zext i4 %subfilter_element_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln646_1"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="11">
<![CDATA[
:10  %weights_layer4_V_loa = load i6* %weights_layer4_V_add, align 1

]]></Node>
<StgValue><ssdm name="weights_layer4_V_loa"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="6">
<![CDATA[
:11  %sext_ln203 = sext i6 %weights_layer4_V_loa to i12

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %subfilter_layer_V_ad = getelementptr [9 x i12]* %subfilter_layer_V, i64 0, i64 %zext_ln646_1

]]></Node>
<StgValue><ssdm name="subfilter_layer_V_ad"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:13  store i12 %sext_ln203, i12* %subfilter_layer_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln646"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader353

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader351:0  %indvar_flatten = phi i8 [ %add_ln648, %hls_label_25 ], [ 0, %.preheader351.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader351:1  %input_line_0 = phi i2 [ %select_ln653_1, %hls_label_25 ], [ 0, %.preheader351.preheader ]

]]></Node>
<StgValue><ssdm name="input_line_0"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader351:2  %index_input_element2_16 = phi i7 [ %index_input_element_24, %hls_label_25 ], [ 0, %.preheader351.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_16"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader351:3  %icmp_ln648 = icmp eq i8 %indvar_flatten, -58

]]></Node>
<StgValue><ssdm name="icmp_ln648"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader351:4  %add_ln648 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln648"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader351:5  br i1 %icmp_ln648, label %8, label %hls_label_25

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_25:0  %input_line = add i2 1, %input_line_0

]]></Node>
<StgValue><ssdm name="input_line"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:2  %icmp_ln650 = icmp eq i7 %index_input_element2_16, -62

]]></Node>
<StgValue><ssdm name="icmp_ln650"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_25:3  %select_ln653 = select i1 %icmp_ln650, i7 0, i7 %index_input_element2_16

]]></Node>
<StgValue><ssdm name="select_ln653"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_25:4  %select_ln653_1 = select i1 %icmp_ln650, i2 %input_line, i2 %input_line_0

]]></Node>
<StgValue><ssdm name="select_ln653_1"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
hls_label_25:5  %tmp_85 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln653_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:6  %zext_ln203_60 = zext i6 %tmp_85 to i7

]]></Node>
<StgValue><ssdm name="zext_ln203_60"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_25:7  %tmp_86 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln653_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="4">
<![CDATA[
hls_label_25:9  %zext_ln203_62 = zext i4 %tmp_86 to i7

]]></Node>
<StgValue><ssdm name="zext_ln203_62"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:10  %sub_ln203_4 = sub i7 %zext_ln203_60, %zext_ln203_62

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="7">
<![CDATA[
hls_label_25:11  %sext_ln203_8 = sext i7 %sub_ln203_4 to i8

]]></Node>
<StgValue><ssdm name="sext_ln203_8"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_25:12  %add_ln203_36 = add i8 %sext_ln203_8, %zext_ln203_55

]]></Node>
<StgValue><ssdm name="add_ln203_36"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="8">
<![CDATA[
hls_label_25:13  %trunc_ln203 = trunc i8 %add_ln203_36 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:34  %index_input_element_24 = add i7 1, %select_ln653

]]></Node>
<StgValue><ssdm name="index_input_element_24"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="4">
<![CDATA[
hls_label_25:8  %zext_ln203_61 = zext i4 %tmp_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_61"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
hls_label_25:14  %p_shl39_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_25:15  %tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_36, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="9">
<![CDATA[
hls_label_25:16  %sext_ln203_9 = sext i9 %tmp_55 to i13

]]></Node>
<StgValue><ssdm name="sext_ln203_9"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_25:17  %add_ln203_37 = add i13 %sext_ln203_9, %p_shl39_cast

]]></Node>
<StgValue><ssdm name="add_ln203_37"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
hls_label_25:18  %tmp_87 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln653_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="8">
<![CDATA[
hls_label_25:19  %zext_ln203_63 = zext i8 %tmp_87 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_63"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_25:20  %add_ln203_38 = add i9 %zext_ln203_61, %zext_ln203_63

]]></Node>
<StgValue><ssdm name="add_ln203_38"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="7">
<![CDATA[
hls_label_25:23  %zext_ln203_64 = zext i7 %select_ln653 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_64"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="13" op_0_bw="7">
<![CDATA[
hls_label_25:24  %zext_ln203_65 = zext i7 %select_ln653 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_65"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_25:25  %add_ln203_39 = add i13 %add_ln203_37, %zext_ln203_65

]]></Node>
<StgValue><ssdm name="add_ln203_39"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="13">
<![CDATA[
hls_label_25:26  %zext_ln203_66 = zext i13 %add_ln203_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_66"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_25:27  %img_channel_data_V_a_64 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_66

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_64"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_25:28  %add_ln203_40 = add i9 %add_ln203_38, %zext_ln203_64

]]></Node>
<StgValue><ssdm name="add_ln203_40"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12">
<![CDATA[
hls_label_25:31  %img_channel_data_V_l_28 = load i12* %img_channel_data_V_a_64, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_25:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 198, i64 198, i64 198)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_25:21  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_25:22  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln652"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="9">
<![CDATA[
hls_label_25:29  %zext_ln203_67 = zext i9 %add_ln203_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_67"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_25:30  %channel_from_prev_ou_6 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln203_67

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou_6"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12">
<![CDATA[
hls_label_25:31  %img_channel_data_V_l_28 = load i12* %img_channel_data_V_a_64, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_28"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_25:32  store i12 %img_channel_data_V_l_28, i12* %channel_from_prev_ou_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln653"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_25:33  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
hls_label_25:35  br label %.preheader351

]]></Node>
<StgValue><ssdm name="br_ln650"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="638" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12">
<![CDATA[
:0  call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)

]]></Node>
<StgValue><ssdm name="call_ln656"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="639" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12">
<![CDATA[
:0  call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)

]]></Node>
<StgValue><ssdm name="call_ln656"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="641" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %index_input_element2_17 = phi i7 [ 0, %8 ], [ %index_input_element_25, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ]

]]></Node>
<StgValue><ssdm name="index_input_element2_17"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln657 = icmp eq i7 %index_input_element2_17, -64

]]></Node>
<StgValue><ssdm name="icmp_ln657"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %index_input_element_25 = add i7 %index_input_element2_17, 1

]]></Node>
<StgValue><ssdm name="index_input_element_25"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln657, label %.preheader354.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:0  %zext_ln659 = zext i7 %index_input_element2_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:1  %zext_ln1265 = zext i7 %index_input_element2_17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:2  %add_ln1265 = add i11 %zext_ln642, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:3  %zext_ln1265_6 = zext i11 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_6"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:4  %out_layer_data_V_add_5 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_6

]]></Node>
<StgValue><ssdm name="out_layer_data_V_add_5"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:5  %p_Val2_20 = load i12* %out_layer_data_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:6  %correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln659

]]></Node>
<StgValue><ssdm name="correlate_img_addr"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:7  %p_Val2_21 = load i12* %correlate_img_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
.preheader354.loopexit:0  br label %.preheader354

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="655" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:5  %p_Val2_20 = load i12* %out_layer_data_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:7  %p_Val2_21 = load i12* %correlate_img_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:8  %add_ln703 = add i12 %p_Val2_21, %p_Val2_20

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:9  store i12 %add_ln703, i12* %out_layer_data_V_add_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln659"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="660" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %p_Val2_17 = load i4* %biases_layer4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %sext_ln1265 = sext i4 %p_Val2_17 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %sext_ln703 = sext i4 %p_Val2_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="664" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %index_input_element2_18 = phi i7 [ %index_input_element_22, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_18"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln662 = icmp eq i7 %index_input_element2_18, -64

]]></Node>
<StgValue><ssdm name="icmp_ln662"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %index_input_element_22 = add i7 %index_input_element2_18, 1

]]></Node>
<StgValue><ssdm name="index_input_element_22"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln662, label %.preheader355.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="669" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %zext_ln162_4 = zext i7 %index_input_element2_18 to i11

]]></Node>
<StgValue><ssdm name="zext_ln162_4"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %add_ln162 = add i11 %zext_ln162_4, %zext_ln642

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %zext_ln162_5 = zext i11 %add_ln162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162_5"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %out_layer_valid_V_ad = getelementptr [768 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_5

]]></Node>
<StgValue><ssdm name="out_layer_valid_V_ad"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %out_layer_data_V_add_6 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_5

]]></Node>
<StgValue><ssdm name="out_layer_data_V_add_6"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %p_Val2_s = load i12* %out_layer_data_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
.preheader355.loopexit:0  br label %.preheader355

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="677" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %p_Val2_s = load i12* %out_layer_data_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %trunc_ln703 = trunc i12 %p_Val2_s to i11

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %aux_sum_V = add i12 %p_Val2_s, %sext_ln1265

]]></Node>
<StgValue><ssdm name="aux_sum_V"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %add_ln203 = add i11 %trunc_ln703, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %zext_ln321_138 = zext i7 %index_input_element_22 to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_138"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %add_ln321_92 = add i9 -232, %zext_ln321_138

]]></Node>
<StgValue><ssdm name="add_ln321_92"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sext_ln321_20 = sext i9 %add_ln321_92 to i10

]]></Node>
<StgValue><ssdm name="sext_ln321_20"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %zext_ln321_139 = zext i10 %sext_ln321_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_139"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %img_channel_keep_V_a_65 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_139

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_65"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %img_channel_user_V_a_63 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_139

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_63"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %img_channel_last_V_a_65 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_139

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_65"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %img_channel_id_V_add_65 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_139

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_65"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %img_channel_dest_V_a_65 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_139

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_65"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="4" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_keep_V = load i4* %img_channel_keep_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %tmp_user_V = load i1* %img_channel_user_V_a_63, align 1

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %tmp_last_V = load i1* %img_channel_last_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_id_V = load i1* %img_channel_id_V_add_65, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %tmp_dest_V = load i1* %img_channel_dest_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="697" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="698" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %select_ln7 = select i1 %tmp_53, i12 %aux_sum_V, i12 0

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln1118 = sext i12 %select_ln7 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="700" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="701" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %r_V = sub i14 %shl_ln, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="702" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="704" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %zext_ln728 = zext i15 %lhs_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="705" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %sext_ln1192 = sext i14 %r_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="706" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %ret_V = add i16 %zext_ln728, %sext_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  store i12 %tmp_data_V, i12* %out_layer_data_V_add_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="4" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_keep_V = load i4* %img_channel_keep_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %tmp_user_V = load i1* %img_channel_user_V_a_63, align 1

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %tmp_last_V = load i1* %img_channel_last_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_id_V = load i1* %img_channel_id_V_add_65, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %tmp_dest_V = load i1* %img_channel_dest_V_a_65, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="12" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V, i4 %tmp_keep_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln671"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
