
library ieee;
use ieee.std_logic_1164.all;

Entity ram is
PORT(address: IN std_logic_vector(5 downto 0);
		Q: OUT std_logic_vector(7 downto 0));
end ram;

Architecture sol of ram is
Begin
	with address select
	Q <=	"00000000" when "000111",
			"01000010" when "001000",
			"01000010" when "001001",
			"01111110" when "001010",
			"01000010" when "001011",
			"01000010" when "001100",
			"00000000" when "001101",
			"01111110" when "001110",
		
			"00000010" when "001111",
			"00000100" when "010000",
			"00001000" when "010001",
			"00010000" when "010010",
			"00100000" when "010011",
			"01111110" when "010100",
			"00000000" when "010101",
			"00000010" when "010110",
			
			"00000010" when "010111",
			"01111110" when "011000",
			"00000010" when "011001",
			"00000010" when "011010",
			"00000000" when "011011",
			"01111110" when "011100",
			"00010010" when "011101",
			"00010010" when "011110",
			
			"00010010" when "011111",
			"01101100" when "100000",
			"00000000" when "100001",
			"01111110" when "100010",
			"01000000" when "100011",
			"01000000" when "100100",
			"01000000" when "100101",
			"01111110" when "100110",
			
			"00000000" when "100111",
			"01000100" when "101000",
			"01001010" when "101001",
			"01001010" when "101010",
			"01001010" when "101011",
			"00110010" when "101100",
			"00000000" when "101101",
			"00111100" when "101110",
			
			"01000010" when "101111",
			"01000010" when "110000",
			"01000010" when "110001",
			"00111100" when "110010",
			"00000000" when others;

			
			
end sol;