;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-120
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, <1
	ADD 0, @20
	SUB <0, <1
	CMP 100, 9
	JMP -7, @-20
	SUB <0, <1
	MOV -1, <-920
	SUB <0, <1
	CMP <0, <1
	SUB 100, 9
	SUB 280, 30
	ADD 100, 9
	SPL 0, -202
	JMP -7, @-20
	SUB 7, <20
	JMP -7, @-20
	SUB 7, <20
	SUB 7, <20
	MOV -7, <-20
	SPL 0, -202
	SPL 0, -202
	SUB <0, <1
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SUB @127, 106
	SLT 280, 30
	SLT 100, 9
	MOV -7, <-20
	SLT 721, 0
	CMP -800, 301
	SUB 1, <-1
	SUB @127, 106
	SUB @127, 106
	ADD 270, 1
	ADD 100, 9
	ADD 100, 9
	SUB <0, <1
	SPL 0, -202
	SUB 7, <20
	SPL <0, 90
	CMP -7, <-420
	SUB @127, 100
	ADD 270, 1
	SPL 12, <10
	JMP <-921, 506
