#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jun  7 15:30:25 2016
# Process ID: 10318
# Current directory: /home/pedro/GITHUB/Processador/3PA/vasm_src
# Command line: vivado
# Log file: /home/pedro/GITHUB/Processador/3PA/vasm_src/vivado.log
# Journal file: /home/pedro/GITHUB/Processador/3PA/vasm_src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5807.641 ; gain = 146.254 ; free physical = 1145 ; free virtual = 10724
reset_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
export_ip_user_files -of_objects  [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
export_ip_user_files -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -directory {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/sim_scripts} -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/pedro/GITHUB/Processador/VeSPA -notrace
couldn't read file "/home/pedro/GITHUB/Processador/VeSPA": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  7 15:31:51 2016...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5821.461 ; gain = 0.000 ; free physical = 1130 ; free virtual = 10711
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5865.883 ; gain = 44.422 ; free physical = 1105 ; free virtual = 10687
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5890.410 ; gain = 0.000 ; free physical = 1071 ; free virtual = 10656
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5890.410 ; gain = 0.000 ; free physical = 1071 ; free virtual = 10656
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5890.410 ; gain = 0.000 ; free physical = 1061 ; free virtual = 10646
save_wave_config {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/Vic_SOC.wcfg}
add_files -fileset sim_1 -norecurse {{/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/Vic_SOC.wcfg}}
set_property xsim.view {{/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/Vic_SOC.wcfg}} [get_filesets sim_1]
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
ERROR: [VRFC 10-91] i_VIC_we is not declared [/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v:54]
ERROR: [VRFC 10-91] i_VIC_we is not declared [/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v:56]
ERROR: [VRFC 10-1040] module soc_tb ignored due to previous errors [/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v:23]
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-99] Step results log file:'/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/xvlog.log' file for more information.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5890.410 ; gain = 0.000 ; free physical = 1078 ; free virtual = 10659
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5890.410 ; gain = 0.000 ; free physical = 1078 ; free virtual = 10659
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5894.566 ; gain = 4.156 ; free physical = 1066 ; free virtual = 10648
reset_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
export_ip_user_files -of_objects  [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
export_ip_user_files -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -directory {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/sim_scripts} -force -quiet
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.180 ; gain = 0.000 ; free physical = 1028 ; free virtual = 10646
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.180 ; gain = 0.000 ; free physical = 1028 ; free virtual = 10646
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5895.180 ; gain = 0.000 ; free physical = 1017 ; free virtual = 10635
reset_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
export_ip_user_files -of_objects  [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
export_ip_user_files -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -directory {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/sim_scripts} -force -quiet
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1028 ; free virtual = 10626
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1028 ; free virtual = 10626
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1016 ; free virtual = 10614
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1018 ; free virtual = 10624
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1018 ; free virtual = 10624
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1007 ; free virtual = 10613
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1017 ; free virtual = 10620
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1017 ; free virtual = 10620
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 1007 ; free virtual = 10609
reset_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
export_ip_user_files -of_objects  [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
export_ip_user_files -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -directory {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/sim_scripts} -force -quiet
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 990 ; free virtual = 10607
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 990 ; free virtual = 10607
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5895.805 ; gain = 0.000 ; free physical = 976 ; free virtual = 10593
reset_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
export_ip_user_files -of_objects  [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
export_ip_user_files -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -directory {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/sim_scripts} -force -quiet
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5896.051 ; gain = 0.000 ; free physical = 961 ; free virtual = 10600
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5896.051 ; gain = 0.000 ; free physical = 961 ; free virtual = 10600
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5896.906 ; gain = 0.855 ; free physical = 948 ; free virtual = 10587
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 987 ; free virtual = 10600
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 987 ; free virtual = 10600
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 976 ; free virtual = 10589
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time Resolution for simulation is 1ps
Compiling package std.standard
run_program: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:05 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 991 ; free virtual = 10596
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Proc..."
launch_simulation: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:05 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 991 ; free virtual = 10596
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
reset_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
export_ip_user_files -of_objects  [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom'...
export_ip_user_files -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pedro/GITHUB/Processador/3PA/IPs/rom/rom.xci] -directory {/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/sim_scripts} -force -quiet
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/in.coe'
INFO: [USF-XSim-25] Exported '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PCUpdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCUpdate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/PredictCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PredictCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_irq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_irq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/idStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAccess
INFO: [VRFC 10-2458] undeclared symbol vic_addr_comp, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/MAccess/MemoryAccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/DecodeUnits/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/VirtualWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VirtualWB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/fetchLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/PC_Eval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Eval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Alu_Op_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Op_Selection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/checkcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:27]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [/home/pedro/GITHUB/Processador/3PA/PipelineRegisters/pipereg.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/VICtor/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/WBack/stage_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Execute/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2458] undeclared symbol Need_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:109]
INFO: [VRFC 10-2458] undeclared symbol branch_taken, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:115]
INFO: [VRFC 10-2458] undeclared symbol o_IFID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:148]
INFO: [VRFC 10-2458] undeclared symbol o_IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/HazardU/HazardUnit.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Decode/IDControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/stageMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stageMA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2458] undeclared symbol PCMatch_w, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/Fetch/IF.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/Fetch/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol ID_FlushPipeandPC, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_WriteEnable, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:120]
INFO: [VRFC 10-2458] undeclared symbol PCStall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:123]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:124]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol Imiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:126]
INFO: [VRFC 10-2458] undeclared symbol ID_PCSrc, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol WB_RWE, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:169]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:180]
INFO: [VRFC 10-2458] undeclared symbol IDEX_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:181]
INFO: [VRFC 10-2458] undeclared symbol fwdRS2_Sel, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:184]
INFO: [VRFC 10-2458] undeclared symbol IFid__Need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:186]
INFO: [VRFC 10-2458] undeclared symbol IFid__Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
INFO: [VRFC 10-2458] undeclared symbol EX_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:194]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:230]
INFO: [VRFC 10-2458] undeclared symbol EX_EXMA_Stall, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:231]
INFO: [VRFC 10-2458] undeclared symbol BR_Valid, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:260]
INFO: [VRFC 10-2458] undeclared symbol BR_JmpCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:261]
INFO: [VRFC 10-2458] undeclared symbol BR_BranchCtrl, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:262]
INFO: [VRFC 10-2458] undeclared symbol PPC_Eq, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:265]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs1, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:271]
INFO: [VRFC 10-2458] undeclared symbol w_need_Rs2, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:272]
INFO: [VRFC 10-2458] undeclared symbol MAWB_Flush, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:317]
INFO: [VRFC 10-2458] undeclared symbol Dmiss, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:326]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [/home/pedro/GITHUB/Processador/3PA/processor.v:370]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/MAccess/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/3PA/testBenches/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj soc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/RAM_DM/sim/RAM_DM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_DM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pedro/GITHUB/Processador/3PA/IPs/rom/sim/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c1f13586f4984ffeb6b5f59113503c6b --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 66 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/soc.v:46]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 32 for port Icache_bus_out [/home/pedro/GITHUB/Processador/3PA/processor.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_OP1_MemS [/home/pedro/GITHUB/Processador/3PA/processor.v:316]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_ma_stall [/home/pedro/GITHUB/Processador/3PA/processor.v:318]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port IFid__Rs2 [/home/pedro/GITHUB/Processador/3PA/processor.v:379]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port address [/home/pedro/GITHUB/Processador/3PA/soc.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port En [/home/pedro/GITHUB/Processador/3PA/soc.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.PCUpdate
Compiling module xil_defaultlib.PredictCache
Compiling module xil_defaultlib.fetchLogic
Compiling module xil_defaultlib.pipereg(WIDTH=132)
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.idStage
Compiling module xil_defaultlib.pipereg(WIDTH=233)
Compiling module xil_defaultlib.IDControlUnit
Compiling module xil_defaultlib.Alu_Op_Selection
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_Eval
Compiling module xil_defaultlib.pipereg(WIDTH=111)
Compiling module xil_defaultlib.EX_Stage
Compiling module xil_defaultlib.MemoryAccess
Compiling module xil_defaultlib.pipereg(WIDTH=104)
Compiling module xil_defaultlib.stageMA
Compiling module xil_defaultlib.VirtualWB
Compiling module xil_defaultlib.stage_wb
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.checkcc
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.vic_ctrl
Compiling module xil_defaultlib.vic_registers
Compiling module xil_defaultlib.vic_irq
Compiling module xil_defaultlib.Vic
Compiling module xil_defaultlib.processor
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",16,"...]
Compiling architecture ram_dm_arch of entity xil_defaultlib.RAM_DM [ram_dm_default]
Compiling module xil_defaultlib.RAM
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("zynq",12,"...]
Compiling architecture rom_arch of entity xil_defaultlib.rom [rom_default]
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 964 ; free virtual = 10594
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 964 ; free virtual = 10594
Vivado Simulator 2015.4
Time resolution is 1 ps
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/inst_mem/rom/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /soc_tb/uut/ram/ram_ip/U0/p_warn_behavioural  File: /home/pedro/GITHUB/Processador/VeSPA Pipeline Processor/VeSPA Pipeline Processor.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5897.594 ; gain = 0.000 ; free physical = 952 ; free virtual = 10583
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 16:11:40 2016...
