// Seed: 2451307311
module module_0 (
    output tri0 id_0
);
  tri id_3;
  parameter id_4 = id_2 & id_4;
  id_5(
      .id_0(), .id_1(id_3 ? -1 : 1), .id_2(id_2), .id_3(id_0), .id_4(1)
  );
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  assign id_2 = -1;
  assign id_4 = -1;
  wire id_10;
  wire id_11, id_12;
  wire id_13 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    inout tri id_4,
    output logic id_5,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    id_16,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14
);
  supply0 id_17;
  module_0 modCall_1 (id_6);
  assign id_9 = id_4;
  tri id_18, id_19;
  parameter id_20 = id_17;
  wire id_21;
  initial begin : LABEL_0
    id_5 <= -1;
  end
  wire id_22;
  assign id_18 = 1;
  assign id_4  = -1;
endmodule : SymbolIdentifier
