// Seed: 1687833284
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_17 = 0;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_22 = 32'd61
) (
    output wor id_0,
    output tri1 id_1,
    input wor id_2,
    input supply1 id_3#(.id_20(1 === 1 + -1)),
    output wor id_4,
    input wor id_5,
    output logic id_6
    , id_21,
    input supply0 id_7,
    output uwire id_8,
    output logic id_9,
    input tri id_10,
    output logic id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 id_15,
    output wire id_16,
    output wire id_17,
    input tri1 id_18
);
  assign id_0 = -1;
  parameter id_22 = 1;
  wire id_23;
  ;
  wire id_24;
  wire id_25;
  if (1'b0) begin : LABEL_0
    defparam id_22.id_22 = id_22;
  end else begin : LABEL_1
    for (id_26 = id_23; 1; id_9 = 1) begin : LABEL_2
      assign id_6 = {id_12 - id_2{1}};
    end
  end
  wire id_27 = 1;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_27
  );
  generate
    initial for (id_0 = id_23; -1; id_11 = -1 << 1'b0) id_6 = 1;
  endgenerate
endmodule
