module module_0 ();
  logic id_1;
  id_2 id_3 (
      .id_2(id_2),
      .id_2(id_1[1-id_2]),
      .id_2(id_4)
  );
  logic id_5 (
      .id_4(id_3),
      ~id_3
  );
  id_6 id_7 (
      .id_1(id_3[id_1]),
      .id_4(1'b0),
      .id_6(id_5)
  );
  always @(posedge id_5 or posedge id_4) begin
    id_7 <= id_2;
  end
endmodule
