library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity Full_Adder is
    port (
        -- Inputs
        A           : in std_logic;
        B           : in std_logic;
        i_Carry     : in std_logic;
        i_Enable    : in std_logic;
        -- Outputs
        o_Carry     : out std_logic;
        o_Sum       : out std_logic
    );
end Full_Adder;

architecture Behavioral of Full_Adder is

    signal

begin
    
end Behavioral;
