
`timescale 1ns / 1ns

module test;



reg  alu_mux_1_out, shift_dir;

wire [5:0]  shift_out;

reg [4:0]  shift_in_from_left;
reg [4:0]  shift_in_from_right;
reg [4:0]  shift_amount;



shift top(shift_out, alu_mux_1_out, shift_amount, shift_dir, 
     shift_in_from_left, shift_in_from_right); 
 
