{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 15:49:34 2015 " "Info: Processing started: Sun Jun 21 15:49:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bmap -c bmap --generate_symbol=\"F:\\MC 613\\bank\\bank.vhd\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bmap -c bmap --generate_symbol=\"F:\\MC 613\\bank\\bank.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" bank.vhd(20) " "Error (10500): VHDL syntax error at bank.vhd(20) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "bank/bank.vhd" "" { Text "F:/MC 613/bank/bank.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" bank.vhd(30) " "Error (10500): VHDL syntax error at bank.vhd(30) near text \"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "bank/bank.vhd" "" { Text "F:/MC 613/bank/bank.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"begin\", or a declaration statement bank.vhd(32) " "Error (10500): VHDL syntax error at bank.vhd(32) near text \"port\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "bank/bank.vhd" "" { Text "F:/MC 613/bank/bank.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\" bank.vhd(72) " "Error (10500): VHDL syntax error at bank.vhd(72) near text \"ARCHITECTURE\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\"" {  } { { "bank/bank.vhd" "" { Text "F:/MC 613/bank/bank.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus II " "Error: Quartus II Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Error: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 21 15:49:37 2015 " "Error: Processing ended: Sun Jun 21 15:49:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
