---
pageLayout: home
externalLinkIcon: false
config:
  -
    type: hero
    full: true
    background: tint-plate
    hero:
      name: Digital IDE
      tagline: All your need for FPGA&IC
      text: ç°ä»£åŒ– ASIC & FPGA ä¸€ä½“åŒ–å¼€å‘éªŒè¯æ‰©å±•
      actions:
        -
          theme: brand
          text: å¿«é€Ÿå¼€å§‹ ğŸ³
          link: /guide/introduction.md
        -
          theme: alt
          text: Github â†’
          link: https://github.com/Digital-EDA/Digital-IDE
  -
    type: features
    features:
      - 
        title: HDL è¯­è¨€æ”¯æŒ
        icon: âœ¨
        details: æ”¯æŒ verilog, vhdl, systemverilog, tcl è„šæœ¬ç­‰
      - 
        title: é¡¹ç›®ç®¡ç†
        icon: ğŸ¯
        details: åœ¨ä½ çš„é¡¹ç›®ä¸­æŸ¥çœ‹ç»“æ„åŒ–çš„ HDL æ–‡ä»¶
      -
        title: é¢å¤–çš„å·¥å…·
        icon: ğŸ› ï¸
        details: FSM, Netlist, ä¸€é”®ä»¿çœŸ, æ–‡æ¡£åŒ–ï¼Œè®©ä½ çš„ç¼–ç¨‹ä½“éªŒæ›´åŠ èˆ’å¦ã€‚
---
