# system info system_design on 2022.09.14.18:20:03
system_info:
name,value
DEVICE,10CX220YF780E5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for system_design on 2022.09.14.18:20:03
files:
filepath,kind,attributes,module,is_top
sim/system_design.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design,true
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_cqreazq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_cqreazq,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_n6mddmq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_n6mddmq,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_qky3gdi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_qky3gdi,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/system_design_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/system_design_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/system_design_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/system_design_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_agent_191_ncfkfri,false
altera_avalon_sc_fifo_1930/sim/system_design_altera_avalon_sc_fifo_1930_pqv24kq.v,VERILOG,,system_design_altera_avalon_sc_fifo_1930_pqv24kq,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_qttnjoi.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_qttnjoi,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_sr4hbxi.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_sr4hbxi,false
altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_ekfzhji.sv,SYSTEM_VERILOG,,system_design_altera_merlin_demultiplexer_1921_ekfzhji,false
altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_cworfkq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_cworfkq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_cworfkq,false
altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_xu5xrea.sv,SYSTEM_VERILOG,,system_design_altera_merlin_demultiplexer_1921_xu5xrea,false
altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_bp6ue5y.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_bp6ue5y,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_bp6ue5y,false
hs_clk_xer_1931/sim/system_design_hs_clk_xer_1931_cgvepdq.v,VERILOG,,system_design_hs_clk_xer_1931_cgvepdq,false
hs_clk_xer_1931/sim/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,system_design_hs_clk_xer_1931_cgvepdq,false
hs_clk_xer_1931/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,system_design_hs_clk_xer_1931_cgvepdq,false
hs_clk_xer_1931/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,system_design_hs_clk_xer_1931_cgvepdq,false
hs_clk_xer_1931/sim/altera_avalon_st_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,system_design_hs_clk_xer_1931_cgvepdq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_design.clock_50_out,clock_50_out
system_design.init_mac,init_mac
system_design.mem_1,mem_1
system_design.mem_2,mem_0
system_design.mem_rcv_1,mem_3
system_design.mem_rcv_2,mem_rcv_0
system_design.pll,pll
system_design.receive_packet_1,receive_packet_1
system_design.receive_packet_2,receive_packet_0
system_design.reset_main,reset_main
system_design.reset_mod,reset_mod
system_design.send_packet_1,send_packet_1
system_design.send_packet_2,send_packet_1
system_design.tse,tse
system_design.xcvr_pll,xcvr_pll
system_design.mm_interconnect_1,system_design_altera_mm_interconnect_1920_cqreazq
system_design.mm_interconnect_1.send_packet_1_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_1.mem_1_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_2,system_design_altera_mm_interconnect_1920_n6mddmq
system_design.mm_interconnect_2.send_packet_2_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_2.receive_packet_2_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_2.mem_2_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_2.send_packet_2_avalon_master_agent,system_design_altera_merlin_master_agent_191_mpbm6tq
system_design.mm_interconnect_2.receive_packet_2_avalon_master_agent,system_design_altera_merlin_master_agent_191_mpbm6tq
system_design.mm_interconnect_2.mem_2_s1_agent,system_design_altera_merlin_slave_agent_191_ncfkfri
system_design.mm_interconnect_2.mem_2_s1_agent_rsp_fifo,system_design_altera_avalon_sc_fifo_1930_pqv24kq
system_design.mm_interconnect_2.mem_2_s1_agent_rdata_fifo,system_design_altera_avalon_sc_fifo_1930_pqv24kq
system_design.mm_interconnect_2.router,system_design_altera_merlin_router_1920_qttnjoi
system_design.mm_interconnect_2.router_001,system_design_altera_merlin_router_1920_qttnjoi
system_design.mm_interconnect_2.router_002,system_design_altera_merlin_router_1920_sr4hbxi
system_design.mm_interconnect_2.cmd_demux,system_design_altera_merlin_demultiplexer_1921_ekfzhji
system_design.mm_interconnect_2.cmd_demux_001,system_design_altera_merlin_demultiplexer_1921_ekfzhji
system_design.mm_interconnect_2.cmd_mux,system_design_altera_merlin_multiplexer_1921_cworfkq
system_design.mm_interconnect_2.rsp_demux,system_design_altera_merlin_demultiplexer_1921_xu5xrea
system_design.mm_interconnect_2.rsp_mux,system_design_altera_merlin_multiplexer_1921_bp6ue5y
system_design.mm_interconnect_2.rsp_mux_001,system_design_altera_merlin_multiplexer_1921_bp6ue5y
system_design.mm_interconnect_2.crosser,system_design_hs_clk_xer_1931_cgvepdq
system_design.mm_interconnect_2.crosser_001,system_design_hs_clk_xer_1931_cgvepdq
system_design.mm_interconnect_3,system_design_altera_mm_interconnect_1920_qky3gdi
system_design.mm_interconnect_3.receive_packet_1_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_3.mem_rcv_1_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.rst_controller,altera_reset_controller
system_design.rst_controller_001,altera_reset_controller
system_design.rst_controller_002,altera_reset_controller
system_design.rst_controller_003,altera_reset_controller
system_design.rst_controller_004,altera_reset_controller
