# Reading pref.tcl
# do fixed_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:02 on Oct 21,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd(5): (vcom-1598) Library "ieee_proposed" not found.
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd(6): (vcom-1136) Unknown identifier "ieee_proposed".
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd(9): VHDL Compiler exiting
# End time: 23:51:02 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./fixed_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd}"
