net,length_um
input_1._066_,649.74
stage_2.input_fifo._153_,598.79
clknet_2_1__leaf_CLK,522.59
clknet_2_0__leaf_CLK,472.99
input_2._066_,428.72
clknet_2_2__leaf_CLK,417.6
stage_2.input_fifo._154_,402.2
stage_2._0010_,398.02
clknet_2_3__leaf_CLK,386.19
stage_2._0003_,384.04
clknet_0_CLK,382.73
net209,337.28
stage_3.input_fifo._130_,331.41
stage_3.input_fifo._131_,330.68
CLK,326.97
stage_2.EN_feed,320.76
input_2._122_,270.38
stage_3.input_fifo._142_,266.12
_027_,263
stage_2.input_fifo$D_OUT\[120\],258.08
stage_2.input_fifo$D_OUT\[115\],251.8
stage_4.output_fifo._067_,242.56
stage_2._0084_,238.56
stage_2.input_fifo$D_OUT\[117\],234.03
stage_2._0196_,234
stage_2._0001_,230.03
stage_4.output_fifo._070_,229.23
stage_2._0044_,227.855
stage_2.input_fifo$D_OUT\[118\],225.855
stage_3._0610_,220.06
stage_2._0179_,218.8
input_1._122_,218.465
_049_,210.61
stage_2._0090_,207.32
stage_3._0642_,204.795
stage_3._0615_,203.58
stage_4._0264_,202.57
stage_3.input_fifo._253_,201.08
stage_2._0033_,198.24
net3,197.72
stage_2._0134_,192.6
clknet_leaf_53_CLK,191.88
stage_2._0237_,191.05
stage_3._0659_,184.24
stage_3.input_fifo$D_OUT\[126\],181.98
stage_4._0260_,181.55
stage_4._0011_,181.085
stage_2.input_fifo$D_OUT\[116\],178.84
stage_3._0635_,178.38
stage_4.input_fifo._074_,178.08
stage_2._0083_,176.97
stage_4.input_fifo$D_OUT\[17\],176.51
stage_3._0640_,174.335
stage_2.input_fifo$D_OUT\[122\],173.38
stage_4._0263_,173.33
stage_2.input_fifo._297_,171.44
stage_2._0183_,170.78
stage_3._0633_,168.7
net2,168.02
clknet_leaf_11_CLK,167.195
stage_2._0111_,166.08
stage_3._0661_,165.25
stage_2._0236_,165.23
stage_2._0097_,165.08
stage_2._0043_,164.71
net28,163.88
stage_4.input_fifo$D_OUT\[16\],162.16
_122_,161.875
stage_3._0293_,159.7
stage_3.read_output_3\[2\],158.95
stage_2._0257_,158.43
stage_2.input_fifo$D_OUT\[121\],158.02
stage_4._0289_,156.38
stage_3._0648_,155.76
stage_4._0220_,155.46
stage_4._0375_,155.04
stage_2._0101_,154.88
stage_2.input_fifo._308_,154.775
stage_4._0014_,154.52
net13,153.74
stage_2._0087_,153.55
stage_2._0147_,152.35
net10,150.54
stage_3._0649_,150.23
stage_4._0166_,150.08
stage_3._0265_,148.82
stage_2._0072_,147.43
net113,147.38
stage_3._0612_,147.03
net12,147.02
stage_4.input_fifo$D_OUT\[13\],146.77
stage_4._0178_,146.43
stage_2._0046_,145.66
net134,144.76
stage_2._0000_,144.04
stage_4.input_fifo$D_OUT\[14\],143.51
net80,143.16
net67,142.76
stage_3._0654_,142.38
stage_3._0643_,141.86
net1,141.18
stage_4.input_fifo$D_OUT\[47\],140.845
stage_3._0608_,139.15
stage_2._0092_,138.72
stage_3._0652_,137.16
stage_2._0031_,137.14
stage_2.input_fifo$D_OUT\[119\],136.76
stage_2._0351_,136.02
stage_4._0169_,135.87
stage_3._0261_,135.46
stage_2._0064_,135.38
stage_4._0331_,135.38
clknet_leaf_41_CLK,134.84
stage_4._0276_,134.67
stage_4._0266_,134.58
stage_2._0143_,134.45
stage_4._0329_,133.37
clknet_leaf_38_CLK,133.14
stage_4.EN_feed,132.12
stage_4._0218_,131.87
stage_4.input_fifo$D_OUT\[31\],131.6
stage_4._0228_,130.96
stage_2.input_fifo$D_OUT\[37\],130.64
stage_4.input_fifo$D_OUT\[11\],130.31
clknet_leaf_0_CLK,130.02
stage_3.input_fifo._209_,129.3
stage_4.input_fifo$D_OUT\[30\],128.48
stage_3._0669_,128.34
net75,128.06
stage_2.input_fifo$D_OUT\[35\],128
stage_4._0217_,127.99
stage_4._0237_,127.32
stage_2._0291_,127.19
clknet_leaf_9_CLK,126.7
stage_4._0203_,126.34
net132,125.98
stage_4.input_fifo$D_OUT\[9\],125.96
net105,125.06
stage_2.input_fifo$D_OUT\[36\],124.94
stage_4.input_fifo$D_OUT\[12\],124.705
stage_4.input_fifo$D_OUT\[39\],124.69
stage_2._0121_,124.62
stage_4._0278_,123.435
stage_4._0198_,122.86
stage_4.input_fifo$D_OUT\[35\],122.85
stage_3._0149_,122.44
stage_4._0370_,122.22
stage_4._0302_,121.83
stage_2.input_fifo$D_OUT\[33\],121.58
net131,121.42
stage_2._0341_,121.3
stage_4._0158_,121.2
stage_2.input_fifo$D_OUT\[31\],120.93
stage_2.input_fifo$D_OUT\[38\],120.84
stage_4.input_fifo$D_OUT\[29\],119.93
net89,119.62
stage_4.input_fifo$D_OUT\[15\],119.305
stage_4.input_fifo$D_OUT\[38\],119.24
stage_4._0173_,119.02
stage_4._0254_,118.9
stage_2.input_fifo$D_OUT\[32\],118.88
stage_4._0164_,118.86
stage_4.input_fifo$D_OUT\[22\],118.64
stage_4._0180_,118.46
stage_3._0117_,118.44
stage_2.input_fifo$D_OUT\[39\],118.36
stage_3._0713_,118.26
stage_4.input_fifo$D_OUT\[21\],117.895
stage_2.input_fifo$D_OUT\[30\],117.82
stage_4._0404_,117.39
stage_4.input_fifo$D_OUT\[32\],117.37
stage_4._0315_,117.31
stage_4._0282_,117.3
stage_4._0202_,117.16
stage_2._0268_,116.87
stage_2.input_fifo$D_OUT\[34\],116.7
stage_2._0131_,116.5
stage_3._0115_,116.02
stage_4.input_fifo$D_OUT\[23\],115.88
stage_3.input_fifo._154_,114.88
stage_3._0146_,114.84
clknet_leaf_42_CLK,114.715
net109,114.7
net199,114.7
stage_4._0332_,114.68
stage_4._0192_,114.42
stage_4._0206_,114.38
stage_4.input_fifo$D_OUT\[24\],114.13
stage_2._0193_,114.04
clknet_leaf_20_CLK,113.98
stage_2._0221_,113.8
stage_2.input_fifo$D_OUT\[40\],113.72
clknet_leaf_51_CLK,113.48
stage_4._0221_,113.19
stage_4.input_fifo$D_OUT\[43\],113.07
stage_2._0189_,112.85
net25,112.68
stage_2.input_fifo._176_,112.66
stage_4.input_fifo$D_OUT\[55\],112.64
stage_2._0365_,112.58
net226,112.47
net14,112.4
stage_2._0253_,112.34
stage_4._0159_,112.125
stage_4.input_fifo$D_OUT\[34\],112.02
clknet_leaf_40_CLK,111.62
stage_2._0399_,111.47
stage_4.input_fifo$D_OUT\[18\],111.28
stage_2.input_fifo$D_OUT\[41\],111.03
stage_4._0314_,110.66
clknet_leaf_13_CLK,110.275
net112,110.22
input_1._078_,109.96
stage_2.input_fifo._231_,109.77
stage_2._0344_,109.74
clknet_leaf_46_CLK,109.68
stage_4._0243_,109.44
stage_4.input_fifo$D_OUT\[45\],109.24
stage_4.input_fifo$D_OUT\[51\],109.19
stage_2._0142_,109.17
stage_4.input_fifo$D_OUT\[33\],108.81
net194,108.78
stage_4._0359_,108.76
stage_3._0664_,108.18
stage_4.input_fifo$D_OUT\[49\],108.115
stage_3._0704_,108.09
clknet_leaf_14_CLK,108.06
net133,107.8
stage_4.input_fifo$D_OUT\[20\],107.68
stage_2._0285_,107.58
stage_4._0015_,107.54
clknet_leaf_43_CLK,107.14
stage_2.input_fifo$D_OUT\[92\],106.96
clknet_leaf_45_CLK,106.85
stage_2._0424_,106.59
stage_3._0662_,106.4
input_2._078_,106.38
net62,106.22
stage_4.input_fifo$D_OUT\[3\],106.1
stage_4._0277_,105.76
stage_4._0207_,105.65
stage_2._0220_,105.52
stage_4.input_fifo$D_OUT\[28\],105.44
stage_2._0069_,105.36
net102,105.3
stage_2._0407_,105.24
stage_4.input_fifo$D_OUT\[53\],105.03
stage_2._0073_,104.87
net37,104.86
stage_3._0162_,104.2
stage_4.input_fifo$D_OUT\[62\],104.15
stage_2.input_fifo$D_OUT\[93\],104.14
stage_4.input_fifo$D_OUT\[50\],103.95
stage_2._0390_,103.64
stage_2.input_fifo$D_OUT\[44\],103.6
net36,103.54
stage_4._0351_,103.32
net42,103.2
stage_4.input_fifo$D_OUT\[25\],103.19
stage_4.input_fifo$D_OUT\[36\],103.05
stage_4.input_fifo$D_OUT\[48\],102.99
stage_4._0258_,102.78
_039_,102.65
stage_3._0665_,102.62
net63,102.355
net236,102.17
stage_4.input_fifo$DEQ,102.06
stage_2.input_fifo$D_OUT\[29\],102.02
stage_2._0067_,101.38
stage_4.input_fifo$D_OUT\[10\],101.22
net208,100.72
stage_4.input_fifo$D_OUT\[19\],100.52
stage_2._0417_,100.5
clknet_leaf_15_CLK,100.46
stage_4.input_fifo$D_OUT\[37\],100.45
stage_4._0155_,100.42
stage_4.input_fifo$D_OUT\[8\],100.27
stage_2._0426_,100.14
stage_4._0229_,99.995
stage_2.input_fifo$D_OUT\[89\],99.65
net157,99.58
stage_3._0147_,99.48
net145,99.24
stage_4._0233_,99.11
stage_2.input_fifo$D_OUT\[94\],99.08
stage_2.input_fifo$D_OUT\[24\],98.93
stage_2._0186_,98.86
stage_3.input_fifo$D_OUT\[60\],98.755
stage_2.input_fifo$D_OUT\[90\],98.66
stage_2.input_fifo$D_OUT\[87\],98.5
stage_3._0001_,98.34
stage_2._0366_,98.21
stage_2.input_fifo$D_OUT\[100\],97.98
stage_3._0663_,97.62
stage_4.input_fifo$D_OUT\[56\],97.6
stage_2.input_fifo._275_,97.48
stage_4.input_fifo$D_OUT\[41\],97.14
stage_2._0199_,97.07
_034_,96.9
stage_4._0165_,96.85
clknet_leaf_32_CLK,96.84
stage_2._0235_,96.76
net43,96.74
stage_2.input_fifo$D_OUT\[27\],96.68
net156,96.68
net167,96.6
stage_4.input_fifo$D_OUT\[44\],96.42
net206,96.42
stage_2.input_fifo._286_,96.34
stage_2._0267_,96.32
clknet_leaf_4_CLK,96.305
stage_2.input_fifo$D_OUT\[88\],96.22
stage_4.input_fifo$D_OUT\[46\],96.2
stage_2.input_fifo$D_OUT\[42\],95.96
stage_2.input_fifo$D_OUT\[25\],95.92
stage_4._0156_,95.72
net44,95.72
stage_4.input_fifo$D_OUT\[42\],95.56
net126,95.56
stage_3._0746_,95.33
stage_2._0557_,95.32
stage_2._0068_,95.31
stage_4._0610_,95.24
stage_2.input_fifo$D_OUT\[23\],95.06
stage_4._0384_,94.905
clknet_leaf_39_CLK,94.7
stage_2._0382_,94.68
stage_2.input_fifo$D_OUT\[28\],94.48
stage_2.input_fifo$D_OUT\[86\],94.4
stage_4.input_fifo$D_OUT\[27\],94.38
clknet_leaf_36_CLK,94.34
net74,94.24
net46,94
stage_2._0165_,93.87
net193,93.76
stage_2._0187_,93.715
stage_2.input_fifo$D_OUT\[43\],93.64
stage_4._0307_,93.59
stage_3._0645_,93.58
net41,93
stage_2._0017_,92.94
stage_2._0329_,92.66
stage_3._0114_,92.58
stage_2.input_fifo$D_OUT\[21\],92.56
net64,92.48
net45,92.42
stage_4._0366_,92.34
stage_2.input_fifo$D_OUT\[95\],92.19
stage_4._0261_,92.03
clknet_leaf_29_CLK,91.72
net30,91.52
stage_2._0324_,91.48
stage_3._0116_,91.28
stage_3.input_fifo$D_OUT\[5\],91.28
stage_2.input_fifo$D_OUT\[82\],91.18
stage_4._0010_,91.175
stage_2._0288_,90.94
stage_4._0232_,90.92
stage_3.input_fifo._143_,90.74
net114,90.74
net125,90.58
net47,90.52
stage_2._0347_,90.44
stage_2.input_fifo$D_OUT\[101\],90.09
stage_4.input_fifo._129_,90.08
stage_3.input_fifo._220_,89.94
stage_2._0294_,89.92
stage_4._0235_,89.92
stage_2.input_fifo$D_OUT\[91\],89.74
net58,89.6
stage_2.input_fifo._242_,89.2
net138,89.18
stage_2._0260_,89.11
stage_4._0009_,89.045
stage_4._0204_,88.96
stage_2.input_fifo._253_,88.78
stage_2._0430_,88.44
stage_4._0179_,88.36
stage_4._0495_,88.16
stage_4._0253_,88.065
stage_2.input_fifo$D_OUT\[85\],87.82
stage_2.input_fifo$D_OUT\[83\],87.79
stage_4._0242_,87.72
stage_4._0301_,87.43
stage_3.input_fifo._231_,87.06
stage_2._0416_,86.83
input_2.D_OUT\[55\],86.78
stage_3._0124_,86.705
net137,86.54
stage_2.input_fifo$D_OUT\[45\],86.52
stage_4._0170_,86.41
stage_3._0145_,86.32
stage_4.output_fifo._114_,86.295
stage_4.input_fifo._085_,86.24
stage_2.input_fifo$D_OUT\[102\],86.1
stage_3._0148_,86.06
net124,85.94
stage_2._0192_,85.81
stage_2._0020_,85.8
stage_2._0374_,85.68
net11,85.64
stage_3._0129_,85.5
stage_4._0100_,85.48
net49,85.48
clknet_leaf_31_CLK,85.42
stage_2._0099_,85.38
stage_2.input_fifo._209_,85.135
clknet_leaf_1_CLK,84.9
stage_2._0027_,84.78
net239,84.765
stage_4.input_fifo$D_OUT\[26\],84.74
stage_4.input_fifo._071_,84.735
stage_4._0103_,84.71
stage_4._0325_,84.6
stage_3.input_fifo$D_OUT\[61\],84.58
net107,84.32
net135,84.2
stage_4.input_fifo$D_OUT\[52\],84.11
input_2.D_OUT\[58\],84.08
stage_2.input_fifo$D_OUT\[84\],83.9
net61,83.84
stage_3.input_fifo$D_OUT\[76\],83.75
net123,83.64
stage_2.input_fifo$D_OUT\[26\],83.62
stage_3._0855_,83.6
stage_3.input_fifo$D_OUT\[127\],83.36
stage_4._0231_,83.26
clknet_leaf_5_CLK,83.24
stage_4.output_fifo._081_,83.22
stage_3.input_fifo._176_,83.12
net60,83.02
net38,82.82
stage_3._0439_,82.72
clknet_leaf_8_CLK,82.68
stage_4._0320_,82.5
stage_4._0143_,82.42
stage_2.input_fifo$D_OUT\[96\],82.38
stage_4._0151_,82.3
stage_2._0364_,82.01
stage_2._0450_,82
stage_2.input_fifo$D_OUT\[20\],81.98
stage_3._0290_,81.8
clknet_leaf_49_CLK,81.8
stage_4.input_fifo$D_OUT\[60\],81.64
stage_3._0794_,81.56
_043_,81.55
clknet_leaf_27_CLK,81.54
stage_2._0546_,81.44
net106,81.4
net66,81.34
stage_4.input_fifo$D_OUT\[58\],81.22
stage_4.input_fifo$D_OUT\[40\],80.88
clknet_leaf_52_CLK,80.735
net205,80.55
_017_,80.46
stage_4.input_fifo$D_OUT\[6\],80.44
clknet_leaf_34_CLK,80.26
net207,80.24
stage_2._0505_,80.2
stage_3.input_fifo._187_,80.115
stage_4.output_fifo._125_,80.04
_012_,79.58
stage_4._0240_,79.42
stage_4._0539_,79.3
net229,79.2
stage_2.input_fifo$D_OUT\[97\],79.11
net32,78.96
net178,78.82
stage_4.input_fifo$D_OUT\[54\],78.72
stage_4._0097_,78.7
net237,78.7
net152,78.62
stage_4.input_fifo._096_,78.52
stage_2.input_fifo$D_OUT\[47\],78.48
net48,78.48
input_2._067_,78.2
stage_3.input_fifo._165_,78.18
stage_2.input_fifo._198_,78.14
net40,78.08
stage_2._0568_,78.06
stage_4._0327_,78.04
clknet_leaf_10_CLK,78.035
stage_2.input_fifo$D_OUT\[7\],77.76
stage_2.input_fifo$D_OUT\[11\],77.7
stage_4._0181_,77.62
stage_3._0283_,77.6
net4,77.6
stage_2._0373_,77.57
clknet_leaf_19_CLK,77.49
stage_4._0004_,77.07
stage_4._0088_,77.02
stage_4._0213_,76.99
clknet_leaf_2_CLK,76.96
net115,76.94
stage_2._0381_,76.84
net195,76.8
stage_3.input_fifo._198_,76.78
net52,76.78
stage_2._0435_,76.65
stage_2._0091_,76.44
stage_4._0187_,76.32
stage_2.input_fifo._220_,76.14
stage_2._0352_,76.06
stage_3._0515_,76.06
stage_4._0007_,75.72
stage_2.input_fifo$D_OUT\[107\],75.68
stage_4._0249_,75.5
stage_2.input_fifo$D_OUT\[8\],75.46
net50,75.38
clknet_leaf_22_CLK,75.29
stage_3.input_fifo$D_OUT\[71\],75.265
net198,75.16
stage_2._0519_,75.04
stage_2._0479_,74.8
clknet_leaf_7_CLK,74.6
stage_2.input_fifo$D_OUT\[22\],74.48
stage_2._0100_,74.335
stage_4._0392_,74.2
net108,74.16
stage_4._0246_,74.09
stage_4._0172_,73.98
stage_2._0150_,73.72
input_1.D_OUT\[58\],73.68
net65,73.58
stage_2.input_fifo._187_,73.56
stage_2._0209_,73.55
stage_2.input_fifo$D_OUT\[48\],73.5
stage_2.input_fifo$D_OUT\[81\],73.22
stage_2._0088_,73.18
stage_4.input_fifo$D_OUT\[5\],73.16
stage_3.input_fifo._242_,73.08
stage_4._0345_,73.04
net233,72.76
input_1._111_,72.74
stage_4._0484_,72.72
stage_4._0137_,72.7
stage_4._0128_,72.615
clknet_leaf_24_CLK,72.58
stage_2.input_fifo$D_OUT\[75\],72.42
net53,72.42
stage_4._0489_,72.41
stage_4.input_fifo$D_OUT\[4\],72.36
input_2._089_,72.355
stage_2.input_fifo$D_OUT\[98\],72.32
net16,72.26
stage_3._0219_,72.08
stage_2.input_fifo$D_OUT\[80\],72.06
stage_3.input_fifo$D_OUT\[105\],71.9
net59,71.88
net222,71.64
net51,71.42
input_1._089_,71.315
stage_2._0398_,71.24
stage_2.input_fifo$D_OUT\[46\],70.98
stage_3._0215_,70.96
stage_2.input_fifo$D_OUT\[5\],70.92
net5,70.9
net128,70.9
stage_4.output_fifo._092_,70.82
stage_3.input_fifo$D_OUT\[70\],70.76
stage_2.input_fifo$D_OUT\[99\],70.6
stage_4.input_fifo._107_,70.56
stage_4.input_fifo._118_,70.42
net130,70.3
stage_3._0378_,70.22
input_2._111_,69.98
stage_2._0441_,69.94
stage_2.input_fifo$D_OUT\[103\],69.94
stage_2.input_fifo$D_OUT\[6\],69.88
stage_2._0148_,69.84
net228,69.84
net39,69.78
net70,69.66
net17,69.64
stage_2._0533_,69.62
stage_2._0328_,69.59
stage_2.input_fifo$D_OUT\[9\],69.52
stage_3._0111_,69.52
stage_4._0407_,69.5
stage_4._0199_,69.46
stage_2.input_fifo$D_OUT\[10\],69.42
stage_2._0579_,69.34
stage_2.input_fifo._264_,69.32
stage_2._0144_,69.25
input_1._100_,69.135
stage_4.output_fifo._103_,68.97
net68,68.94
stage_4._0300_,68.86
clknet_leaf_18_CLK,68.72
stage_2._0302_,68.12
stage_2._0301_,68.02
net69,68.02
stage_2._0197_,67.92
net197,67.92
stage_2._0363_,67.76
net34,67.7
net117,67.62
stage_4._0361_,67.43
net71,67.24
stage_3._0100_,67.2
stage_2._0458_,67.12
stage_2._0298_,66.985
input_2.D_OUT\[57\],66.82
_021_,66.815
stage_2._0343_,66.72
net110,66.5
stage_3.input_fifo$D_OUT\[88\],66.44
net116,66.34
stage_2._0271_,66.205
stage_3.input_fifo$D_OUT\[72\],66.16
net111,66.08
stage_2._0332_,65.94
net78,65.86
net118,65.84
stage_3.input_fifo$D_OUT\[82\],65.8
net7,65.56
stage_3._0095_,65.55
input_2._100_,65.3
stage_4._0171_,65.24
stage_4.input_fifo$D_OUT\[63\],65.24
stage_3._0618_,65.22
stage_2._0537_,65
stage_2._0440_,64.69
stage_3.input_fifo$D_OUT\[104\],64.66
stage_3.input_fifo$D_OUT\[73\],64.5
stage_4._0121_,64.48
clknet_leaf_21_CLK,64.48
stage_4._0270_,64.44
stage_3.input_fifo$D_OUT\[64\],64.32
stage_4._0262_,64.15
input_1._067_,64.02
stage_4._0226_,63.82
stage_2._0317_,63.8
net122,63.66
stage_2._0152_,63.44
stage_3.input_fifo$D_OUT\[75\],63.42
stage_2._0454_,63.38
net73,63.3
stage_2.input_fifo$D_OUT\[13\],63.28
input_2.D_OUT\[59\],63.12
stage_2._0233_,63.12
net15,62.96
stage_2.input_fifo$D_OUT\[79\],62.92
stage_4._0337_,62.92
net184,62.9
net129,62.8
clknet_leaf_23_CLK,62.76
stage_4._0388_,62.57
stage_2._0372_,62.56
stage_3._0434_,62.4
net18,62.4
_144_,62.36
stage_4._0374_,62.345
net241,62.19
net6,62.16
stage_2.input_fifo$D_OUT\[78\],62.06
net179,62.02
stage_4._0364_,61.94
stage_2.input_fifo$D_OUT\[104\],61.91
stage_2.input_fifo._165_,61.88
stage_2._0276_,61.835
stage_4._0452_,61.65
stage_4._0506_,61.54
net19,61.5
clknet_leaf_16_CLK,61.5
stage_3._0673_,61.46
stage_4._0251_,61.45
stage_2._0297_,61.445
stage_2.input_fifo$D_OUT\[108\],61.44
stage_4._0312_,61.18
net415,61.08
stage_2._0535_,61.06
stage_2._0299_,61.045
stage_2.read_output_2\[116\],60.96
net57,60.78
stage_2._0070_,60.5
clknet_leaf_28_CLK,60.36
stage_4._0450_,60.01
clknet_leaf_3_CLK,59.86
stage_2._0525_,59.8
stage_3._0157_,59.74
stage_2._0308_,59.625
stage_2._0032_,59.58
stage_3._0729_,59.45
net186,59.4
net189,59.32
stage_3.input_fifo$D_OUT\[63\],59.31
stage_4._0417_,59.3
stage_3.input_fifo$D_OUT\[74\],59.22
stage_4._0016_,59.06
stage_2.input_fifo$D_OUT\[111\],59
stage_3.input_fifo$D_OUT\[84\],58.84
stage_4._0465_,58.82
net183,58.78
_038_,58.74
net192,58.72
stage_2._0270_,58.7
net120,58.7
stage_2.read_output_2\[117\],58.66
net238,58.59
stage_2.input_fifo$D_OUT\[15\],58.44
stage_2._0082_,58.38
stage_3._0121_,58.255
stage_2._0529_,58.24
input_1.D_OUT\[53\],58.17
net190,58.16
stage_2._0307_,58.11
net33,57.9
net35,57.78
stage_4._0471_,57.77
net104,57.76
net54,57.74
stage_2.input_fifo$D_OUT\[18\],57.52
net8,57.5
net180,57.46
stage_2.input_fifo$D_OUT\[76\],57.4
net188,57.34
stage_3.input_fifo$D_OUT\[89\],57.315
stage_3._0106_,57.28
stage_3._0724_,57.28
stage_3.input_fifo$D_OUT\[68\],57.18
stage_4._0154_,57
net240,56.98
stage_3.input_fifo$D_OUT\[62\],56.86
stage_4._0105_,56.74
net103,56.64
net26,56.62
stage_4.input_fifo$D_OUT\[61\],56.44
stage_2._0295_,56.36
stage_2._0303_,56.285
stage_2._0157_,56.18
stage_2._0204_,56.105
stage_2.read_output_2\[115\],56.1
stage_3.input_fifo$D_OUT\[77\],56.05
stage_3.input_fifo$D_OUT\[49\],55.84
net196,55.8
stage_4._0357_,55.78
stage_3.input_fifo$D_OUT\[66\],55.75
stage_2.input_fifo$D_OUT\[77\],55.68
stage_3._0153_,55.63
net204,55.6
stage_2._0376_,55.56
stage_2._0249_,55.54
stage_2._0141_,55.34
stage_2.input_fifo$D_OUT\[110\],55.1
_013_,55.02
stage_3.input_fifo$D_OUT\[115\],55
net127,54.96
stage_2._0214_,54.785
stage_3._0220_,54.7
net55,54.62
stage_2._0275_,54.185
stage_2._0145_,53.92
stage_4._0430_,53.84
stage_4._0372_,53.74
_134_,53.73
stage_2._0296_,53.7
stage_2.input_fifo$D_OUT\[109\],53.66
net27,53.5
net72,53.46
net100,53.22
net56,53.18
stage_3.input_fifo$D_OUT\[80\],53.16
net24,53.08
stage_3._0163_,53
stage_2._0231_,52.84
stage_3.input_fifo$D_OUT\[21\],52.82
_103_,52.8
stage_2._0282_,52.72
stage_2._0085_,52.63
stage_3._0216_,52.54
stage_4._0109_,52.54
stage_2.input_fifo$D_OUT\[113\],52.5
stage_2.input_fifo$D_OUT\[105\],52.48
stage_3._0151_,52.48
stage_2.input_fifo$D_OUT\[49\],52.4
stage_2._0531_,52.27
stage_3._0489_,52.26
stage_2.input_fifo$D_OUT\[52\],52.08
stage_4._0424_,52.02
_002_,51.72
clknet_leaf_48_CLK,51.64
clknet_leaf_26_CLK,51.62
stage_2._0272_,51.575
stage_3._0619_,51.56
net201,51.44
stage_2._0401_,51.43
stage_3.read_output_3\[52\],51.42
stage_3.input_fifo$D_OUT\[11\],51.3
stage_2._0007_,51.24
net31,51.22
stage_3.input_fifo$D_OUT\[100\],51.2
stage_3.input_fifo$D_OUT\[69\],51.18
clknet_leaf_17_CLK,51.18
net119,51.12
net121,51.12
input_1.D_OUT\[55\],51.095
stage_3.input_fifo$D_OUT\[109\],51.08
stage_4._0459_,51.06
clknet_leaf_30_CLK,51.06
stage_2._0250_,51.04
stage_2._0409_,50.86
stage_4._0244_,50.68
stage_3._0119_,50.66
net29,50.54
input_1.D_OUT\[61\],50.32
stage_2._0362_,50.24
stage_3.input_fifo$D_OUT\[83\],50.18
stage_3.input_fifo$D_OUT\[79\],49.98
stage_3.input_fifo$D_OUT\[108\],49.96
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[22\],49.96
net153,49.9
stage_2.input_fifo$D_OUT\[106\],49.84
stage_2.feed_output_stage_1\[57\],49.78
stage_3.input_fifo$D_OUT\[106\],49.76
stage_2.input_fifo$D_OUT\[14\],49.66
stage_2._0283_,49.6
net177,49.58
input_2.D_OUT\[60\],49.51
stage_2.read_output_2\[6\],49.5
stage_2._0423_,49.46
stage_2._0445_,49.4
net101,49.4
stage_4._0443_,49.38
input_1.D_OUT\[57\],49.3
stage_4.input_fifo$D_OUT\[66\],49.265
stage_2._0355_,49.25
_093_,49.2
stage_2._0252_,49.08
net20,49.06
stage_4._0092_,49.04
stage_3.input_fifo$D_OUT\[18\],48.98
stage_4._0193_,48.97
stage_3.input_fifo$D_OUT\[67\],48.9
stage_2._0019_,48.8
stage_2._0273_,48.78
input_2.D_OUT\[54\],48.77
stage_2._0323_,48.6
net151,48.58
stage_3.input_fifo$D_OUT\[14\],48.52
stage_4._0326_,48.52
net22,48.5
input_1.D_OUT\[59\],48.34
stage_2._0406_,48.32
net21,48.28
net23,48.28
stage_2._0314_,48.08
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[55\],48.06
stage_2._0219_,48.025
stage_3._0120_,47.94
stage_3.input_fifo$D_OUT\[65\],47.875
stage_4._0458_,47.82
stage_4.input_fifo$D_OUT\[7\],47.8
stage_2._0306_,47.76
stage_2.input_fifo$D_OUT\[17\],47.76
stage_2.input_fifo$D_OUT\[16\],47.74
stage_2.input_fifo$D_OUT\[12\],47.62
stage_4.input_fifo$D_OUT\[65\],47.56
stage_3.input_fifo$D_OUT\[43\],47.46
_029_,47.26
stage_3.input_fifo$D_OUT\[6\],47.235
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[40\],47.22
clknet_leaf_12_CLK,47.21
stage_3.input_fifo$D_OUT\[45\],47.14
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[25\],47.1
stage_3._0617_,47.04
stage_2._0251_,46.95
stage_3.input_fifo$D_OUT\[41\],46.84
stage_3.input_fifo$D_OUT\[13\],46.7
stage_2._0337_,46.67
stage_4._0191_,46.63
stage_2._0174_,46.625
stage_4._0335_,46.48
stage_4._0451_,46.38
_092_,46.26
stage_2._0140_,46.2
stage_2._0155_,46.18
stage_4._0412_,46.15
stage_2._0034_,46.08
input_2.D_OUT\[61\],46.04
stage_3.input_fifo$D_OUT\[42\],45.74
stage_2.input_fifo$D_OUT\[72\],45.69
stage_3.read_output_3\[68\],45.68
stage_3.input_fifo$D_OUT\[22\],45.53
stage_3._0089_,45.5
net77,45.48
net139,45.4
stage_3._0229_,45.38
stage_3.input_fifo$D_OUT\[96\],45.32
stage_2._0265_,45.28
input_2.D_OUT\[49\],45.26
net182,45.24
stage_3.input_fifo$D_OUT\[38\],45.16
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[54\],45.16
stage_4._0347_,45.12
stage_2._0154_,45.085
stage_3._0130_,45.04
stage_3._0679_,45
net76,45
stage_3.input_fifo$D_OUT\[46\],44.98
stage_2._0527_,44.94
clknet_leaf_50_CLK,44.88
stage_3.input_fifo$D_OUT\[17\],44.7
stage_4._0397_,44.66
stage_3.input_fifo$D_OUT\[103\],44.64
stage_2.read_output_2\[16\],44.56
net9,44.54
net142,44.48
stage_3.input_fifo$D_OUT\[29\],44.42
stage_2._0338_,44.34
stage_3._0323_,44.3
stage_3.input_fifo$D_OUT\[10\],44.26
stage_3._0152_,44.22
stage_4._0403_,44.18
net221,44.06
stage_2._0095_,43.98
stage_2._0589_,43.98
stage_2.input_fifo$D_OUT\[114\],43.96
stage_2._0368_,43.86
stage_3.input_fifo$D_OUT\[47\],43.86
stage_2.input_fifo$D_OUT\[69\],43.78
stage_2._0238_,43.465
stage_3._0330_,43.46
stage_4._0472_,43.42
stage_2.input_fifo$D_OUT\[112\],43.4
net136,43.4
stage_2._0226_,43.17
stage_3.input_fifo$D_OUT\[25\],42.94
stage_3.input_fifo$D_OUT\[107\],42.84
stage_2._0413_,42.78
stage_3.input_fifo$D_OUT\[86\],42.72
stage_3.read_output_3\[18\],42.62
stage_2._0277_,42.385
stage_3._0320_,42.26
stage_4._0438_,42.26
stage_2._0304_,42.235
stage_4._0224_,42.02
stage_2._0161_,41.96
stage_3.input_fifo$D_OUT\[92\],41.86
stage_3.input_fifo$D_OUT\[40\],41.8
stage_4.input_fifo$D_OUT\[67\],41.75
stage_2._0002_,41.68
stage_4._0279_,41.66
stage_2.input_fifo$D_OUT\[19\],41.56
stage_3._0743_,41.54
stage_4._0349_,41.495
stage_3._0361_,41.46
stage_2._0248_,41.365
stage_3.input_fifo$D_OUT\[95\],41.36
stage_2._0316_,41.19
net191,41.16
_035_,41.04
stage_2._0153_,41.005
stage_3._0667_,40.98
stage_3.input_fifo$D_OUT\[78\],40.98
_048_,40.92
stage_4._0563_,40.87
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[34\],40.82
stage_2._0016_,40.74
stage_2._0588_,40.68
stage_3.input_fifo$D_OUT\[87\],40.56
stage_2._0300_,40.52
stage_2.input_fifo$D_OUT\[70\],40.5
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[38\],40.46
stage_2._0516_,40.42
stage_4._0147_,40.42
stage_3.input_fifo$D_OUT\[93\],40.4
stage_2._0476_,40.36
stage_3._0274_,40.32
stage_2._0159_,40.24
stage_4.input_fifo$D_OUT\[64\],40.24
stage_4._0106_,40.2
stage_3._0804_,40.175
stage_3._0863_,40.12
stage_4._0625_,40.1
input_2.D_OUT\[48\],40.08
stage_2._0335_,39.9
stage_3._0835_,39.9
stage_2._0521_,39.86
stage_2._0287_,39.84
stage_4._0133_,39.82
_014_,39.6
stage_3.input_fifo$D_OUT\[94\],39.58
stage_2._0392_,39.57
stage_3.input_fifo$D_OUT\[102\],39.48
net79,39.48
net81,39.48
stage_3.input_fifo$D_OUT\[99\],39.46
stage_2._0066_,39.37
stage_2._0120_,39.22
_018_,39.2
stage_3.input_fifo$D_OUT\[44\],39.2
stage_4._0572_,39.2
net84,39.14
_164_,39.08
stage_2._0322_,39.08
stage_4._0421_,39.06
stage_3.read_output_3\[15\],38.96
stage_3._0722_,38.8
stage_2._0173_,38.75
input_2.D_OUT\[53\],38.74
stage_3._0169_,38.72
stage_3._0432_,38.68
stage_3._0657_,38.68
stage_3._0208_,38.56
stage_4._0344_,38.52
_102_,38.5
stage_2._0163_,38.445
stage_2._0055_,38.365
stage_3.input_fifo$D_OUT\[55\],38.3
stage_2._0239_,38.205
input_1.D_OUT\[60\],38.19
net231,38.16
net185,38.04
stage_3._0764_,38.02
stage_4._0556_,37.88
stage_3._0079_,37.81
stage_3._0508_,37.76
net147,37.76
stage_2._0433_,37.74
stage_4._0157_,37.7
stage_2._0481_,37.62
stage_3._0522_,37.58
stage_3.input_fifo$D_OUT\[98\],37.56
net175,37.56
stage_3.input_fifo$D_OUT\[111\],37.52
_051_,37.44
stage_3._0504_,37.44
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[52\],37.44
stage_2._0378_,37.42
input_1.D_OUT\[56\],37.36
stage_2._0210_,37.36
stage_2._0514_,37.34
stage_2._0194_,37.28
stage_2._0130_,37.22
stage_2.read_output_2\[104\],37.18
stage_2._0318_,37.16
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[42\],37.16
stage_4._0118_,37.12
stage_3._0737_,37.1
stage_2._0018_,37.08
stage_2.input_fifo$D_OUT\[54\],37.08
net99,37.06
stage_3._0442_,37.04
net181,37.02
stage_2.read_output_2\[19\],37
net176,36.98
stage_3.input_fifo$D_OUT\[81\],36.92
stage_4._0431_,36.91
input_1.D_OUT\[62\],36.86
stage_3._0289_,36.86
stage_2._0076_,36.82
stage_3.input_fifo$D_OUT\[85\],36.795
stage_2._0305_,36.76
stage_3._0686_,36.76
stage_2._0354_,36.68
net140,36.62
stage_3._0462_,36.61
_006_,36.56
stage_3._0647_,36.56
net187,36.56
stage_4._0409_,36.54
stage_2._0208_,36.485
clknet_leaf_37_CLK,36.455
stage_2.read_output_2\[15\],36.42
stage_3._0691_,36.42
stage_4._0052_,36.36
stage_3._0553_,36.34
stage_2._0523_,36.32
stage_4._0002_,36.3
stage_2._0045_,36.225
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[24\],36.2
_025_,36.18
stage_2._0380_,36.18
stage_2.input_fifo$D_OUT\[51\],36
stage_2.input_fifo$D_OUT\[53\],36
stage_2._0229_,35.98
stage_3.input_fifo$D_OUT\[28\],35.98
stage_3._0450_,35.94
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[35\],35.82
stage_4._0008_,35.82
stage_3._0420_,35.81
stage_3.input_fifo$D_OUT\[12\],35.78
stage_3._0584_,35.64
stage_3._0817_,35.6
stage_3.input_fifo$D_OUT\[9\],35.5
net408,35.42
_105_,35.4
stage_4._0117_,35.38
stage_2._0278_,35.35
stage_2._0222_,35.34
stage_3._0542_,35.34
stage_3.input_fifo$D_OUT\[37\],35.32
stage_3.input_fifo$D_OUT\[110\],35.3
stage_3._0331_,35.28
stage_4._0394_,35.16
_045_,35.14
stage_3._0778_,35.04
net141,35.04
stage_3._0463_,35.02
stage_3._0564_,34.98
stage_2._0508_,34.94
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[41\],34.92
stage_2._0447_,34.875
stage_2._0125_,34.74
stage_3.read_output_3\[44\],34.72
stage_3._0202_,34.68
stage_3._0355_,34.62
input_2.D_OUT\[56\],34.58
stage_4._0006_,34.58
stage_2.input_fifo$D_OUT\[65\],34.55
stage_2._0327_,34.54
stage_3.input_fifo$D_OUT\[33\],34.5
stage_3._0136_,34.48
stage_2.input_fifo$D_OUT\[50\],34.46
_053_,34.3
stage_2._0133_,34.26
stage_2.read_output_2\[7\],34.26
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[28\],34.26
stage_3._0813_,34.22
net94,34.18
stage_2._0310_,34.165
stage_4._0333_,34.1
stage_2._0127_,34.07
stage_2._0110_,33.995
_030_,33.975
stage_2._0438_,33.96
stage_4._0565_,33.9
stage_3._0727_,33.82
stage_2._0168_,33.8
stage_3.input_fifo$D_OUT\[36\],33.8
stage_3._0084_,33.78
stage_3._0036_,33.64
stage_3._0212_,33.58
stage_4._0343_,33.58
net169,33.58
stage_2._0151_,33.56
_180_,33.54
stage_2._0136_,33.52
stage_3.read_output_3\[4\],33.5
stage_3._0708_,33.48
input_1.D_OUT\[4\],33.42
stage_3._0609_,33.38
net150,33.34
stage_2._0206_,33.3
stage_4._0292_,33.22
stage_4._0435_,33.22
_023_,33.18
stage_3._0870_,33.18
stage_4._0267_,33.15
_007_,33.1
_016_,33.08
stage_3.input_fifo$D_OUT\[57\],33.07
stage_2._0202_,33.06
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[33\],33.06
stage_3._0156_,33
stage_4._0483_,32.98
net96,32.94
stage_3.input_fifo$D_OUT\[48\],32.9
stage_2.read_output_2\[9\],32.86
stage_4._0161_,32.86
stage_2._0309_,32.85
stage_3.read_output_3\[27\],32.76
stage_4._0447_,32.76
_098_,32.74
stage_2.read_output_2\[23\],32.74
stage_4._0389_,32.68
input_1.D_OUT\[8\],32.64
stage_2.read_output_2\[17\],32.64
stage_3._0073_,32.64
stage_2._0503_,32.62
stage_3._0125_,32.59
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[20\],32.52
stage_3._0250_,32.42
stage_2.read_output_2\[5\],32.4
stage_3._0325_,32.4
net143,32.34
stage_3.input_fifo$D_OUT\[54\],32.32
stage_4._0153_,32.32
stage_2._0138_,32.26
stage_3._0637_,32.26
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[30\],32.26
_047_,32.22
stage_3._0552_,32.22
stage_2._0255_,32.215
stage_3.input_fifo$D_OUT\[19\],32.16
input_2.D_OUT\[22\],32.14
stage_3._0536_,32.07
net98,32.06
input_1.D_OUT\[54\],31.86
stage_4._0197_,31.86
stage_3._0270_,31.84
net148,31.84
stage_2._0336_,31.82
stage_4._0125_,31.82
_170_,31.8
stage_3.read_output_3\[19\],31.8
stage_3._0435_,31.76
stage_2.feed_output_stage_1\[127\],31.74
stage_2.read_output_2\[93\],31.74
stage_3._0010_,31.74
stage_2._0105_,31.62
stage_2._0590_,31.46
stage_3._0485_,31.46
stage_4._0636_,31.36
stage_3.RDY_feed,31.32
net82,31.26
stage_4._0606_,31.22
stage_2._0008_,31.18
stage_3.input_fifo$D_OUT\[15\],31.16
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[53\],31.16
stage_4.input_fifo$D_OUT\[0\],31.16
stage_2.input_fifo$D_OUT\[66\],31.14
input_2.D_OUT\[24\],31.13
stage_3.input_fifo$D_OUT\[24\],31.08
net83,31.04
stage_2.feed_output_stage_1\[112\],31.02
stage_2.read_output_2\[67\],31.015
input_2.D_OUT\[47\],30.96
stage_2.feed_output_stage_1\[126\],30.9
stage_3._0194_,30.9
stage_3._0359_,30.82
input_2.D_OUT\[46\],30.8
stage_2._0200_,30.78
input_2.D_OUT\[14\],30.76
stage_4._0287_,30.76
stage_2.read_output_2\[110\],30.74
stage_2._0506_,30.68
stage_3.read_output_3\[54\],30.68
stage_3.input_fifo$D_OUT\[16\],30.62
stage_2._0146_,30.615
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[49\],30.6
stage_2._0512_,30.56
stage_2._0158_,30.53
input_2.D_OUT\[62\],30.48
_106_,30.46
stage_3._0199_,30.41
stage_2._0490_,30.4
stage_2.read_output_2\[31\],30.4
stage_4._0444_,30.385
stage_2._0460_,30.38
stage_3._0480_,30.37
stage_3.input_fifo$D_OUT\[27\],30.36
input_2.D_OUT\[21\],30.32
stage_4.input_fifo$D_OUT\[57\],30.305
net86,30.3
stage_3._0282_,30.28
_026_,30.24
stage_2._0117_,30.24
stage_2._0457_,30.24
stage_2.read_output_2\[48\],30.24
stage_2.read_output_2\[26\],30.22
stage_4._0418_,30.22
stage_3._0044_,30.14
_146_,30.135
net95,30.12
clknet_leaf_47_CLK,30.12
stage_2.input_fifo$D_OUT\[73\],30.1
stage_2.input_fifo$D_OUT\[74\],30.08
input_1.D_OUT\[52\],30.02
stage_2.read_output_2\[27\],29.98
stage_3.read_output_3\[51\],29.98
net85,29.96
stage_3.input_fifo$D_OUT\[101\],29.94
stage_3._0237_,29.91
stage_2._0558_,29.88
stage_2.read_output_2\[18\],29.88
stage_2._0172_,29.82
stage_2._0211_,29.76
stage_2._0167_,29.75
stage_4._0210_,29.66
stage_4._0378_,29.66
stage_2._0488_,29.62
net88,29.62
stage_2._0582_,29.6
stage_2._0205_,29.54
stage_2._0215_,29.54
stage_2._0201_,29.52
stage_3.input_fifo$D_OUT\[91\],29.5
stage_2.read_output_2\[53\],29.42
stage_2._0339_,29.32
stage_2._0487_,29.3
stage_2.read_output_2\[20\],29.3
stage_3._0068_,29.3
_086_,29.24
stage_2._0396_,29.24
stage_2._0115_,29.18
stage_3._0032_,29.18
stage_2.read_output_2\[81\],29.16
net168,29.16
stage_2._0478_,29.145
stage_4._0603_,29.08
_036_,29.04
stage_3._0154_,29.03
stage_3._0469_,29
stage_3._0225_,28.995
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[19\],28.98
stage_2._0156_,28.945
stage_2._0176_,28.94
stage_2.read_output_2\[66\],28.94
stage_3._0740_,28.86
stage_4._0530_,28.84
stage_2._0119_,28.76
stage_3._0428_,28.74
stage_4._0093_,28.74
stage_3._0493_,28.72
net93,28.7
stage_2.input_fifo$D_OUT\[60\],28.68
stage_2._0078_,28.64
net416,28.64
stage_3._0475_,28.61
stage_4._0520_,28.58
stage_4._0550_,28.52
stage_3._0512_,28.46
_187_,28.38
stage_2.read_output_2\[8\],28.38
stage_3._0279_,28.35
input_1.D_OUT\[50\],28.32
stage_4._0082_,28.32
stage_3._0366_,28.2
stage_3._0676_,28.2
net91,28.16
stage_4._0362_,28.08
net172,28.04
net160,28.02
stage_3._0315_,28.01
stage_3._0476_,28
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[29\],27.92
net87,27.92
stage_4._0245_,27.86
stage_2.read_output_2\[60\],27.82
stage_2._0350_,27.74
stage_3._0396_,27.74
stage_3._0200_,27.68
stage_3._0606_,27.66
stage_2._0170_,27.56
stage_3._0307_,27.56
stage_4._0027_,27.56
stage_2._0160_,27.53
stage_3._0227_,27.5
stage_3.input_fifo$D_OUT\[50\],27.48
stage_3._0207_,27.39
stage_3.input_fifo$D_OUT\[34\],27.38
stage_4._0284_,27.34
stage_3._0039_,27.28
stage_3._0158_,27.24
stage_4._0230_,27.24
stage_3._0632_,27.22
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[31\],27.2
input_1.D_OUT\[17\],27.16
stage_3._0436_,27.16
stage_2.read_output_2\[106\],27.1
stage_2._0213_,27.065
stage_4._0299_,27.04
stage_2._0103_,27.02
stage_3.input_fifo$D_OUT\[7\],26.94
net90,26.9
stage_2._0169_,26.895
stage_2._0203_,26.885
stage_3._0372_,26.86
stage_2._0162_,26.805
stage_2._0217_,26.8
stage_3.read_output_3\[10\],26.76
stage_3.input_fifo$D_OUT\[97\],26.72
stage_3.read_output_3\[53\],26.7
stage_4._0304_,26.66
stage_3._0750_,26.58
stage_3.input_fifo$D_OUT\[8\],26.58
net97,26.56
input_2.D_OUT\[50\],26.44
_091_,26.38
stage_3.read_output_3\[40\],26.38
stage_3._0709_,26.36
stage_3.read_output_3\[26\],26.36
stage_3._0240_,26.34
stage_3._0411_,26.34
stage_4._0234_,26.34
stage_3.input_fifo$D_OUT\[35\],26.32
_182_,26.31
net92,26.3
stage_3.read_output_3\[55\],26.26
stage_2._0434_,26.23
net144,26.2
stage_2._0556_,26.18
stage_2._0571_,26.18
stage_3.read_output_3\[56\],26.16
stage_2._0149_,25.98
net165,25.98
stage_3._0481_,25.96
stage_3._0421_,25.94
stage_3._0580_,25.94
stage_3.input_fifo$D_OUT\[32\],25.94
stage_3._0122_,25.92
stage_3.input_fifo$D_OUT\[113\],25.92
stage_3.read_output_3\[39\],25.9
_185_,25.88
stage_4._0348_,25.88
stage_4._0273_,25.78
stage_3._0458_,25.75
stage_2._0258_,25.745
stage_2._0212_,25.74
stage_3.read_output_3\[34\],25.7
stage_4._0547_,25.7
stage_4._0095_,25.68
stage_2._0247_,25.66
stage_3._0223_,25.65
input_2.D_OUT\[7\],25.6
stage_4._0552_,25.6
input_1.D_OUT\[28\],25.5
stage_3._0222_,25.5
stage_3._0269_,25.5
input_1.D_OUT\[15\],25.48
stage_4._0512_,25.48
net161,25.46
input_1.D_OUT\[24\],25.42
input_2.D_OUT\[5\],25.42
stage_3._0634_,25.4
_010_,25.36
stage_2._0269_,25.36
stage_3._0455_,25.355
input_2.D_OUT\[41\],25.34
stage_4._0150_,25.3
stage_2.read_output_2\[112\],25.26
stage_3._0531_,25.24
stage_4._0449_,25.24
input_2.D_OUT\[9\],25.2
stage_3._0460_,25.14
stage_2._0074_,25.12
stage_3._0671_,25.12
stage_3._0263_,25.08
net173,25.06
input_2.D_OUT\[26\],25.04
input_2.FULL_N,25
input_2.D_OUT\[12\],24.98
stage_3._0382_,24.88
net225,24.84
stage_3._0468_,24.83
stage_4._0463_,24.82
stage_4._0427_,24.76
stage_3._0164_,24.72
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[44\],24.66
stage_4._0257_,24.64
stage_3._0354_,24.6
stage_3.read_output_3\[35\],24.52
stage_3.read_output_3\[13\],24.48
stage_2._0483_,24.32
stage_3._0016_,24.32
stage_3.input_fifo$D_OUT\[53\],24.3
stage_3._0340_,24.26
stage_3.read_output_3\[41\],24.26
_069_,24.24
stage_3.read_output_3\[17\],24.24
stage_2._0171_,24.205
stage_2.input_fifo$D_OUT\[58\],24.2
stage_3._0260_,24.16
input_1.D_OUT\[7\],24.14
stage_2._0456_,24.14
stage_2.input_fifo$D_OUT\[57\],24.14
input_1.D_OUT\[63\],24.1
stage_3._0049_,24.09
stage_2.read_output_2\[61\],24.04
_050_,24.02
stage_3._0453_,23.97
stage_2.input_fifo$D_OUT\[63\],23.96
input_1.D_OUT\[49\],23.94
stage_4._0358_,23.92
stage_2._0191_,23.88
stage_3._0314_,23.88
stage_3._0507_,23.88
stage_2.input_fifo$D_OUT\[56\],23.82
stage_2._0166_,23.8
_071_,23.78
stage_4._0313_,23.76
input_2.D_OUT\[11\],23.72
net249,23.7
stage_2._0594_,23.66
stage_3._0369_,23.655
stage_2._0312_,23.64
stage_3._0755_,23.64
stage_3._0286_,23.6
stage_4._0422_,23.6
input_1.D_OUT\[5\],23.535
stage_2.input_fifo$D_OUT\[55\],23.52
stage_4._0581_,23.52
stage_3._0695_,23.5
stage_2._0207_,23.44
stage_2._0474_,23.44
stage_3.input_fifo$D_OUT\[58\],23.4
stage_3.read_output_3\[21\],23.4
stage_2._0485_,23.38
stage_2._0321_,23.34
stage_3._0310_,23.34
stage_2._0123_,23.32
stage_3.input_fifo$D_OUT\[51\],23.32
stage_4._0462_,23.32
stage_3._0288_,23.3
stage_3.input_fifo$D_OUT\[90\],23.3
stage_3.read_output_3\[30\],23.28
net174,23.22
_032_,23.2
stage_3._0201_,23.18
stage_3._0060_,23.16
stage_3._0520_,23.145
stage_2._0164_,23.1
stage_2._0113_,23.08
stage_2._0418_,22.98
input_1.D_OUT\[9\],22.97
stage_3._0562_,22.96
stage_2._0129_,22.95
stage_3._0239_,22.94
stage_2._0491_,22.92
stage_2.read_output_2\[65\],22.88
stage_2._0228_,22.865
stage_4._0340_,22.86
input_1.D_OUT\[23\],22.84
stage_3.input_fifo$D_OUT\[112\],22.74
_101_,22.72
input_1.D_OUT\[10\],22.72
stage_2._0175_,22.7
stage_3._0055_,22.68
stage_4._0380_,22.68
stage_4._0513_,22.65
stage_2._0494_,22.64
stage_3._0296_,22.64
stage_3._0328_,22.6
stage_3._0431_,22.58
stage_4._0386_,22.58
input_2.D_OUT\[3\],22.54
input_2.D_OUT\[33\],22.52
stage_3._0403_,22.52
input_1.D_OUT\[25\],22.5
stage_3._0399_,22.48
stage_2._0218_,22.465
stage_3._0004_,22.46
stage_3._0131_,22.46
stage_3._0567_,22.44
stage_3.read_output_3\[12\],22.42
stage_4._0414_,22.42
stage_4._0468_,22.39
stage_4._0177_,22.38
input_1.D_OUT\[2\],22.34
stage_3._0298_,22.34
net251,22.34
input_1.D_OUT\[47\],22.3
stage_2.read_output_2\[49\],22.28
stage_3._0576_,22.28
stage_3._0683_,22.22
stage_4._0017_,22.22
input_2.D_OUT\[43\],22.18
stage_4._0496_,22.18
stage_4._0441_,22.16
stage_4._0502_,22.1
stage_4._0519_,22.1
_157_,22.06
input_1.D_OUT\[26\],22.06
stage_2._0245_,22.06
stage_2._0230_,22.05
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[26\],22.04
input_1.D_OUT\[12\],22.02
stage_3._0349_,22.02
stage_4._0586_,22
input_2.D_OUT\[20\],21.98
stage_2.input_fifo$D_OUT\[68\],21.98
stage_2.input_fifo$D_OUT\[71\],21.98
stage_3._0257_,21.98
input_1.D_OUT\[43\],21.92
input_2.D_OUT\[10\],21.92
stage_3._0007_,21.9
stage_3._0566_,21.9
stage_4._0476_,21.9
stage_3.input_fifo$D_OUT\[23\],21.86
stage_4._0569_,21.86
input_1.D_OUT\[13\],21.83
stage_3._0846_,21.8
stage_3._0281_,21.78
stage_2._0436_,21.7
stage_3._0302_,21.69
stage_2._0427_,21.66
stage_3._0568_,21.66
stage_4._0091_,21.66
stage_2._0177_,21.64
stage_3._0773_,21.6
input_2.D_OUT\[35\],21.56
stage_3._0326_,21.56
_104_,21.54
stage_2._0065_,21.54
stage_3._0503_,21.52
stage_4.RDY_feed,21.52
stage_4._0589_,21.46
stage_4._0536_,21.42
_089_,21.4
stage_3._0588_,21.4
input_1.D_OUT\[29\],21.36
stage_3.read_output_3\[6\],21.36
stage_3._0339_,21.34
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[14\],21.32
stage_4._0455_,21.265
input_1.D_OUT\[31\],21.26
stage_3._0210_,21.26
stage_2._0261_,21.24
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[39\],21.18
stage_2._0021_,21.16
stage_3._0061_,21.14
stage_2._0180_,21.12
stage_3._0831_,21.1
stage_4._0013_,21.06
stage_3.read_output_3\[37\],21.04
stage_3.read_output_3\[14\],21.02
stage_2._0442_,21
stage_3.input_fifo$D_OUT\[116\],21
stage_2.read_output_2\[80\],20.96
stage_2._0387_,20.94
input_2.D_OUT\[32\],20.9
stage_3._0525_,20.9
_001_,20.86
stage_2.input_fifo$D_OUT\[64\],20.86
stage_4._0110_,20.84
stage_4.input_fifo$D_OUT\[2\],20.84
_040_,20.78
stage_2._0394_,20.78
stage_2._0421_,20.78
stage_2.read_output_2\[30\],20.78
stage_3.input_fifo$D_OUT\[30\],20.78
stage_3._0497_,20.76
stage_3._0191_,20.68
input_1.D_OUT\[39\],20.66
stage_3._0338_,20.66
stage_3._0597_,20.66
input_1.D_OUT\[44\],20.64
clknet_leaf_33_CLK,20.62
input_2.D_OUT\[2\],20.6
stage_3._0721_,20.54
stage_4.input_fifo$D_OUT\[1\],20.54
input_2.D_OUT\[25\],20.48
stage_3._0501_,20.48
stage_3.read_output_3\[11\],20.46
stage_3.read_output_3\[31\],20.46
stage_3._0177_,20.45
stage_3._0808_,20.44
net170,20.44
stage_4._0491_,20.42
stage_3._0478_,20.4
stage_3.read_output_3\[23\],20.4
stage_3.read_output_3\[57\],20.36
input_2.D_OUT\[15\],20.34
stage_3._0026_,20.33
_042_,20.32
input_1.D_OUT\[11\],20.3
stage_4._0291_,20.28
stage_2.read_output_2\[113\],20.26
stage_3._0513_,20.24
stage_3._0806_,20.24
stage_4._0318_,20.22
_150_,20.2
stage_2._0109_,20.2
stage_4._0136_,20.2
stage_4._0175_,20.2
stage_3._0350_,20.18
stage_3._0833_,20.18
stage_4._0492_,20.12
clknet_leaf_6_CLK,20.12
stage_2._0259_,20.105
stage_3._0082_,20.05
stage_4._0119_,20.02
stage_4._0624_,20.02
stage_3._0167_,19.92
stage_4._0334_,19.88
input_2.D_OUT\[23\],19.86
stage_2._0499_,19.86
stage_3._0231_,19.86
stage_3._0352_,19.86
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[45\],19.78
net200,19.78
stage_4._0149_,19.76
stage_3._0487_,19.74
net166,19.72
stage_2._0570_,19.7
stage_2._0039_,19.69
input_1.D_OUT\[36\],19.62
input_1.D_OUT\[0\],19.6
stage_4._0167_,19.54
stage_3.read_output_3\[46\],19.5
stage_3._0782_,19.48
stage_4._0132_,19.42
stage_4._0529_,19.4
net154,19.4
input_1.DEQ,19.36
stage_3._0699_,19.36
stage_3._0377_,19.34
stage_2._0240_,19.325
stage_4._0096_,19.32
stage_3._0537_,19.3
stage_3._0785_,19.28
stage_4._0001_,19.28
stage_2._0345_,19.26
stage_4._0162_,19.26
stage_2._0232_,19.22
stage_2._0357_,19.18
stage_3._0246_,19.16
stage_3._0430_,19.16
stage_4._0182_,19.16
stage_4._0212_,19.13
stage_2.input_fifo$D_OUT\[61\],19.12
stage_2.input_fifo$D_OUT\[67\],19.12
stage_3._0272_,19.12
input_2.D_OUT\[40\],19.1
stage_3._0457_,19.07
stage_4._0079_,19.06
stage_3._0447_,19.04
stage_4._0354_,19.04
input_1.D_OUT\[38\],19.03
stage_2._0216_,19.02
stage_3.input_fifo$D_OUT\[1\],19.01
stage_4._0072_,19
stage_4._0590_,19
read_output[56],18.97
input_2.D_OUT\[29\],18.96
stage_4._0385_,18.93
stage_4._0196_,18.9
_129_,18.88
stage_4._0099_,18.88
stage_2._0080_,18.86
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[51\],18.84
stage_4._0286_,18.84
stage_2.input_fifo$D_OUT\[123\],18.82
stage_4._0401_,18.8
input_2.D_OUT\[27\],18.76
stage_3._0245_,18.76
input_1.D_OUT\[33\],18.74
stage_2._0453_,18.74
stage_2.read_output_2\[62\],18.74
net245,18.74
stage_2._0402_,18.72
stage_2.input_fifo$D_OUT\[62\],18.72
stage_2.read_output_2\[35\],18.72
stage_2.read_output_2\[68\],18.72
stage_3._0185_,18.72
stage_3._0021_,18.7
stage_3.read_output_3\[25\],18.68
stage_3._0008_,18.66
stage_2._0023_,18.62
stage_2.read_output_2\[107\],18.6
stage_3._0193_,18.6
stage_3._0826_,18.6
stage_2.input_fifo$D_OUT\[129\],18.58
stage_2._0414_,18.56
stage_3._0700_,18.56
stage_4._0280_,18.56
stage_4._0503_,18.54
stage_2._0370_,18.52
stage_2._0419_,18.46
stage_3._0414_,18.42
stage_3._0230_,18.38
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[27\],18.38
stage_3._0234_,18.34
stage_3._0277_,18.3
stage_3._0287_,18.26
stage_2._0320_,18.235
input_1.D_OUT\[46\],18.22
stage_4._0322_,18.2
stage_3._0524_,18.16
input_2.D_OUT\[19\],18.14
stage_4._0255_,18.14
stage_2._0411_,18.12
stage_4._0160_,18.12
_115_,18.08
stage_2._0122_,18.02
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[57\],18.02
stage_3._0448_,17.98
stage_3._0772_,17.98
stage_2._0334_,17.96
stage_3._0351_,17.94
stage_2.feed_output_stage_1\[115\],17.92
stage_2.input_fifo.D_OUT\[1\],17.9
_108_,17.84
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[60\],17.82
_155_,17.8
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[32\],17.8
stage_4._0522_,17.8
stage_2._0107_,17.78
stage_4._0067_,17.745
stage_3._0374_,17.72
stage_3._0532_,17.72
stage_3._0188_,17.7
stage_4._0585_,17.7
stage_2.read_output_2\[69\],17.68
stage_4._0241_,17.655
_020_,17.64
input_2.D_OUT\[52\],17.62
_058_,17.58
stage_3.read_output_3\[36\],17.56
input_2.D_OUT\[28\],17.54
stage_3.input_fifo$D_OUT\[52\],17.52
stage_3._0038_,17.51
_118_,17.5
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[4\],17.48
stage_4._0040_,17.48
stage_4._0294_,17.48
stage_3.input_fifo$D_OUT\[31\],17.46
stage_4._0509_,17.46
stage_3._0604_,17.44
stage_3.read_output_3\[33\],17.44
stage_3._0540_,17.4
stage_3._0472_,17.38
stage_3._0357_,17.37
input_2.D_OUT\[45\],17.34
stage_2.read_output_2\[111\],17.34
stage_3._0203_,17.34
stage_3._0590_,17.34
stage_3._0559_,17.28
input_1.D_OUT\[32\],17.26
stage_3._0791_,17.26
input_1.D_OUT\[42\],17.24
input_2.D_OUT\[30\],17.24
stage_3._0839_,17.24
stage_4._0363_,17.24
stage_3._0841_,17.2
stage_4._0482_,17.2
stage_4._0638_,17.2
input_1.D_OUT\[16\],17.18
input_1.D_OUT\[18\],17.18
stage_4._0381_,17.18
input_1.D_OUT\[41\],17.16
stage_2._0470_,17.16
stage_3._0280_,17.16
input_1.D_OUT\[48\],17.14
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[2\],17.14
stage_3._0059_,17.1
stage_3._0132_,17.1
stage_3._0519_,17.07
_090_,17.04
stage_3._0427_,17.04
stage_3._0165_,17.02
stage_4._0566_,17.02
stage_3.read_output_3\[8\],16.98
net248,16.96
_148_,16.94
stage_4._0574_,16.92
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[18\],16.9
stage_2.read_output_2\[72\],16.88
stage_3._0267_,16.88
stage_3._0348_,16.87
stage_4._0168_,16.84
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[5\],16.8
input_2.D_OUT\[39\],16.76
stage_2._0326_,16.74
stage_2._0311_,16.72
stage_4._0582_,16.72
net202,16.72
stage_3._0303_,16.7
stage_3._0543_,16.68
stage_3._0483_,16.66
input_1.D_OUT\[40\],16.64
stage_3._0416_,16.64
stage_3._0801_,16.64
stage_3._0197_,16.63
stage_4._0342_,16.62
net244,16.62
stage_2._0383_,16.6
stage_4._0068_,16.6
stage_3._0811_,16.59
stage_2.input_fifo$D_OUT\[145\],16.58
stage_2._0182_,16.56
stage_3._0255_,16.56
input_1.D_OUT\[22\],16.555
stage_3._0380_,16.54
stage_3._0689_,16.48
input_2.D_OUT\[17\],16.44
stage_4._0297_,16.44
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[23\],16.42
stage_2._0547_,16.4
stage_3._0748_,16.4
stage_4._0498_,16.4
stage_4._0538_,16.4
stage_4._0186_,16.38
stage_3._0317_,16.36
stage_3._0558_,16.36
_153_,16.32
stage_2._0569_,16.32
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[58\],16.32
stage_4._0324_,16.3
stage_3._0048_,16.28
_062_,16.26
input_2.D_OUT\[16\],16.26
stage_4._0535_,16.24
stage_2._0030_,16.22
stage_2._0053_,16.22
stage_3._0294_,16.22
stage_2._0510_,16.18
stage_3.read_output_3\[16\],16.16
stage_4._0485_,16.16
stage_3._0235_,16.14
stage_3._0015_,16.13
_024_,16.12
_005_,16.1
stage_3._0408_,16.1
stage_3._0848_,16.1
stage_4._0055_,16.1
input_2.D_OUT\[1\],16.06
stage_3._0291_,16.06
net387,16.02
_109_,15.98
stage_2.RDY_feed,15.98
stage_2._0340_,15.98
stage_3._0134_,15.98
net171,15.98
stage_4._0053_,15.96
stage_3._0341_,15.92
net385,15.9
_138_,15.88
stage_3._0308_,15.88
stage_4._0064_,15.88
stage_3._0718_,15.84
stage_3._0248_,15.8
stage_3.input_fifo$D_OUT\[20\],15.78
stage_4._0595_,15.78
input_2.D_OUT\[13\],15.76
stage_2._0360_,15.76
_162_,15.74
stage_3._0213_,15.74
stage_4._0416_,15.74
stage_2._0009_,15.7
stage_4._0317_,15.7
stage_4._0493_,15.7
stage_3.read_output_3\[58\],15.66
stage_3._0849_,15.64
stage_3.read_output_3\[43\],15.64
stage_4._0310_,15.64
stage_2.input_fifo$D_OUT\[143\],15.6
stage_4._0508_,15.6
_015_,15.52
_087_,15.52
stage_2._0330_,15.52
stage_3._0842_,15.5
stage_3.read_output_3\[20\],15.5
stage_3.read_output_3\[49\],15.5
stage_4._0599_,15.48
stage_3._0528_,15.475
stage_2._0515_,15.44
stage_4._0309_,15.44
stage_4._0123_,15.43
stage_4._0639_,15.38
_161_,15.34
stage_4._0094_,15.32
stage_3.EN_feed,15.28
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[9\],15.24
stage_4._0379_,15.23
input_2.D_OUT\[38\],15.22
stage_2.read_output_2\[121\],15.16
stage_2.input_fifo$D_OUT\[146\],15.14
stage_2.read_output_2\[58\],15.12
stage_4._0440_,15.105
stage_2.input_fifo$D_OUT\[59\],15.1
stage_3._0047_,15.06
stage_2._0325_,15.04
stage_3._0367_,15.02
stage_3._0775_,15.02
_022_,14.94
input_1.D_OUT\[35\],14.94
stage_3._0404_,14.94
_003_,14.92
stage_2._0422_,14.92
stage_3._0495_,14.92
stage_3._0825_,14.92
stage_3._0500_,14.88
stage_2._0086_,14.85
stage_3._0571_,14.84
_044_,14.8
net303,14.8
stage_3._0859_,14.76
_099_,14.74
stage_3._0166_,14.74
stage_3._0186_,14.74
stage_4._0236_,14.74
net155,14.74
net316,14.74
stage_2.read_output_2\[83\],14.72
stage_2.read_output_2\[105\],14.7
stage_3.read_output_3\[24\],14.7
net203,14.67
stage_4._0036_,14.645
stage_2._0049_,14.64
stage_4._0087_,14.63
stage_3.read_output_3\[7\],14.6
_100_,14.58
stage_2.input_fifo$D_OUT\[140\],14.58
stage_3._0736_,14.56
stage_4._0305_,14.56
stage_2._0493_,14.555
stage_3._0655_,14.52
stage_4._0400_,14.52
stage_3._0305_,14.48
stage_3._0598_,14.48
_156_,14.44
stage_2._0468_,14.44
stage_4._0373_,14.44
stage_4._0567_,14.44
stage_3._0242_,14.42
stage_4._0352_,14.42
stage_4._0464_,14.42
stage_2._0058_,14.4
stage_4._0368_,14.4
stage_2._0047_,14.36
_111_,14.34
stage_3.input_fifo$D_OUT\[26\],14.32
stage_4._0033_,14.305
net262,14.3
stage_2.input_fifo$D_OUT\[128\],14.28
_117_,14.26
stage_4._0448_,14.26
stage_3._0144_,14.22
stage_3._0300_,14.18
stage_3._0309_,14.18
stage_3._0103_,14.12
stage_2._0051_,14.1
stage_3._0388_,14.1
stage_2.input_fifo.D_OUT\[0\],14.08
stage_3.input_fifo$D_OUT\[56\],14.08
stage_4._0003_,14.04
stage_2._0279_,14
stage_4._0038_,13.965
input_1.D_OUT\[51\],13.96
stage_4._0195_,13.96
stage_4._0436_,13.96
stage_3._0104_,13.94
stage_3._0322_,13.9
stage_2._0243_,13.86
stage_3._0864_,13.86
stage_4._0200_,13.86
stage_4._0252_,13.86
stage_2._0139_,13.84
stage_3.input_fifo$D_OUT\[120\],13.84
stage_3._0707_,13.82
stage_3._0332_,13.8
input_1._112_,13.78
stage_2._0511_,13.76
stage_3._0832_,13.76
stage_2.input_fifo$D_OUT\[144\],13.72
stage_3._0594_,13.72
stage_4._0111_,13.72
stage_4._0124_,13.72
net253,13.72
stage_4._0568_,13.705
net261,13.7
stage_3._0593_,13.68
stage_3._0768_,13.68
stage_4._0211_,13.68
stage_2.read_output_2\[45\],13.66
stage_3._0394_,13.65
stage_4._0323_,13.62
stage_3._0364_,13.6
stage_4._0298_,13.58
stage_2._0013_,13.54
stage_2._0112_,13.54
stage_2.read_output_2\[38\],13.54
stage_3._0792_,13.52
stage_3._0852_,13.52
stage_4._0122_,13.52
stage_2._0486_,13.5
stage_2._0517_,13.5
stage_3._0178_,13.5
stage_3._0264_,13.4
stage_3._0373_,13.4
stage_4._0044_,13.38
stage_4._0558_,13.38
stage_3._0451_,13.37
stage_3.read_output_3\[3\],13.34
stage_3.read_output_3\[5\],13.34
stage_4._0387_,13.34
stage_4.output_fifo.D_OUT\[21\],13.3
net386,13.3
stage_2._0377_,13.28
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[1\],13.28
stage_3._0732_,13.265
stage_4._0209_,13.24
stage_4._0549_,13.24
stage_3._0769_,13.22
stage_4._0227_,13.22
_137_,13.2
input_1.D_OUT\[37\],13.18
stage_3._0797_,13.18
stage_3._0830_,13.18
stage_2._0384_,13.16
stage_3.input_fifo$D_OUT\[2\],13.16
stage_4._0419_,13.16
stage_2._0128_,13.135
stage_3._0342_,13.12
stage_4._0597_,13.1
stage_2._0025_,13.08
stage_4._0135_,13.08
stage_4._0457_,13.06
stage_3._0575_,13.04
stage_4._0085_,13.02
stage_4._0050_,13
input_2.D_OUT\[36\],12.98
stage_3._0181_,12.98
stage_3._0253_,12.98
stage_3._0600_,12.97
stage_2._0037_,12.96
stage_2._0501_,12.96
stage_3._0534_,12.94
net254,12.92
stage_4._0355_,12.9
stage_3.read_output_3\[9\],12.88
_096_,12.86
stage_4._0517_,12.84
stage_3._0551_,12.82
stage_4.output_fifo.D_OUT\[55\],12.8
stage_3._0638_,12.73
stage_3._0452_,12.72
stage_3._0840_,12.72
input_1.D_OUT\[45\],12.715
stage_3._0090_,12.7
stage_4._0577_,12.7
stage_3._0275_,12.68
stage_3._0126_,12.66
stage_2._0576_,12.64
stage_3._0066_,12.64
stage_3._0770_,12.62
stage_4._0101_,12.62
stage_4._0612_,12.62
stage_4._0086_,12.615
stage_2._0592_,12.6
_028_,12.58
input_1.D_OUT\[1\],12.58
input_2.EMPTY_N,12.58
input_1.FULL_N,12.56
stage_2._0463_,12.54
stage_2._0094_,12.52
stage_4._0479_,12.52
stage_3._0109_,12.46
stage_4._0140_,12.46
stage_4.output_fifo.D_OUT\[54\],12.46
net390,12.46
stage_3._0502_,12.44
stage_3._0787_,12.42
stage_3._0140_,12.38
stage_3._0390_,12.38
stage_4._0222_,12.38
stage_4._0432_,12.36
net247,12.36
input_1._109_,12.34
stage_3._0013_,12.34
stage_3._0406_,12.34
stage_4._0578_,12.3
stage_3._0486_,12.26
stage_3._0252_,12.24
stage_4._0390_,12.24
stage_3._0334_,12.22
stage_3._0426_,12.18
RDY_read_output,12.16
stage_2.feed_output_stage_1\[137\],12.16
stage_3._0572_,12.16
stage_3._0256_,12.14
stage_4._0051_,12.14
input_2.D_OUT\[8\],12.12
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[46\],12.12
stage_4._0256_,12.12
stage_4._0138_,12.1
_114_,12.08
stage_4._0356_,12.08
stage_3._0464_,12.06
stage_4._0474_,12.06
clknet_leaf_35_CLK,12.06
_068_,12.04
net285,12.04
stage_2._0509_,11.98
stage_3._0371_,11.95
stage_2.input_fifo$D_OUT\[126\],11.94
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[50\],11.92
stage_4._0541_,11.92
_052_,11.9
stage_3._0042_,11.9
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[43\],11.9
_094_,11.88
stage_2.RDY_read_output_2,11.88
stage_3._0788_,11.88
stage_4._0019_,11.88
stage_4._0371_,11.84
stage_4._0470_,11.84
input_2.D_OUT\[51\],11.78
stage_3._0716_,11.78
stage_3._0734_,11.74
stage_2._0404_,11.72
stage_4._0303_,11.72
stage_3._0616_,11.66
stage_4._0338_,11.66
net351,11.66
stage_2._0195_,11.64
stage_3._0636_,11.64
input_1._041_,11.625
_107_,11.61
stage_2._0492_,11.6
_085_,11.58
stage_2._0496_,11.56
stage_3._0758_,11.56
stage_2._0513_,11.54
stage_2.read_output_2\[12\],11.54
stage_4.output_fifo.D_OUT\[64\],11.54
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[17\],11.5
stage_4._0311_,11.5
net401,11.5
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[11\],11.48
stage_4._0546_,11.44
stage_4._0083_,11.42
stage_3._0573_,11.4
stage_2.input_fifo$D_OUT\[142\],11.38
stage_3._0214_,11.38
net158,11.38
stage_3._0467_,11.36
stage_3.input_fifo.D_OUT\[0\],11.36
stage_4._0066_,11.36
stage_3._0189_,11.34
stage_3._0800_,11.34
input_1.D_OUT\[3\],11.32
input_1._099_,11.32
stage_3._0284_,11.32
stage_4._0238_,11.32
stage_4._0269_,11.32
stage_2.read_output_2\[28\],11.3
stage_3.input_fifo._162_,11.28
RDY_feed,11.26
stage_3.input_fifo$D_OUT\[4\],11.26
stage_3._0774_,11.25
input_1.D_OUT\[6\],11.24
stage_4._0176_,11.24
stage_4._0515_,11.24
net372,11.24
stage_2._0040_,11.225
_139_,11.2
input_2.D_OUT\[18\],11.2
stage_4._0127_,11.2
stage_4.output_fifo._075_,11.2
net223,11.2
stage_3._0856_,11.195
stage_4._0080_,11.18
stage_4._0505_,11.18
_145_,11.12
stage_2.input_fifo._158_,11.12
stage_3._0723_,11.12
stage_3.read_output_3\[45\],11.12
stage_4.output_fifo.D_OUT\[50\],11.12
input_2.D_OUT\[0\],11.1
stage_3._0574_,11.08
stage_4._0402_,11.08
stage_4._0559_,11.08
stage_2.read_output_2\[125\],11.06
stage_4._0144_,11.04
stage_2._0227_,11.03
stage_2._0056_,10.96
stage_3._0362_,10.96
stage_2.read_output_2\[50\],10.94
stage_3._0071_,10.94
is_valid.FULL_N,10.935
stage_2._0022_,10.92
_082_,10.905
stage_4._0069_,10.9
stage_4._0533_,10.9
net371,10.9
stage_3._0353_,10.88
stage_3._0816_,10.88
stage_4._0504_,10.86
stage_2._0096_,10.82
stage_2.read_output_2\[82\],10.82
_177_,10.8
stage_2._0544_,10.8
stage_3.read_output_3\[48\],10.8
stage_3._0160_,10.79
input_1._117_,10.78
stage_3._0614_,10.78
stage_2.feed_output_stage_1\[144\],10.76
_151_,10.74
stage_3._0565_,10.74
stage_4._0369_,10.72
stage_4.output_fifo$FULL_N,10.72
stage_2._0089_,10.71
_046_,10.7
stage_2._0028_,10.7
stage_2._0444_,10.68
stage_4._0214_,10.66
stage_4._0551_,10.66
stage_3.input_fifo$D_OUT\[119\],10.64
stage_3.read_output_3\[38\],10.64
net382,10.64
stage_2.input_fifo$D_OUT\[148\],10.62
stage_3._0142_,10.58
stage_3.read_output_3\[29\],10.58
stage_4._0275_,10.58
stage_2.input_fifo._173_,10.56
stage_3._0424_,10.54
stage_3.input_fifo._174_,10.54
stage_2.read_output_2\[109\],10.52
stage_3._0666_,10.52
stage_2._0061_,10.51
stage_2.input_fifo$D_OUT\[138\],10.5
stage_3._0433_,10.48
stage_4._0113_,10.46
input_2._098_,10.44
stage_2.read_output_2\[24\],10.44
stage_4._0062_,10.44
stage_4._0073_,10.44
stage_4._0075_,10.44
stage_4.output_fifo.D_OUT\[63\],10.44
stage_3._0192_,10.42
stage_3._0389_,10.42
stage_3._0418_,10.42
stage_3._0596_,10.42
stage_2._0397_,10.4
stage_2._0459_,10.4
stage_3._0714_,10.4
stage_4._0018_,10.38
stage_4.output_fifo._038_,10.365
stage_3._0052_,10.36
stage_2._0391_,10.34
stage_2._0408_,10.34
stage_3._0715_,10.325
input_1._120_,10.32
stage_2._0549_,10.32
stage_3._0195_,10.295
stage_3._0159_,10.24
stage_4._0108_,10.24
stage_2.input_fifo._073_,10.225
_174_,10.2
input_2.D_OUT\[6\],10.2
stage_2.read_output_2\[47\],10.2
stage_3._0346_,10.2
stage_4._0646_,10.18
stage_4.output_fifo.D_OUT\[24\],10.16
input_2._065_,10.14
input_2._033_,10.125
stage_4.output_fifo._049_,10.125
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[10\],10.12
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[48\],10.12
stage_4._0399_,10.12
net359,10.12
input_1._101_,10.1
input_2._084_,10.1
stage_2.input_fifo._003_,10.085
stage_2._0024_,10.08
stage_2.input_fifo$D_OUT\[125\],10.04
stage_2.read_output_2\[25\],10.04
stage_3._0650_,10.04
stage_4.output_fifo.D_OUT\[42\],10.04
_160_,10
stage_2._0234_,9.99
feed_input_1[13],9.98
feed_input_1[3],9.98
feed_input_1[4],9.98
feed_input_1[5],9.98
feed_input_1[63],9.98
feed_input_1[6],9.98
feed_input_1[8],9.98
feed_input_1[9],9.98
stage_3._0020_,9.98
stage_3._0690_,9.98
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[21\],9.98
net345,9.98
_171_,9.96
stage_3._0717_,9.96
stage_4._0608_,9.96
stage_4._0478_,9.9
stage_3._0851_,9.88
stage_4.input_fifo._105_,9.88
net164,9.88
stage_3._0538_,9.86
stage_4._0321_,9.86
stage_4._0598_,9.86
input_2.D_OUT\[42\],9.835
input_2.D_OUT\[44\],9.8
stage_3._0789_,9.8
stage_4.output_fifo._078_,9.8
stage_4.output_fifo._083_,9.8
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[3\],9.78
_110_,9.76
stage_2.read_output_2\[43\],9.76
_084_,9.73
_165_,9.72
net365,9.72
input_1.D_OUT\[20\],9.7
stage_3._0867_,9.7
stage_2._0035_,9.68
stage_2._0389_,9.66
stage_3.read_output_3\[47\],9.66
net347,9.66
feed_input_1[49],9.64
feed_input_1[50],9.64
feed_input_1[51],9.64
feed_input_1[52],9.64
feed_input_1[53],9.64
feed_input_1[54],9.64
feed_input_1[57],9.64
feed_input_1[58],9.64
feed_input_1[59],9.64
feed_input_1[60],9.64
feed_input_1[61],9.64
feed_input_2[52],9.64
feed_input_2[54],9.64
feed_input_2[58],9.64
feed_input_2[60],9.64
feed_input_2[62],9.64
feed_input_2[63],9.64
feed_is_valid,9.64
stage_2.input_fifo$D_OUT\[136\],9.62
stage_3._0742_,9.62
stage_3.input_fifo$D_OUT\[125\],9.62
stage_4._0043_,9.62
stage_4._0486_,9.62
stage_2.feed_output_stage_1\[146\],9.6
stage_3._0135_,9.6
stage_4._0185_,9.6
input_1.D_OUT\[34\],9.58
stage_2.input_fifo$D_OUT\[141\],9.58
stage_2.read_output_2\[94\],9.58
stage_3._0064_,9.58
stage_3._0093_,9.58
stage_3.input_fifo$D_OUT\[118\],9.58
input_2._017_,9.565
net230,9.54
input_2._010_,9.525
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[61\],9.52
stage_4._0077_,9.52
stage_3._0560_,9.5
stage_3._0582_,9.5
stage_3._0858_,9.5
stage_4._0031_,9.5
stage_2.feed_output_stage_1\[143\],9.48
stage_3._0526_,9.48
stage_3._0550_,9.48
net235,9.48
stage_3._0376_,9.46
stage_4._0456_,9.46
stage_4.input_fifo$D_OUT\[68\],9.46
input_2._079_,9.44
stage_3._0102_,9.44
stage_3._0601_,9.44
stage_3._0731_,9.44
input_2._102_,9.42
stage_2._0526_,9.42
stage_2._0580_,9.42
stage_2.input_fifo._256_,9.42
stage_2.input_fifo._263_,9.42
stage_3._0211_,9.42
stage_4.input_fifo._076_,9.42
stage_3._0546_,9.4
stage_4._0651_,9.38
stage_2.input_fifo._281_,9.36
stage_3._0133_,9.36
stage_3._0555_,9.36
stage_3._0857_,9.36
stage_4._0477_,9.36
stage_2.input_fifo._293_,9.34
stage_3.input_fifo$D_OUT\[122\],9.34
stage_4._0065_,9.34
input_2._002_,9.325
stage_3._0749_,9.32
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[8\],9.32
stage_4._0523_,9.32
stage_3._0466_,9.28
stage_2._0093_,9.26
stage_2._0467_,9.26
stage_3._0182_,9.26
stage_4.output_fifo.D_OUT\[61\],9.26
net388,9.26
stage_2._0361_,9.24
stage_3._0206_,9.24
input_2._069_,9.22
net243,9.22
stage_3._0603_,9.2
net397,9.2
stage_4._0554_,9.16
stage_4.output_fifo.D_OUT\[5\],9.16
_088_,9.14
net336,9.14
_159_,9.12
stage_4._0544_,9.12
stage_3._0175_,9.1
stage_2._0469_,9.08
stage_2.read_output_2\[114\],9.08
stage_2.read_output_2\[87\],9.08
stage_4._0580_,9.08
feed_input_1[10],9.06
feed_input_1[11],9.06
feed_input_1[12],9.06
feed_input_1[14],9.06
feed_input_1[15],9.06
feed_input_1[7],9.06
stage_2._0565_,9.06
stage_2.read_output_2\[90\],9.06
stage_3._0557_,9.06
stage_2._0573_,9.04
stage_2.input_fifo$D_OUT\[135\],9.04
stage_3._0045_,9.04
stage_3._0554_,9.04
stage_3._0591_,9.04
stage_3._0155_,9.02
stage_3._0490_,9.02
stage_4.output_fifo._077_,9.02
stage_2.input_fifo$D_OUT\[147\],9
stage_3.input_fifo$D_OUT\[3\],9
stage_4._0415_,9
stage_3._0127_,8.99
stage_3._0693_,8.98
stage_4._0516_,8.98
stage_3._0292_,8.96
stage_3._0670_,8.96
stage_4._0268_,8.96
stage_3._0000_,8.94
stage_3.input_fifo._027_,8.925
input_1._110_,8.9
input_2.D_OUT\[31\],8.9
stage_2._0464_,8.9
stage_2.read_output_2\[46\],8.9
stage_3._0470_,8.9
stage_3._0363_,8.86
stage_3._0784_,8.85
EN_feed,8.84
stage_2._0178_,8.82
stage_3._0805_,8.82
stage_4._0183_,8.82
stage_2.read_output_2\[13\],8.8
stage_3._0818_,8.8
stage_4.output_fifo.D_OUT\[25\],8.78
stage_4.output_fifo.D_OUT\[2\],8.78
_178_,8.76
stage_3._0254_,8.74
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[37\],8.74
RST_N,8.72
feed_input_1[48],8.72
feed_input_1[55],8.72
feed_input_1[56],8.72
feed_input_1[62],8.72
feed_input_2[53],8.72
feed_input_2[55],8.72
feed_input_2[56],8.72
feed_input_2[57],8.72
feed_input_2[59],8.72
feed_input_2[61],8.72
_120_,8.7
stage_3._0799_,8.7
stage_3.input_fifo$D_OUT\[117\],8.7
stage_3.read_output_3\[66\],8.7
stage_4._0129_,8.7
stage_4._0570_,8.66
stage_4._0145_,8.64
stage_2._0348_,8.6
stage_2._0385_,8.6
stage_2.feed_output_stage_1\[129\],8.6
stage_2.read_output_2\[39\],8.6
stage_3._0067_,8.6
stage_3._0621_,8.6
stage_3._0847_,8.6
stage_4._0341_,8.6
stage_4._0481_,8.6
stage_4._0596_,8.6
net146,8.6
stage_3._0423_,8.58
stage_4._0107_,8.58
stage_4.output_fifo._126_,8.58
net400,8.58
stage_2._0462_,8.56
stage_2.feed_output_stage_1\[120\],8.56
stage_2.read_output_2\[91\],8.56
stage_3._0173_,8.56
stage_3._0783_,8.56
net255,8.56
stage_2._0449_,8.54
stage_2.input_fifo._055_,8.525
stage_2.input_fifo._066_,8.525
stage_3._0733_,8.52
stage_2._0520_,8.5
stage_3._0401_,8.5
stage_3._0759_,8.5
stage_4.output_fifo._098_,8.5
input_2._082_,8.48
stage_2._0431_,8.48
stage_3._0398_,8.48
stage_2._0379_,8.46
input_1._081_,8.44
input_1._138_,8.44
input_2._101_,8.44
stage_4._0098_,8.44
input_1._131_,8.42
stage_4._0642_,8.42
input_1._113_,8.4
stage_2._0262_,8.4
stage_3._0123_,8.4
stage_2._0246_,8.38
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[15\],8.38
stage_4.input_fifo._069_,8.365
_097_,8.36
stage_3._0425_,8.36
net391,8.36
stage_3._0024_,8.355
stage_2.input_fifo._319_,8.34
stage_2.read_output_2\[55\],8.34
stage_3._0405_,8.34
stage_4.input_fifo._144_,8.34
stage_3._0696_,8.32
net398,8.32
stage_4.output_fifo._007_,8.305
stage_4.output_fifo._024_,8.305
stage_3.input_fifo._267_,8.3
stage_2._0254_,8.28
stage_3._0313_,8.28
stage_3.read_output_3\[42\],8.26
stage_4._0446_,8.26
net355,8.24
stage_3._0137_,8.22
stage_3._0384_,8.22
stage_4._0645_,8.22
stage_2._0041_,8.21
stage_2._0507_,8.2
stage_3._0217_,8.2
stage_3._0631_,8.2
stage_4._0225_,8.2
net370,8.2
stage_3._0586_,8.16
stage_4._0413_,8.16
stage_4._0600_,8.16
stage_4._0607_,8.16
_081_,8.14
stage_2.input_fifo._191_,8.14
stage_3._0029_,8.14
stage_3._0196_,8.14
stage_3._0473_,8.14
stage_3._0529_,8.14
stage_4._0542_,8.14
stage_2._0060_,8.12
stage_3._0318_,8.12
stage_3._0798_,8.12
stage_2.input_fifo$D_OUT\[131\],8.1
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[7\],8.08
stage_4.output_fifo._011_,8.065
input_2._081_,8.06
stage_3.input_fifo._166_,8.06
stage_4._0034_,8.06
stage_4._0141_,8.06
stage_4.input_fifo._067_,8.06
_067_,8.04
_188_,8.04
stage_3._0171_,8.04
stage_3._0570_,8.04
stage_4._0328_,8.04
stage_4._0376_,8.04
stage_3._0143_,8.02
stage_4._0084_,8.02
stage_4._0630_,8.02
stage_4.output_fifo.D_OUT\[4\],8.02
net272,8.02
net313,8.02
stage_3._0176_,8
input_1._118_,7.98
stage_2._0583_,7.98
stage_2.input_fifo._287_,7.98
stage_3._0232_,7.98
stage_3._0499_,7.98
stage_3._0641_,7.98
stage_3.input_fifo._167_,7.96
stage_4._0115_,7.96
_063_,7.94
stage_2.input_fifo._265_,7.94
input_1.D_OUT\[21\],7.92
stage_3._0190_,7.92
stage_3.read_output_3\[65\],7.92
net242,7.92
net299,7.92
input_2._096_,7.9
stage_2._0284_,7.9
stage_3._0180_,7.9
stage_3._0335_,7.9
stage_3._0347_,7.9
stage_3._0386_,7.88
stage_4._0648_,7.88
stage_2._0052_,7.87
stage_3._0803_,7.86
stage_3._0844_,7.86
stage_4._0296_,7.82
stage_4._0453_,7.82
read_output[42],7.81
net364,7.8
input_1.D_OUT\[30\],7.78
stage_2.read_output_2\[57\],7.78
stage_3._0065_,7.78
stage_4._0428_,7.78
stage_2.read_output_2\[99\],7.76
stage_3._0506_,7.76
stage_2._0098_,7.74
stage_3._0058_,7.74
stage_2.input_fifo.D_OUT\[150\],7.7
stage_2.read_output_2\[98\],7.7
input_2._109_,7.68
stage_3._0678_,7.68
stage_4.output_fifo.D_OUT\[29\],7.68
stage_4._0445_,7.675
stage_2.input_fifo._126_,7.665
stage_2._0042_,7.66
stage_3._0407_,7.66
net159,7.66
stage_2.input_fifo._196_,7.64
stage_3._0172_,7.64
stage_4._0410_,7.64
stage_4._0555_,7.64
net374,7.64
stage_4._0629_,7.62
input_1._102_,7.6
input_2._090_,7.6
stage_2._0461_,7.6
stage_2.input_fifo._192_,7.6
stage_4._0469_,7.6
stage_4._0575_,7.6
stage_4.input_fifo._148_,7.6
stage_2.input_fifo._224_,7.58
stage_4._0526_,7.58
stage_4._0613_,7.58
stage_4.input_fifo._068_,7.565
input_2.D_OUT\[4\],7.56
stage_2._0548_,7.56
stage_2.input_fifo$D_OUT\[139\],7.56
stage_2.input_fifo._260_,7.56
stage_3.input_fifo._265_,7.56
stage_4.input_fifo._134_,7.56
net405,7.56
stage_2.input_fifo._133_,7.545
stage_3._0003_,7.54
stage_2.input_fifo._135_,7.525
_166_,7.52
input_2._097_,7.52
stage_2._0475_,7.52
stage_2.input_fifo._206_,7.52
stage_2.input_fifo._315_,7.52
stage_3._0076_,7.52
stage_3._0087_,7.52
stage_4._0274_,7.52
stage_4.output_fifo.D_OUT\[14\],7.52
net163,7.52
net250,7.52
stage_3._0639_,7.5
stage_4.output_fifo._080_,7.5
stage_4._0219_,7.48
read_output[54],7.47
stage_3._0187_,7.46
stage_3._0413_,7.46
stage_3._0741_,7.46
stage_4.input_fifo._008_,7.46
net276,7.46
stage_4.input_fifo._040_,7.445
_140_,7.44
stage_2.input_fifo._201_,7.44
stage_3._0569_,7.44
net268,7.44
input_2._124_,7.42
stage_3.input_fifo$D_OUT\[123\],7.42
stage_3._0771_,7.4
stage_4.output_fifo.D_OUT\[62\],7.4
stage_3._0417_,7.38
stage_3.input_fifo._160_,7.38
net267,7.36
_095_,7.32
stage_2._0388_,7.32
stage_3._0238_,7.32
stage_3._0444_,7.32
stage_4._0487_,7.32
stage_4.output_fifo.D_OUT\[34\],7.32
_119_,7.3
stage_2.read_output_2\[33\],7.3
stage_2._0062_,7.28
stage_2._0081_,7.28
net300,7.28
stage_4._0420_,7.24
stage_4._0473_,7.24
read_output[44],7.23
stage_2.input_fifo$D_OUT\[124\],7.22
stage_2.input_fifo._219_,7.22
stage_3._0790_,7.22
stage_3._0822_,7.22
stage_3._0345_,7.2
stage_3._0763_,7.2
stage_2.read_output_2\[85\],7.18
stage_3._0556_,7.18
stage_3.input_fifo._132_,7.18
stage_2.input_fifo._000_,7.165
stage_3._0517_,7.16
stage_3._0705_,7.16
stage_3._0184_,7.15
input_1._046_,7.145
stage_4.input_fifo._032_,7.145
input_1._098_,7.14
read_output[13],7.13
read_output[23],7.13
read_output[25],7.13
read_output[31],7.13
read_output[3],7.13
read_output[63],7.13
stage_3._0680_,7.12
stage_3._0697_,7.12
stage_3.read_output_3\[63\],7.12
stage_4._0316_,7.12
stage_4._0395_,7.12
input_1._085_,7.1
input_2._075_,7.1
is_valid.D_OUT,7.1
stage_2._0293_,7.1
stage_2._0367_,7.1
stage_2._0497_,7.1
stage_3._0868_,7.1
stage_3.input_fifo$D_OUT\[39\],7.1
stage_4._0480_,7.1
stage_4.input_fifo._115_,7.1
net280,7.1
stage_3._0074_,7.08
stage_3.input_fifo._203_,7.08
input_1._132_,7.06
stage_2.input_fifo._190_,7.06
stage_3.RDY_read_output_3,7.06
stage_3._0025_,7.06
stage_3._0259_,7.06
stage_3._0337_,7.06
stage_3.input_fifo._258_,7.06
stage_4._0023_,7.06
input_1._136_,7.04
stage_3.input_fifo._018_,7.02
stage_4.output_fifo._030_,7.02
stage_2.input_fifo._082_,7.015
stage_4.input_fifo._058_,7.005
stage_3._0022_,7
stage_4._0377_,7
_083_,6.98
stage_2._0405_,6.98
stage_3._0344_,6.98
stage_3._0776_,6.98
stage_4._0090_,6.98
stage_4._0592_,6.98
stage_4.output_fifo.D_OUT\[45\],6.98
_078_,6.96
stage_2._0075_,6.96
stage_2._0286_,6.94
stage_4.output_fifo.D_OUT\[28\],6.94
stage_4.output_fifo.D_OUT\[51\],6.94
stage_2.input_fifo._080_,6.925
stage_4.input_fifo._100_,6.92
stage_2._0244_,6.9
stage_4._0152_,6.9
net310,6.88
net379,6.88
stage_4.output_fifo.D_OUT\[37\],6.86
input_1.EMPTY_N,6.84
is_valid._00_,6.825
stage_4.input_fifo._018_,6.825
stage_4.input_fifo._052_,6.825
stage_3._0098_,6.82
stage_4._0081_,6.82
net220,6.82
stage_4.output_fifo._090_,6.81
input_1._105_,6.76
input_1._108_,6.76
stage_2._0190_,6.76
stage_2.input_fifo._172_,6.76
stage_3._0063_,6.76
stage_3.input_fifo._147_,6.76
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[59\],6.76
stage_4._0142_,6.76
net332,6.76
stage_4._0045_,6.74
stage_4._0285_,6.74
input_2._115_,6.72
stage_2._0057_,6.72
stage_2.input_fifo._212_,6.72
stage_3._0449_,6.72
stage_3._0498_,6.72
stage_3.input_fifo$D_OUT\[121\],6.72
stage_3.input_fifo._264_,6.72
stage_4.output_fifo.D_OUT\[10\],6.72
stage_4.output_fifo._136_,6.72
stage_3._0577_,6.715
stage_3._0205_,6.7
stage_4.output_fifo._015_,6.685
stage_2._0012_,6.66
stage_2._0014_,6.66
stage_2._0596_,6.66
stage_3._0312_,6.66
stage_3.input_fifo._228_,6.66
stage_2.input_fifo._090_,6.645
input_1._075_,6.64
stage_2._0036_,6.64
stage_2._0578_,6.64
stage_2.input_fifo._259_,6.64
stage_3.input_fifo._219_,6.64
stage_4._0295_,6.64
stage_4._0507_,6.64
stage_4.input_fifo._114_,6.64
net149,6.64
net294,6.64
net311,6.64
net317,6.64
net330,6.64
net350,6.64
net380,6.64
net407,6.64
input_1._034_,6.625
stage_3._0753_,6.62
stage_3.input_fifo._173_,6.62
stage_4._0365_,6.62
stage_4.output_fifo.D_OUT\[11\],6.62
stage_4.output_fifo.D_OUT\[8\],6.62
_123_,6.6
stage_2._0448_,6.6
stage_2.input_fifo._167_,6.6
stage_2.input_fifo._194_,6.6
stage_2.input_fifo._262_,6.6
stage_2.input_fifo._304_,6.6
stage_3._0221_,6.6
stage_3._0622_,6.6
stage_3.input_fifo._138_,6.6
stage_4._0070_,6.6
stage_4._0405_,6.6
stage_4._0576_,6.6
stage_4._0587_,6.6
net257,6.6
stage_2.input_fifo._175_,6.58
stage_3._0112_,6.58
stage_2.feed_output_stage_1\[135\],6.54
stage_2.read_output_2\[63\],6.54
stage_4._0201_,6.54
input_2._012_,6.525
_183_,6.52
stage_2.feed_output_stage_1\[133\],6.52
stage_3._0336_,6.52
stage_3._0385_,6.52
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[47\],6.52
stage_4._0437_,6.52
stage_4.output_fifo.D_OUT\[0\],6.52
stage_2.feed_output_stage_1\[145\],6.5
stage_2.read_output_2\[84\],6.5
stage_4._0579_,6.5
stage_3._0037_,6.48
stage_3._0511_,6.48
stage_2._0420_,6.46
read_output[11],6.45
read_output[1],6.45
read_output[27],6.45
read_output[36],6.45
read_output[37],6.45
read_output[45],6.45
read_output[58],6.45
read_output[60],6.45
read_output[47],6.43
stage_4._0089_,6.42
net289,6.42
net369,6.42
stage_2._0500_,6.4
stage_3._0744_,6.4
stage_3._0828_,6.4
stage_4.output_fifo.D_OUT\[12\],6.4
stage_4.output_fifo.D_OUT\[15\],6.4
stage_4.output_fifo.D_OUT\[39\],6.4
stage_3._0092_,6.375
input_2._052_,6.365
stage_2.input_fifo._099_,6.365
stage_3.input_fifo._121_,6.365
stage_4.output_fifo._017_,6.365
input_1.D_OUT\[27\],6.36
stage_2.input_fifo$D_OUT\[137\],6.36
feed_input_1[22],6.31
feed_input_1[34],6.31
feed_input_1[41],6.31
feed_input_2[12],6.31
feed_input_2[19],6.31
feed_input_2[21],6.31
feed_input_2[27],6.31
feed_input_2[30],6.31
feed_input_2[36],6.31
feed_input_2[46],6.31
feed_input_2[7],6.31
input_1._065_,6.3
input_1._093_,6.3
input_1._116_,6.3
input_2._132_,6.3
stage_2.feed_output_stage_1\[131\],6.3
stage_2.read_output_2\[124\],6.3
stage_2.read_output_2\[40\],6.3
stage_2.read_output_2\[96\],6.3
stage_3._0009_,6.3
stage_3._0057_,6.3
stage_3._0735_,6.3
net297,6.3
_142_,6.28
input_2._136_,6.28
stage_3._0050_,6.28
stage_4.input_fifo$EMPTY_N,6.28
stage_2.input_fifo._302_,6.26
stage_3.input_fifo._145_,6.26
stage_3.input_fifo._182_,6.26
stage_3.read_output_3\[32\],6.26
stage_4.input_fifo._090_,6.26
stage_4.output_fifo._093_,6.26
stage_4._0540_,6.25
stage_2._0079_,6.24
stage_3._0812_,6.23
stage_2.input_fifo._127_,6.225
stage_4.output_fifo._033_,6.225
read_output[15],6.21
read_output[20],6.21
read_output[2],6.21
read_output[34],6.21
read_output[55],6.21
stage_3._0393_,6.2
stage_3._0412_,6.2
stage_4.output_fifo.D_OUT\[19\],6.2
stage_4.output_fifo.D_OUT\[60\],6.2
stage_4.output_fifo._096_,6.2
stage_4.output_fifo._111_,6.2
net291,6.2
input_1._072_,6.18
stage_2._0502_,6.18
stage_2.input_fifo._177_,6.18
stage_2.input_fifo._288_,6.18
stage_3._0823_,6.18
stage_3.input_fifo$D_OUT\[59\],6.18
stage_3.input_fifo._271_,6.18
stage_4.output_fifo._088_,6.18
stage_4.output_fifo._117_,6.18
net275,6.18
net337,6.18
stage_2.input_fifo._042_,6.165
net290,6.16
input_1._076_,6.14
input_1._094_,6.14
input_2.D_OUT\[34\],6.14
input_2._113_,6.14
stage_2._0415_,6.14
stage_2.input_fifo._232_,6.14
stage_2.input_fifo._251_,6.14
stage_2.input_fifo._277_,6.14
stage_3._0392_,6.14
stage_3._0692_,6.14
stage_3.input_fifo$D_OUT\[114\],6.14
stage_3.input_fifo._223_,6.14
stage_3.input_fifo._249_,6.14
stage_4._0330_,6.14
stage_4._0620_,6.14
stage_4.input_fifo._142_,6.14
stage_4.output_fifo._086_,6.14
net318,6.14
net389,6.14
net404,6.14
_009_,6.12
input_1._064_,6.105
stage_3._0445_,6.08
net321,6.08
net325,6.08
net338,6.08
net352,6.08
stage_4._0454_,6.06
stage_4.output_fifo.D_OUT\[44\],6.06
stage_2.feed_output_stage_1\[118\],6.04
stage_3._0545_,6.04
stage_3.input_fifo._087_,6.04
net335,6.04
net373,6.04
stage_2.feed_output_stage_1\[138\],6.02
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[0\],6.02
stage_4._0564_,6.02
stage_3.input_fifo._120_,6.005
stage_3._0383_,5.98
feed_input_1[21],5.97
feed_input_1[2],5.97
feed_input_1[39],5.97
feed_input_1[40],5.97
feed_input_1[47],5.97
feed_input_2[15],5.97
feed_input_2[24],5.97
feed_input_2[29],5.97
feed_input_2[2],5.97
feed_input_2[33],5.97
feed_input_2[45],5.97
stage_4._0259_,5.97
input_2._030_,5.965
stage_2.input_fifo._002_,5.965
stage_2.input_fifo._008_,5.965
stage_4._0475_,5.965
stage_2.input_fifo._020_,5.96
stage_3._0387_,5.96
stage_4._0591_,5.96
stage_3._0023_,5.94
stage_3._0356_,5.94
stage_3._0579_,5.94
stage_4._0208_,5.94
stage_4.output_fifo.D_OUT\[41\],5.94
stage_4.output_fifo.D_OUT\[53\],5.94
stage_4.output_fifo.D_OUT\[7\],5.94
input_1.D_OUT\[14\],5.92
stage_2._0077_,5.92
stage_2.feed_output_stage_1\[130\],5.92
stage_3._0409_,5.92
stage_3.input_fifo._088_,5.92
stage_4._0628_,5.91
stage_2.feed_output_stage_1\[142\],5.86
stage_2.feed_output_stage_1\[148\],5.86
stage_2.read_output_2\[86\],5.86
stage_3._0030_,5.86
stage_3._0297_,5.86
stage_3._0544_,5.86
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[56\],5.86
stage_4._0239_,5.86
stage_4._0605_,5.86
net363,5.86
stage_3._0218_,5.855
_136_,5.84
input_1._096_,5.84
input_1._097_,5.84
input_1._103_,5.84
input_2._092_,5.84
stage_2.input_fifo._174_,5.84
stage_2.input_fifo._213_,5.84
stage_2.input_fifo._273_,5.84
stage_2.input_fifo._278_,5.84
stage_3._0174_,5.84
stage_3._0456_,5.84
stage_3._0675_,5.84
stage_3._0730_,5.84
stage_3.input_fifo._135_,5.84
stage_3.input_fifo._186_,5.84
stage_3.input_fifo._193_,5.84
stage_3.read_output_3\[28\],5.84
stage_4._0250_,5.84
stage_4.input_fifo._099_,5.84
stage_3._0446_,5.835
stage_2._0498_,5.82
stage_2.input_fifo.D_OUT\[3\],5.82
stage_3._0549_,5.82
stage_4.output_fifo._115_,5.82
stage_3.input_fifo._108_,5.805
input_1._106_,5.8
is_valid._04_,5.8
stage_2.input_fifo._296_,5.8
stage_3._0343_,5.8
stage_3._0516_,5.8
stage_3._0824_,5.8
stage_3.input_fifo._146_,5.8
stage_3.input_fifo._163_,5.8
stage_3.input_fifo._224_,5.8
stage_3.input_fifo._239_,5.8
stage_3.input_fifo._255_,5.8
stage_3.input_fifo._260_,5.8
stage_4._0046_,5.8
stage_4._0047_,5.8
stage_4.input_fifo._104_,5.8
stage_4.output_fifo._130_,5.8
stage_4.output_fifo._132_,5.8
net210,5.8
read_output[0],5.77
read_output[10],5.77
read_output[16],5.77
read_output[17],5.77
read_output[24],5.77
read_output[26],5.77
read_output[29],5.77
read_output[33],5.77
read_output[38],5.77
read_output[40],5.77
read_output[46],5.77
read_output[4],5.77
read_output[52],5.77
read_output[53],5.77
read_output[57],5.77
read_output[61],5.77
read_output[7],5.77
stage_4.output_fifo._046_,5.765
stage_4.output_fifo._121_,5.75
stage_2._0574_,5.74
stage_2._0581_,5.74
stage_2.input_fifo._229_,5.74
stage_2.input_fifo._289_,5.74
stage_4._0641_,5.74
_074_,5.72
_116_,5.72
input_1._084_,5.72
input_2._105_,5.72
stage_2._0412_,5.72
stage_2.input_fifo._283_,5.72
stage_2.input_fifo._305_,5.72
stage_2.input_fifo._307_,5.72
stage_2.input_fifo._318_,5.72
stage_3._0623_,5.72
stage_3._0802_,5.72
stage_3.input_fifo._152_,5.72
stage_3.input_fifo._259_,5.72
stage_4._0306_,5.72
stage_4._0627_,5.72
stage_4.output_fifo._071_,5.72
net413,5.72
stage_2.input_fifo._108_,5.705
input_2._086_,5.7
stage_2._0455_,5.7
stage_2.input_fifo$D_OUT\[133\],5.7
_055_,5.68
input_1._071_,5.68
is_valid._02_,5.68
stage_2._0184_,5.68
stage_2._0289_,5.68
stage_2._0480_,5.68
stage_2.input_fifo._184_,5.68
stage_2.input_fifo._210_,5.68
stage_2.input_fifo._215_,5.68
stage_2.input_fifo._279_,5.68
stage_3._0128_,5.68
stage_3._0311_,5.68
stage_3._0459_,5.68
stage_3._0779_,5.68
stage_3.input_fifo._136_,5.68
stage_3.input_fifo._161_,5.68
stage_3.input_fifo._169_,5.68
stage_3.input_fifo._183_,5.68
stage_3.input_fifo._185_,5.68
stage_3.input_fifo._205_,5.68
stage_3.input_fifo._221_,5.68
stage_3.input_fifo._222_,5.68
stage_3.input_fifo._248_,5.68
stage_4._0029_,5.68
stage_4._0163_,5.68
stage_4._0190_,5.68
stage_4.input_fifo._087_,5.68
stage_4.output_fifo._076_,5.68
stage_4.output_fifo._097_,5.68
stage_4.output_fifo._106_,5.68
stage_4.output_fifo._124_,5.68
stage_4.output_fifo._025_,5.645
feed_input_1[16],5.63
feed_input_1[20],5.63
feed_input_1[24],5.63
feed_input_1[29],5.63
feed_input_1[43],5.63
feed_input_2[10],5.63
feed_input_2[32],5.63
feed_input_2[38],5.63
feed_input_2[43],5.63
feed_input_2[44],5.63
feed_input_2[5],5.63
stage_2.feed_output_stage_1\[124\],5.62
stage_4._0614_,5.62
stage_4.input_fifo._064_,5.62
net409,5.62
input_2._003_,5.605
stage_4.output_fifo._026_,5.605
input_1.D_OUT\[19\],5.6
stage_2._0393_,5.6
stage_2.input_fifo.D_OUT\[2\],5.6
stage_3._0761_,5.6
stage_3.input_fifo._256_,5.6
stage_4._0490_,5.6
stage_4.output_fifo.D_OUT\[13\],5.6
net271,5.6
net281,5.6
stage_3._0161_,5.58
stage_4.output_fifo._016_,5.58
net246,5.58
net277,5.58
net288,5.58
net292,5.58
net340,5.58
net216,5.56
stage_3._0845_,5.56
stage_4.output_fifo._029_,5.545
read_output[12],5.53
read_output[14],5.53
read_output[22],5.53
read_output[35],5.53
read_output[41],5.53
read_output[51],5.53
read_output[59],5.53
read_output[5],5.53
stage_2.input_fifo._039_,5.525
stage_4.input_fifo._048_,5.525
stage_2._0437_,5.52
stage_3.read_output_3\[50\],5.52
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[62\],5.52
input_2._029_,5.505
stage_4._0617_,5.505
input_1._039_,5.5
stage_2.read_output_2\[29\],5.5
net287,5.5
net381,5.5
stage_2._0540_,5.48
stage_4._0272_,5.48
stage_4._0553_,5.48
stage_4.output_fifo.D_OUT\[17\],5.48
stage_4.output_fifo.D_OUT\[52\],5.48
stage_4._0631_,5.46
stage_2.input_fifo._092_,5.445
stage_2.input_fifo._143_,5.435
stage_3.input_fifo._110_,5.435
stage_4.input_fifo._017_,5.435
feed_input_1[0],5.41
stage_2.read_output_2\[122\],5.4
input_2._061_,5.385
_163_,5.38
input_1._091_,5.38
input_1._124_,5.38
input_2._064_,5.38
input_2._094_,5.38
stage_2._0466_,5.38
stage_2._0530_,5.38
stage_2._0555_,5.38
stage_2._0566_,5.38
stage_2.input_fifo$D_OUT\[134\],5.38
stage_2.input_fifo._239_,5.38
stage_2.input_fifo._298_,5.38
stage_2.read_output_2\[11\],5.38
stage_3._0075_,5.38
stage_3._0101_,5.38
stage_3._0266_,5.38
stage_3._0271_,5.38
stage_3._0624_,5.38
stage_3._0630_,5.38
stage_4.input_fifo._116_,5.38
stage_4.input_fifo._122_,5.38
stage_4.output_fifo._089_,5.38
net358,5.38
stage_3._0548_,5.36
stage_3.input_fifo._234_,5.36
stage_3.input_fifo._051_,5.345
_073_,5.34
stage_2.input_fifo._152_,5.34
stage_2.input_fifo._179_,5.34
stage_2.input_fifo._226_,5.34
stage_2.input_fifo._299_,5.34
stage_2.input_fifo._313_,5.34
stage_3._0017_,5.34
stage_3._0150_,5.34
stage_3._0170_,5.34
stage_3._0285_,5.34
stage_3._0688_,5.34
stage_3._0712_,5.34
stage_3._0765_,5.34
stage_3._0793_,5.34
stage_3.input_fifo._218_,5.34
stage_3.input_fifo._230_,5.34
stage_3.input_fifo._240_,5.34
stage_3.input_fifo._247_,5.34
stage_4._0120_,5.34
stage_4._0247_,5.34
stage_4._0497_,5.34
stage_4._0571_,5.34
stage_4.output_fifo._084_,5.34
stage_4.output_fifo._107_,5.34
stage_4.output_fifo._138_,5.34
stage_4.output_fifo._140_,5.34
stage_2.input_fifo._067_,5.305
stage_2.input_fifo._095_,5.305
stage_2.input_fifo._106_,5.305
stage_2.input_fifo._124_,5.305
feed_input_1[19],5.29
feed_input_1[1],5.29
feed_input_1[26],5.29
feed_input_1[36],5.29
feed_input_2[23],5.29
feed_input_2[31],5.29
feed_input_2[35],5.29
feed_input_2[48],5.29
feed_input_2[50],5.29
feed_input_2[9],5.29
_008_,5.28
_079_,5.28
stage_2._0545_,5.28
stage_2._0567_,5.28
stage_2._0595_,5.28
stage_3._0014_,5.28
stage_4._0148_,5.28
stage_4._0360_,5.28
stage_4._0655_,5.28
stage_4.input_fifo._145_,5.28
input_1._028_,5.265
input_1._031_,5.265
stage_3.input_fifo._022_,5.265
input_1._083_,5.26
input_1._088_,5.26
input_1._090_,5.26
input_1._123_,5.26
input_2._106_,5.26
input_2._127_,5.26
stage_2._0015_,5.26
stage_2._0256_,5.26
stage_2._0439_,5.26
stage_2._0542_,5.26
stage_2._0561_,5.26
stage_3._0040_,5.26
stage_3._0589_,5.26
stage_3._0853_,5.26
stage_3.input_fifo$D_OUT\[124\],5.26
stage_4._0391_,5.26
stage_4._0650_,5.26
stage_4.output_fifo._112_,5.26
stage_4.output_fifo._139_,5.26
net346,5.26
net410,5.26
stage_3._0871_,5.24
stage_4._0633_,5.24
input_2._083_,5.22
stage_2._0331_,5.22
stage_2._0593_,5.22
stage_2.input_fifo._161_,5.22
stage_2.input_fifo._169_,5.22
stage_2.input_fifo._208_,5.22
stage_2.input_fifo._303_,5.22
stage_3._0333_,5.22
stage_3.input_fifo._188_,5.22
stage_3.input_fifo._210_,5.22
stage_3.input_fifo._225_,5.22
stage_4.output_fifo._129_,5.22
stage_4.output_fifo._135_,5.22
net384,5.22
read_output[9],5.19
input_1._001_,5.185
stage_2.input_fifo._141_,5.185
stage_3.input_fifo._080_,5.165
_173_,5.16
input_2._062_,5.16
stage_2.feed_output_stage_1\[116\],5.16
stage_4._0134_,5.16
stage_4.input_fifo._029_,5.16
input_2._110_,5.14
stage_2._0536_,5.14
stage_4._0442_,5.14
stage_4.output_fifo.D_OUT\[23\],5.14
stage_4.output_fifo.D_OUT\[46\],5.14
stage_4.output_fifo._095_,5.14
stage_4.input_fifo._007_,5.135
input_2._137_,5.12
stage_2._0504_,5.12
stage_2.feed_output_stage_1\[1\],5.12
stage_2.input_fifo._320_,5.12
stage_4._0030_,5.12
stage_4._0032_,5.12
net323,5.12
net324,5.12
stage_2._0026_,5.1
stage_3._0278_,5.1
stage_3._0810_,5.1
stage_4.input_fifo._028_,5.085
stage_3._0415_,5.06
stage_3._0757_,5.06
stage_2.input_fifo._083_,5.045
stage_3.input_fifo._103_,5.045
stage_4.output_fifo._064_,5.045
stage_2.input_fifo$D_OUT\[130\],5.02
stage_4._0194_,5.02
stage_4._0383_,5.02
stage_4.output_fifo.D_OUT\[3\],5.02
stage_4.output_fifo._128_,5.02
_113_,5
stage_4._0060_,5
stage_3.input_fifo._035_,4.985
stage_4.output_fifo._005_,4.985
stage_2.input_fifo._034_,4.975
stage_2.input_fifo._078_,4.975
stage_3.input_fifo._089_,4.975
stage_3.input_fifo._078_,4.965
feed_input_1[30],4.95
feed_input_1[45],4.95
feed_input_2[16],4.95
feed_input_2[20],4.95
feed_input_2[26],4.95
feed_input_2[34],4.95
feed_input_2[39],4.95
feed_input_2[3],4.95
feed_input_2[49],4.95
feed_input_2[51],4.95
feed_input_2[8],4.95
_041_,4.94
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[12\],4.94
stage_4._0396_,4.94
input_2._116_,4.92
stage_2._0353_,4.92
net214,4.92
stage_2.input_fifo._178_,4.92
stage_3._0262_,4.92
stage_3._0454_,4.92
stage_3._0530_,4.92
stage_3.input_fifo._213_,4.92
stage_3.input_fifo._236_,4.92
stage_4._0026_,4.92
stage_4._0425_,4.92
stage_4._0537_,4.92
stage_4.output_fifo._069_,4.92
stage_4.output_fifo._082_,4.92
stage_4.output_fifo._100_,4.92
net263,4.92
input_1._130_,4.9
input_2._120_,4.9
stage_2.input_fifo._269_,4.9
stage_2.input_fifo._300_,4.9
stage_3._0701_,4.9
stage_4.output_fifo.D_OUT\[16\],4.9
stage_3.input_fifo._095_,4.885
input_1._126_,4.88
input_2._118_,4.88
stage_2._0132_,4.88
stage_2._0135_,4.88
stage_2._0552_,4.88
stage_2.feed_output_stage_1\[128\],4.88
stage_2.input_fifo._166_,4.88
stage_2.input_fifo._195_,4.88
stage_2.input_fifo._252_,4.88
stage_2.input_fifo._284_,4.88
stage_2.input_fifo._285_,4.88
stage_2.read_output_2\[79\],4.88
stage_3._0258_,4.88
stage_3._0438_,4.88
stage_3._0465_,4.88
stage_3.input_fifo._158_,4.88
stage_3.input_fifo._268_,4.88
stage_4._0039_,4.88
stage_4._0048_,4.88
stage_4._0102_,4.88
stage_4._0283_,4.88
stage_4._0308_,4.88
stage_4._0557_,4.88
stage_4.input_fifo._078_,4.88
stage_4.input_fifo._103_,4.88
stage_4.input_fifo._133_,4.88
stage_2.input_fifo._026_,4.875
stage_4._0525_,4.875
stage_4._0429_,4.865
read_output[18],4.85
read_output[28],4.85
read_output[32],4.85
read_output[48],4.85
read_output[50],4.85
read_output[62],4.85
read_output[6],4.85
read_output[8],4.85
stage_2.input_fifo._004_,4.845
stage_2.input_fifo._043_,4.845
stage_2.input_fifo._088_,4.845
input_1._079_,4.82
input_2._099_,4.82
stage_2.read_output_2\[59\],4.82
stage_3._0224_,4.82
stage_4._0467_,4.82
stage_4.input_fifo$D_OUT\[59\],4.82
stage_4.input_fifo._059_,4.82
stage_4.output_fifo.D_OUT\[1\],4.82
stage_4.output_fifo.D_OUT\[20\],4.82
stage_4.output_fifo.D_OUT\[31\],4.82
stage_4.output_fifo.D_OUT\[36\],4.82
stage_4.output_fifo.D_OUT\[56\],4.82
stage_4.output_fifo.D_OUT\[58\],4.82
stage_2.input_fifo._142_,4.805
stage_4.output_fifo._062_,4.805
input_2._125_,4.8
stage_2._0274_,4.8
stage_2._0290_,4.8
stage_2.input_fifo._182_,4.8
stage_2.input_fifo._217_,4.8
stage_2.input_fifo._290_,4.8
stage_2.read_output_2\[88\],4.8
stage_3._0088_,4.8
stage_3._0138_,4.8
stage_3._0316_,4.8
stage_3._0391_,4.8
stage_3._0410_,4.8
stage_3._0646_,4.8
stage_3._0725_,4.8
stage_4._0022_,4.8
stage_4._0573_,4.8
stage_4._0609_,4.8
stage_4.input_fifo._123_,4.8
stage_4.output_fifo._085_,4.8
stage_4.output_fifo._133_,4.8
net162,4.8
net376,4.8
stage_4.input_fifo._023_,4.785
input_2._006_,4.78
stage_4.output_fifo.D_OUT\[57\],4.78
_181_,4.76
input_1._127_,4.76
input_2._088_,4.76
stage_2._0358_,4.76
stage_2._0584_,4.76
stage_2.input_fifo._248_,4.76
stage_2.input_fifo._255_,4.76
stage_2.input_fifo._310_,4.76
stage_2.input_fifo._314_,4.76
stage_3._0321_,4.76
stage_3.input_fifo._175_,4.76
stage_3.input_fifo._197_,4.76
stage_3.input_fifo._202_,4.76
stage_3.input_fifo._207_,4.76
stage_3.input_fifo._241_,4.76
stage_3.input_fifo._252_,4.76
stage_4._0488_,4.76
stage_4.input_fifo._086_,4.76
stage_4.output_fifo._127_,4.76
net399,4.76
stage_2.input_fifo._005_,4.725
stage_2.input_fifo._007_,4.725
stage_4.input_fifo._003_,4.725
stage_2.feed_output_stage_1\[136\],4.7
stage_3.input_fifo._037_,4.7
stage_3.input_fifo._050_,4.7
stage_4._0619_,4.7
input_2.D_OUT\[37\],4.68
input_2._126_,4.68
stage_2._0223_,4.68
stage_2._0359_,4.68
stage_2.input_fifo$D_OUT\[132\],4.68
stage_2.input_fifo._233_,4.68
stage_3._0419_,4.68
stage_4.output_fifo.D_OUT\[27\],4.68
stage_3._0027_,4.675
stage_2._0473_,4.66
stage_2.read_output_2\[74\],4.66
stage_4.input_fifo._137_,4.66
net259,4.66
net260,4.66
net302,4.66
net383,4.66
stage_2.input_fifo._001_,4.625
feed_input_1[28],4.61
feed_input_1[33],4.61
feed_input_1[44],4.61
feed_input_2[0],4.61
feed_input_2[14],4.61
feed_input_2[1],4.61
feed_input_2[25],4.61
feed_input_2[37],4.61
feed_input_2[40],4.61
feed_input_2[6],4.61
is_valid._05_,4.6
stage_3.read_output_3\[62\],4.6
stage_4._0339_,4.6
stage_2.input_fifo._009_,4.585
stage_2.input_fifo._136_,4.585
stage_4.output_fifo._027_,4.585
_060_,4.58
_112_,4.58
stage_3._0168_,4.58
net304,4.58
net356,4.58
stage_2.input_fifo._062_,4.56
stage_3._0179_,4.56
stage_3._0440_,4.56
stage_4._0012_,4.56
stage_4.output_fifo.D_OUT\[33\],4.56
stage_4.input_fifo._055_,4.545
stage_4.output_fifo._065_,4.525
is_valid.EMPTY_N,4.52
stage_2.input_fifo._129_,4.505
stage_2._0029_,4.48
stage_2.read_output_2\[44\],4.48
stage_3._0397_,4.48
stage_3._0821_,4.48
stage_3.read_output_3\[61\],4.48
net339,4.48
_054_,4.46
input_1._073_,4.46
stage_2._0038_,4.46
stage_2._0522_,4.46
stage_2.feed_output_stage_1\[125\],4.46
stage_2.input_fifo._186_,4.46
stage_2.input_fifo._188_,4.46
stage_2.read_output_2\[95\],4.46
stage_3._0086_,4.46
stage_3._0244_,4.46
stage_3._0368_,4.46
stage_3._0627_,4.46
stage_3._0653_,4.46
stage_3._0777_,4.46
stage_4._0501_,4.46
stage_4._0640_,4.46
stage_4.input_fifo._070_,4.46
stage_4.input_fifo._121_,4.46
stage_4.output_fifo.D_OUT\[48\],4.46
stage_3._0091_,4.44
stage_3._0375_,4.44
stage_3._0694_,4.44
stage_3.input_fifo._192_,4.44
input_1._057_,4.425
stage_3.input_fifo._072_,4.425
stage_3.input_fifo._102_,4.425
stage_4.input_fifo._012_,4.425
stage_4.output_fifo._031_,4.425
input_1._092_,4.42
stage_2._0063_,4.42
stage_2.input_fifo._193_,4.42
stage_3._0402_,4.42
stage_3._0509_,4.42
stage_3._0626_,4.42
stage_4._0049_,4.42
stage_4._0594_,4.42
stage_4._0621_,4.42
stage_4.input_fifo._111_,4.42
stage_4.output_fifo._113_,4.42
stage_4.output_fifo._134_,4.42
stage_2.input_fifo._064_,4.415
read_output[19],4.39
read_output[21],4.39
read_output[30],4.39
read_output[39],4.39
read_output[43],4.39
read_output[49],4.39
read_output[64],4.39
input_1._000_,4.385
stage_2.input_fifo._123_,4.385
stage_3.input_fifo._010_,4.385
input_1._137_,4.36
input_2._068_,4.36
stage_2._0315_,4.36
stage_2._0465_,4.36
stage_2._0564_,4.36
stage_2.input_fifo._292_,4.36
stage_3._0105_,4.36
stage_3.input_fifo._232_,4.36
stage_4.input_fifo._136_,4.36
_130_,4.34
_131_,4.34
input_1._134_,4.34
input_2._077_,4.34
input_2._129_,4.34
stage_2._0106_,4.34
stage_2._0198_,4.34
stage_2._0400_,4.34
stage_2._0446_,4.34
stage_2.input_fifo._185_,4.34
stage_2.input_fifo._266_,4.34
stage_2.input_fifo._291_,4.34
stage_3._0139_,4.34
stage_3._0183_,4.34
stage_3._0358_,4.34
stage_3._0422_,4.34
stage_3._0607_,4.34
stage_3._0629_,4.34
stage_3._0684_,4.34
stage_3._0739_,4.34
stage_3._0756_,4.34
stage_3._0796_,4.34
stage_3._0807_,4.34
stage_3.input_fifo._155_,4.34
stage_3.input_fifo._168_,4.34
stage_3.input_fifo._184_,4.34
stage_3.input_fifo._208_,4.34
stage_3.input_fifo._233_,4.34
stage_3.input_fifo._266_,4.34
stage_4.input_fifo._094_,4.34
stage_4.input_fifo._110_,4.34
stage_4.input_fifo._141_,4.34
net224,4.34
stage_3.input_fifo._101_,4.325
stage_4._0293_,4.32
stage_4.output_fifo.D_OUT\[6\],4.32
input_2._005_,4.295
feed_input_1[27],4.27
feed_input_1[31],4.27
feed_input_1[37],4.27
feed_input_1[42],4.27
feed_input_2[13],4.27
feed_input_2[17],4.27
feed_input_2[18],4.27
feed_input_2[22],4.27
feed_input_2[41],4.27
feed_input_2[42],4.27
feed_input_2[4],4.27
stage_3.input_fifo._033_,4.265
stage_4.output_fifo._006_,4.265
stage_4.output_fifo._010_,4.265
stage_4.output_fifo._054_,4.265
stage_4.output_fifo._056_,4.26
stage_2.feed_output_stage_1\[119\],4.24
stage_2.input_fifo._033_,4.24
stage_3._0644_,4.24
stage_4.input_fifo._000_,4.24
stage_2._0477_,4.22
stage_2._0591_,4.22
stage_3._0547_,4.22
stage_4._0616_,4.22
stage_4._0623_,4.22
stage_4.output_fifo.D_OUT\[22\],4.22
stage_4.output_fifo.D_OUT\[47\],4.22
stage_4.output_fifo.D_OUT\[59\],4.22
net215,4.2
stage_2.read_output_2\[41\],4.2
stage_3._0324_,4.2
input_2._032_,4.165
stage_2.input_fifo._103_,4.165
stage_3.input_fifo._021_,4.165
stage_4.input_fifo._004_,4.165
stage_4.output_fifo._040_,4.165
stage_2._0356_,4.14
stage_2.read_output_2\[37\],4.14
stage_3._0108_,4.14
stage_3._0625_,4.14
stage_3.input_fifo._040_,4.14
stage_3.input_fifo._069_,4.125
stage_3._0072_,4.1
stage_3._0843_,4.1
stage_4._0041_,4.1
stage_4._0319_,4.1
stage_4.output_fifo.D_OUT\[9\],4.1
net314,4.1
stage_3.input_fifo._076_,4.095
stage_2.input_fifo._017_,4.065
stage_3._0587_,4.035
stage_3.input_fifo._038_,4.025
_176_,4.02
stage_2.read_output_2\[108\],4.02
stage_2.read_output_2\[52\],4.02
stage_4._0139_,4.02
_080_,4
input_1._107_,4
input_2._087_,4
input_2._119_,4
input_2._123_,4
stage_2._0011_,4
stage_2.feed_output_stage_1\[121\],4
stage_2.input_fifo$D_OUT\[127\],4
stage_2.input_fifo._156_,4
stage_2.input_fifo._236_,4
stage_2.input_fifo._312_,4
stage_3._0141_,4
stage_3._0561_,4
stage_3._0592_,4
stage_3._0651_,4
stage_3._0703_,4
stage_3._0706_,4
stage_3._0766_,4
stage_3._0838_,4
stage_3.input_fifo._189_,4
stage_3.input_fifo._195_,4
stage_3.read_output_3\[59\],4
stage_4._0188_,4
stage_4._0426_,4
stage_4._0611_,4
stage_4._0647_,4
stage_4.input_fifo._084_,4
stage_4.input_fifo._095_,4
stage_4.input_fifo._102_,4
stage_4.input_fifo._130_,4
stage_4.input_fifo._146_,4
stage_4.output_fifo.D_OUT\[26\],4
stage_4.output_fifo._119_,4
stage_4.output_fifo._137_,4
net232,4
net395,4
stage_3._0514_,3.98
stage_3.input_fifo._148_,3.98
stage_4.output_fifo.D_OUT\[18\],3.98
stage_4.output_fifo.D_OUT\[40\],3.98
stage_2._0185_,3.975
input_1._052_,3.965
stage_2.input_fifo._094_,3.965
stage_4.input_fifo._002_,3.965
feed_input_1[17],3.93
feed_input_1[18],3.93
feed_input_1[23],3.93
feed_input_1[25],3.93
feed_input_1[32],3.93
feed_input_1[35],3.93
feed_input_1[38],3.93
feed_input_1[46],3.93
feed_input_2[11],3.93
feed_input_2[28],3.93
feed_input_2[47],3.93
stage_2.input_fifo._011_,3.925
stage_2.input_fifo._091_,3.925
stage_2.input_fifo._122_,3.925
stage_3.input_fifo._006_,3.925
stage_3.input_fifo._015_,3.925
stage_3.input_fifo._026_,3.925
stage_4.input_fifo._065_,3.925
input_2._095_,3.9
stage_3._0827_,3.9
stage_4.output_fifo._108_,3.9
_037_,3.88
_061_,3.88
_125_,3.88
input_2._108_,3.88
input_2._131_,3.88
input_2._135_,3.88
stage_2._0349_,3.88
stage_2._0472_,3.88
stage_2._0528_,3.88
stage_3._0034_,3.88
stage_3._0107_,3.88
stage_3.input_fifo._217_,3.88
stage_3.input_fifo._238_,3.88
stage_3.input_fifo._246_,3.88
stage_3.input_fifo._261_,3.88
stage_4._0531_,3.88
stage_4.input_fifo._091_,3.88
stage_4.input_fifo._131_,3.88
net234,3.88
_172_,3.86
stage_2._0224_,3.86
stage_4.output_fifo._052_,3.805
stage_3.input_fifo._115_,3.8
stage_2.input_fifo._060_,3.785
input_1._030_,3.78
input_2._045_,3.78
stage_2.feed_output_stage_1\[147\],3.78
stage_2.input_fifo._114_,3.78
stage_2.read_output_2\[21\],3.78
stage_3.read_output_3\[22\],3.78
stage_4._0562_,3.78
net278,3.78
_126_,3.76
stage_2._0242_,3.76
stage_2._0371_,3.76
stage_4._0653_,3.76
stage_4.output_fifo.D_OUT\[38\],3.76
clknet_leaf_25_CLK,3.76
net375,3.76
stage_3._0381_,3.74
input_1._025_,3.705
stage_2.input_fifo._012_,3.705
stage_2.input_fifo._037_,3.705
stage_2.input_fifo._086_,3.705
stage_3.input_fifo._034_,3.705
_128_,3.68
_158_,3.68
input_2._138_,3.68
stage_2.read_output_2\[14\],3.68
stage_3.input_fifo._273_,3.68
stage_4._0350_,3.68
stage_4._0353_,3.68
stage_4.output_fifo._068_,3.68
net273,3.68
net327,3.68
net367,3.68
stage_4._0510_,3.66
stage_4._0626_,3.66
stage_3._0113_,3.64
stage_4._0216_,3.64
input_1._045_,3.635
stage_4._0076_,3.615
stage_2.input_fifo._128_,3.605
stage_2.input_fifo._134_,3.585
stage_2.read_output_2\[100\],3.56
stage_2.read_output_2\[22\],3.56
stage_2.read_output_2\[42\],3.56
stage_2.read_output_2\[56\],3.56
stage_2.read_output_2\[92\],3.56
stage_3._0043_,3.56
stage_3._0295_,3.56
stage_3._0491_,3.56
stage_3._0698_,3.56
stage_3._0754_,3.56
stage_4._0078_,3.56
stage_4._0532_,3.56
input_1._128_,3.54
is_valid._03_,3.54
stage_2._0054_,3.54
net218,3.54
stage_2.input_fifo.D_OUT\[149\],3.54
stage_2.input_fifo._200_,3.54
stage_2.input_fifo._241_,3.54
stage_2.input_fifo._311_,3.54
stage_2.read_output_2\[34\],3.54
stage_2.read_output_2\[71\],3.54
stage_3._0056_,3.54
stage_3._0198_,3.54
stage_3._0249_,3.54
stage_3._0370_,3.54
stage_3._0581_,3.54
stage_3._0672_,3.54
stage_3._0781_,3.54
stage_3.input_fifo._134_,3.54
stage_3.input_fifo._153_,3.54
stage_4._0020_,3.54
stage_4._0174_,3.54
stage_4._0433_,3.54
stage_4._0534_,3.54
stage_4._0637_,3.54
stage_4.input_fifo._081_,3.54
stage_4.input_fifo._082_,3.54
stage_4.input_fifo._097_,3.54
stage_4.input_fifo._101_,3.54
stage_4.input_fifo._138_,3.54
stage_4.input_fifo._139_,3.54
stage_4.output_fifo.D_OUT\[49\],3.54
stage_4.output_fifo._104_,3.54
net406,3.54
stage_2.input_fifo._222_,3.52
stage_3._0379_,3.52
stage_4._0042_,3.52
input_1._062_,3.505
stage_3.input_fifo._003_,3.505
stage_3.input_fifo._008_,3.505
stage_3.input_fifo._118_,3.505
stage_2.input_fifo._046_,3.465
stage_2.input_fifo._049_,3.465
stage_2.input_fifo._061_,3.465
stage_2.input_fifo._121_,3.465
stage_2.input_fifo._137_,3.465
stage_3.input_fifo._043_,3.465
stage_3.input_fifo._065_,3.465
stage_3.input_fifo._070_,3.465
stage_3.input_fifo._081_,3.465
_072_,3.44
input_1._115_,3.44
input_2._070_,3.44
stage_4._0593_,3.44
stage_4._0634_,3.44
stage_2._0241_,3.435
_059_,3.42
_064_,3.42
_065_,3.42
_132_,3.42
input_1._125_,3.42
stage_2._0006_,3.42
stage_2._0050_,3.42
stage_2._0188_,3.42
stage_2._0484_,3.42
stage_2._0538_,3.42
stage_2._0554_,3.42
stage_2._0577_,3.42
stage_2.input_fifo._159_,3.42
stage_2.input_fifo._270_,3.42
stage_3._0069_,3.42
stage_3._0204_,3.42
stage_3._0681_,3.42
stage_3._0767_,3.42
stage_3.input_fifo._179_,3.42
stage_3.input_fifo._191_,3.42
stage_4._0024_,3.42
stage_4._0398_,3.42
stage_4._0521_,3.42
stage_4._0527_,3.42
stage_4.input_fifo._093_,3.42
stage_4.output_fifo._105_,3.42
stage_4.output_fifo._118_,3.42
stage_4.output_fifo._122_,3.42
net305,3.42
input_2._038_,3.405
stage_2.input_fifo._018_,3.405
stage_3.input_fifo._122_,3.405
stage_4.input_fifo._044_,3.405
stage_3._0484_,3.4
stage_2.input_fifo._125_,3.395
input_2._014_,3.345
input_2._049_,3.345
input_2._055_,3.345
stage_2.input_fifo._027_,3.345
stage_2.input_fifo._036_,3.345
stage_4.output_fifo._012_,3.34
stage_2.feed_output_stage_1\[117\],3.32
stage_2.read_output_2\[51\],3.32
stage_3._0682_,3.32
stage_3.input_fifo._025_,3.32
stage_3.input_fifo._039_,3.32
stage_3.input_fifo._149_,3.32
stage_4._0035_,3.32
stage_4._0622_,3.32
stage_4.input_fifo._001_,3.32
net283,3.32
net366,3.32
stage_2._0071_,3.3
stage_3._0836_,3.3
stage_4.output_fifo._061_,3.295
input_2._026_,3.245
stage_2.input_fifo._035_,3.245
stage_2.input_fifo._051_,3.245
stage_2.input_fifo._052_,3.245
stage_2.input_fifo._118_,3.245
stage_2.input_fifo._119_,3.245
stage_3.input_fifo._005_,3.245
stage_3.input_fifo._023_,3.245
stage_3.input_fifo._060_,3.245
input_2._004_,3.225
stage_3.input_fifo._109_,3.225
stage_4.output_fifo._055_,3.225
stage_2.feed_output_stage_1\[132\],3.22
stage_2.read_output_2\[54\],3.22
stage_3._0747_,3.22
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[6\],3.22
net252,3.22
net295,3.22
net342,3.22
net353,3.22
net354,3.22
stage_3._0488_,3.2
stage_3._0018_,3.18
stage_4.output_fifo.D_OUT\[43\],3.18
input_2._063_,3.165
stage_4.input_fifo._047_,3.165
input_1._029_,3.145
input_1._059_,3.145
stage_2.input_fifo._032_,3.145
stage_4.input_fifo._057_,3.145
stage_4.output_fifo._008_,3.145
stage_4.output_fifo._035_,3.145
stage_3._0002_,3.14
stage_2._0263_,3.135
stage_2.input_fifo._023_,3.125
_154_,3.1
_169_,3.1
stage_2.feed_output_stage_1\[141\],3.1
stage_2.read_output_2\[32\],3.1
stage_2.read_output_2\[73\],3.1
stage_2.read_output_2\[77\],3.1
stage_3._0578_,3.1
stage_4._0057_,3.1
stage_4.input_fifo._072_,3.1
_031_,3.08
input_2._071_,3.08
input_2._093_,3.08
input_2._130_,3.08
stage_2._0004_,3.08
stage_2._0425_,3.08
stage_2._0429_,3.08
stage_2._0452_,3.08
stage_2.feed_output_stage_1\[4\],3.08
stage_2.input_fifo._155_,3.08
stage_2.input_fifo._171_,3.08
stage_2.input_fifo._197_,3.08
stage_2.input_fifo._199_,3.08
stage_2.input_fifo._245_,3.08
stage_2.input_fifo._247_,3.08
stage_2.input_fifo._301_,3.08
stage_2.read_output_2\[102\],3.08
stage_2.read_output_2\[89\],3.08
stage_3._0062_,3.08
stage_3._0209_,3.08
stage_3._0301_,3.08
stage_3._0319_,3.08
stage_3._0437_,3.08
stage_3._0461_,3.08
stage_3._0605_,3.08
stage_3.input_fifo._129_,3.08
stage_3.input_fifo._164_,3.08
stage_3.input_fifo._194_,3.08
stage_3.input_fifo._201_,3.08
stage_3.input_fifo._214_,3.08
stage_3.input_fifo._227_,3.08
stage_3.input_fifo._229_,3.08
stage_3.input_fifo._243_,3.08
stage_3.input_fifo._244_,3.08
stage_3.read_output_3\[60\],3.08
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[13\],3.08
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[16\],3.08
stage_4._0063_,3.08
stage_4._0112_,3.08
stage_4._0561_,3.08
stage_4._0618_,3.08
stage_4.input_fifo._079_,3.08
stage_4.input_fifo._083_,3.08
stage_4.input_fifo._088_,3.08
stage_4.input_fifo._092_,3.08
stage_4.input_fifo._098_,3.08
stage_4.input_fifo._112_,3.08
stage_4.input_fifo._113_,3.08
stage_4.output_fifo.D_OUT\[30\],3.08
stage_4.output_fifo.D_OUT\[32\],3.08
stage_4.output_fifo._066_,3.08
stage_4.output_fifo._131_,3.08
stage_4._0466_,3.06
stage_4.output_fifo._123_,3.06
stage_2.input_fifo._097_,3.045
stage_2.input_fifo._070_,3.005
stage_2.input_fifo._148_,3.005
stage_3.input_fifo._126_,3.005
stage_4.output_fifo._043_,3.005
_076_,2.98
input_1._135_,2.98
stage_2._0471_,2.98
stage_2.input_fifo._183_,2.98
stage_2.input_fifo._280_,2.98
stage_3._0583_,2.98
stage_3._0595_,2.98
stage_3._0702_,2.98
stage_3._0815_,2.98
stage_4._0265_,2.98
stage_4._0635_,2.98
stage_4.input_fifo._119_,2.98
stage_4.output_fifo._110_,2.98
_056_,2.96
_077_,2.96
_133_,2.96
_135_,2.96
_152_,2.96
input_1._074_,2.96
stage_2._0451_,2.96
stage_2._0575_,2.96
stage_2._0585_,2.96
stage_2.input_fifo._234_,2.96
stage_2.input_fifo._235_,2.96
stage_2.input_fifo._244_,2.96
stage_3._0097_,2.96
stage_3._0251_,2.96
stage_3._0613_,2.96
stage_3._0620_,2.96
stage_3.input_fifo._150_,2.96
stage_3.input_fifo._159_,2.96
stage_4._0000_,2.96
stage_4._0271_,2.96
stage_4._0281_,2.96
stage_4._0543_,2.96
stage_4._0632_,2.96
stage_4.input_fifo._109_,2.96
stage_4.input_fifo._120_,2.96
stage_4.input_fifo._125_,2.96
stage_4.input_fifo._135_,2.96
input_1._006_,2.945
stage_3.input_fifo._112_,2.945
stage_4.input_fifo._011_,2.945
stage_4.input_fifo._062_,2.945
input_1._012_,2.885
input_1._040_,2.885
stage_2.input_fifo._019_,2.885
stage_2.input_fifo._048_,2.885
stage_2.input_fifo._150_,2.885
stage_3.input_fifo._004_,2.885
stage_3.input_fifo._063_,2.885
stage_4.input_fifo._024_,2.885
input_1._036_,2.88
input_2._051_,2.88
input_2._056_,2.88
stage_2.input_fifo._098_,2.88
stage_2.input_fifo._101_,2.88
input_1._042_,2.86
input_1._063_,2.86
input_2._042_,2.86
stage_2.feed_output_stage_1\[3\],2.86
stage_2.input_fifo._056_,2.86
stage_2.input_fifo._085_,2.86
stage_2.input_fifo._113_,2.86
stage_2.input_fifo._117_,2.86
stage_2.input_fifo._147_,2.86
stage_2.read_output_2\[70\],2.86
stage_3.input_fifo._041_,2.86
stage_3.read_output_3\[67\],2.86
stage_4._0104_,2.86
stage_4.input_fifo._006_,2.86
stage_4.output_fifo._020_,2.86
net282,2.86
_184_,2.84
stage_4._0649_,2.84
stage_2.input_fifo._063_,2.785
stage_2.input_fifo._140_,2.785
stage_4.input_fifo._061_,2.785
stage_4.output_fifo._001_,2.785
stage_2.read_output_2\[123\],2.76
stage_2.read_output_2\[36\],2.76
stage_2.read_output_2\[75\],2.76
stage_3._0006_,2.76
stage_3._0226_,2.76
net279,2.76
net301,2.76
net307,2.76
net326,2.76
net333,2.76
net334,2.76
net396,2.76
net403,2.76
net412,2.76
stage_2._0281_,2.74
stage_3._0829_,2.74
stage_4._0588_,2.74
net217,2.72
stage_3._0710_,2.72
stage_4._0499_,2.72
input_1._017_,2.715
input_2._041_,2.715
stage_2.input_fifo._013_,2.715
stage_2.input_fifo._047_,2.715
stage_2.input_fifo._050_,2.715
stage_2.input_fifo._100_,2.715
stage_3.input_fifo._048_,2.715
stage_3.input_fifo._084_,2.715
stage_3.input_fifo._106_,2.715
input_1._004_,2.705
input_2._053_,2.705
input_2._059_,2.705
stage_2.input_fifo._028_,2.705
stage_2.input_fifo._069_,2.705
stage_2.input_fifo._130_,2.705
stage_3.input_fifo._016_,2.705
stage_3.input_fifo._020_,2.705
stage_3.input_fifo._085_,2.705
is_valid._01_,2.665
_141_,2.64
stage_2._0432_,2.64
stage_2.read_output_2\[101\],2.64
stage_3._0720_,2.64
stage_3._0837_,2.64
stage_4._0130_,2.64
_066_,2.62
_075_,2.62
_121_,2.62
input_2.D_OUT\[63\],2.62
input_2._080_,2.62
net213,2.62
stage_2._0104_,2.62
stage_2._0114_,2.62
stage_2._0116_,2.62
stage_2._0124_,2.62
stage_2._0534_,2.62
stage_2._0563_,2.62
stage_2._0587_,2.62
stage_2.feed_output_stage_1\[140\],2.62
stage_2.feed_output_stage_1\[2\],2.62
stage_2.input_fifo.D_OUT\[4\],2.62
stage_2.input_fifo._115_,2.62
stage_2.input_fifo._170_,2.62
stage_2.input_fifo._216_,2.62
stage_2.input_fifo._218_,2.62
stage_2.input_fifo._230_,2.62
stage_2.input_fifo._267_,2.62
stage_2.read_output_2\[103\],2.62
stage_2.read_output_2\[76\],2.62
stage_3._0247_,2.62
stage_3._0360_,2.62
stage_3._0656_,2.62
stage_3._0780_,2.62
stage_3.input_fifo._007_,2.62
stage_3.input_fifo._133_,2.62
stage_3.input_fifo._141_,2.62
stage_3.input_fifo._151_,2.62
stage_3.input_fifo._190_,2.62
stage_3.input_fifo._196_,2.62
stage_3.input_fifo._263_,2.62
stage_3.input_fifo._269_,2.62
stage_4._0114_,2.62
stage_4._0382_,2.62
stage_4._0518_,2.62
stage_4.input_fifo._108_,2.62
stage_4.output_fifo._087_,2.62
net417,2.62
input_1._011_,2.595
input_1._013_,2.595
input_1._024_,2.595
input_1._043_,2.595
input_1._054_,2.595
stage_3.input_fifo._046_,2.595
stage_3.input_fifo._068_,2.595
stage_2.input_fifo._093_,2.585
stage_3.input_fifo._011_,2.585
stage_3.input_fifo._093_,2.585
stage_4.input_fifo._016_,2.585
input_1._007_,2.545
input_1._018_,2.545
input_2._036_,2.545
stage_2.input_fifo._045_,2.545
stage_2.input_fifo._102_,2.545
stage_2.input_fifo._107_,2.545
stage_2.input_fifo._146_,2.545
stage_4.input_fifo._066_,2.545
stage_4.output_fifo._000_,2.545
stage_4.output_fifo._037_,2.545
stage_4.output_fifo._050_,2.545
stage_3.input_fifo._014_,2.54
input_2._134_,2.52
stage_2._0319_,2.52
stage_2.input_fifo._010_,2.52
stage_2.input_fifo._044_,2.52
stage_2.input_fifo._205_,2.52
stage_2.input_fifo._294_,2.52
stage_2.input_fifo._306_,2.52
stage_2.input_fifo._317_,2.52
stage_3._0658_,2.52
stage_3._0834_,2.52
stage_3.input_fifo._062_,2.52
stage_4._0346_,2.52
stage_4._0643_,2.52
stage_4.output_fifo._091_,2.52
stage_4.output_fifo._120_,2.52
_011_,2.5
_149_,2.5
input_2._074_,2.5
input_2._117_,2.5
stage_2._0005_,2.5
stage_2._0102_,2.5
stage_2._0126_,2.5
stage_2._0395_,2.5
stage_2._0495_,2.5
stage_2._0559_,2.5
stage_2._0586_,2.5
stage_2.input_fifo._163_,2.5
stage_2.input_fifo._203_,2.5
stage_2.input_fifo._228_,2.5
stage_2.input_fifo._238_,2.5
stage_2.input_fifo._250_,2.5
stage_3._0365_,2.5
stage_3._0585_,2.5
stage_3._0786_,2.5
stage_3.input_fifo._177_,2.5
stage_3.input_fifo._181_,2.5
stage_3.input_fifo._216_,2.5
stage_3.input_fifo._226_,2.5
stage_4._0028_,2.5
stage_4._0189_,2.5
stage_4._0411_,2.5
stage_4._0584_,2.5
stage_4._0604_,2.5
stage_4._0652_,2.5
stage_4.input_fifo._132_,2.5
stage_4.output_fifo.D_OUT\[35\],2.5
stage_4.output_fifo._099_,2.5
net349,2.5
net402,2.5
input_2._011_,2.485
input_2._018_,2.485
input_2._037_,2.485
input_2._044_,2.485
input_2._047_,2.485
input_2._060_,2.485
stage_2.input_fifo._040_,2.485
stage_2.input_fifo._065_,2.485
stage_2.input_fifo._104_,2.485
stage_2.input_fifo._110_,2.485
stage_3.input_fifo._000_,2.485
stage_3.input_fifo._001_,2.485
stage_3.input_fifo._009_,2.485
stage_3.input_fifo._125_,2.485
stage_4.input_fifo._015_,2.485
stage_4.input_fifo._036_,2.485
stage_4.input_fifo._042_,2.485
stage_4.output_fifo._014_,2.485
stage_4.output_fifo._032_,2.485
stage_4.output_fifo._036_,2.485
input_1._005_,2.42
input_1._015_,2.42
input_1._019_,2.42
input_1._050_,2.42
input_2._001_,2.42
input_2._013_,2.42
input_2._024_,2.42
input_2._048_,2.42
input_2._054_,2.42
stage_2.input_fifo._014_,2.42
stage_2.input_fifo._025_,2.42
stage_2.input_fifo._057_,2.42
stage_2.input_fifo._058_,2.42
stage_2.input_fifo._074_,2.42
stage_2.input_fifo._077_,2.42
stage_2.input_fifo._081_,2.42
stage_3.input_fifo._047_,2.42
stage_3.input_fifo._049_,2.42
stage_3.input_fifo._055_,2.42
stage_3.input_fifo._056_,2.42
stage_3.input_fifo._057_,2.42
stage_3.input_fifo._086_,2.42
stage_3.input_fifo._094_,2.42
stage_3.input_fifo._096_,2.42
stage_4.input_fifo._021_,2.42
stage_4.input_fifo._051_,2.42
stage_4.output_fifo._053_,2.42
stage_2._0292_,2.4
stage_2.input_fifo._227_,2.4
stage_2.input_fifo._257_,2.4
stage_2.read_output_2\[120\],2.4
stage_2.read_output_2\[97\],2.4
stage_3._0854_,2.4
stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199\[36\],2.4
net368,2.4
stage_2._0280_,2.38
stage_3._0814_,2.38
stage_3.input_fifo._012_,2.375
stage_3.input_fifo._028_,2.375
stage_3.input_fifo._104_,2.375
input_2._040_,2.325
input_2._046_,2.325
stage_2.input_fifo._053_,2.325
stage_2.input_fifo._068_,2.325
stage_2.input_fifo._112_,2.325
stage_2.input_fifo._138_,2.325
stage_3.input_fifo._044_,2.325
stage_3.input_fifo._064_,2.325
stage_3.input_fifo._098_,2.325
stage_3.input_fifo._124_,2.325
stage_4.input_fifo._014_,2.325
_127_,2.3
_147_,2.3
net211,2.3
stage_2.input_fifo._321_,2.3
stage_3._0327_,2.3
stage_3._0329_,2.3
stage_3._0474_,2.3
stage_3._0527_,2.3
stage_3._0628_,2.3
stage_4._0215_,2.3
stage_4.input_fifo._073_,2.3
net258,2.3
net264,2.3
net266,2.3
net269,2.3
net270,2.3
net274,2.3
net284,2.3
net286,2.3
net296,2.3
net298,2.3
net306,2.3
net308,2.3
net309,2.3
net312,2.3
net315,2.3
net328,2.3
net329,2.3
net341,2.3
net343,2.3
net357,2.3
net360,2.3
net361,2.3
net377,2.3
net378,2.3
net392,2.3
net394,2.3
net411,2.3
net414,2.3
stage_2._0346_,2.28
stage_4._0058_,2.28
stage_4._0071_,2.28
stage_4._0116_,2.28
input_1._003_,2.255
input_1._008_,2.255
input_2._019_,2.255
input_2._027_,2.255
stage_3.input_fifo._066_,2.255
stage_3.input_fifo._105_,2.255
stage_3.input_fifo._123_,2.255
stage_3._0539_,2.23
stage_3.input_fifo._113_,2.225
stage_2.input_fifo._031_,2.205
stage_3.input_fifo._128_,2.205
stage_2.input_fifo._274_,2.2
_175_,2.18
stage_3._0012_,2.18
stage_3._0031_,2.18
stage_3._0085_,2.18
stage_3._0304_,2.18
stage_3._0395_,2.18
stage_3._0599_,2.18
stage_3._0674_,2.18
stage_3._0687_,2.18
stage_4._0059_,2.18
stage_4._0184_,2.18
stage_4._0423_,2.18
stage_4._0494_,2.18
stage_4._0601_,2.18
_004_,2.16
_168_,2.16
_179_,2.16
_186_,2.16
net212,2.16
input_2._133_,2.16
stage_2._0225_,2.16
stage_2._0264_,2.16
stage_2._0313_,2.16
stage_2._0342_,2.16
stage_2._0386_,2.16
stage_2._0428_,2.16
stage_2._0532_,2.16
stage_2._0539_,2.16
stage_2._0543_,2.16
stage_2._0572_,2.16
stage_2.input_fifo._120_,2.16
stage_2.input_fifo._207_,2.16
stage_2.input_fifo._254_,2.16
stage_2.input_fifo._276_,2.16
stage_3._0053_,2.16
stage_3._0096_,2.16
stage_3._0110_,2.16
stage_3._0273_,2.16
stage_3._0299_,2.16
stage_3._0306_,2.16
stage_3._0477_,2.16
stage_3._0479_,2.16
stage_3._0482_,2.16
stage_3._0510_,2.16
stage_3._0535_,2.16
stage_3._0602_,2.16
stage_3._0719_,2.16
stage_3._0738_,2.16
stage_3.input_fifo._157_,2.16
stage_3.input_fifo._206_,2.16
stage_3.input_fifo._235_,2.16
stage_3.input_fifo._251_,2.16
stage_3.input_fifo._257_,2.16
stage_4._0037_,2.16
stage_4._0054_,2.16
stage_4._0131_,2.16
stage_4._0290_,2.16
stage_4._0393_,2.16
stage_4._0528_,2.16
stage_4._0545_,2.16
stage_4._0583_,2.16
stage_4.input_fifo._117_,2.16
stage_4.input_fifo._128_,2.16
stage_4.input_fifo._147_,2.16
stage_2.input_fifo._151_,2.145
input_1._056_,2.125
stage_2.input_fifo._038_,2.125
stage_3.input_fifo._030_,2.125
stage_3.input_fifo._031_,2.125
stage_3.input_fifo._107_,2.125
stage_4.input_fifo._049_,2.125
stage_4.output_fifo._013_,2.125
stage_4.output_fifo._022_,2.125
stage_4.output_fifo._042_,2.125
stage_4.output_fifo._057_,2.125
input_1._009_,2.085
input_1._010_,2.085
input_1._016_,2.085
input_1._047_,2.085
input_1._060_,2.085
input_2._000_,2.085
input_2._007_,2.085
input_2._008_,2.085
stage_2.input_fifo._006_,2.085
stage_2.input_fifo._075_,2.085
stage_2.input_fifo._111_,2.085
stage_2.input_fifo._116_,2.085
stage_2.input_fifo._145_,2.085
stage_3.input_fifo._059_,2.085
stage_3.input_fifo._075_,2.085
stage_3.input_fifo._099_,2.085
stage_3.input_fifo._114_,2.085
stage_4.output_fifo._060_,2.085
stage_4.input_fifo._045_,2.08
stage_3._0809_,2.07
input_1._069_,2.06
input_1._082_,2.06
input_1._129_,2.06
input_2._104_,2.06
input_2._114_,2.06
stage_2._0551_,2.06
stage_2.input_fifo._024_,2.06
stage_2.input_fifo._160_,2.06
stage_2.input_fifo._162_,2.06
stage_2.input_fifo._168_,2.06
stage_2.input_fifo._202_,2.06
stage_2.input_fifo._204_,2.06
stage_2.input_fifo._211_,2.06
stage_2.input_fifo._243_,2.06
stage_2.input_fifo._246_,2.06
stage_2.input_fifo._249_,2.06
stage_2.input_fifo._258_,2.06
stage_2.input_fifo._261_,2.06
stage_2.input_fifo._268_,2.06
stage_2.input_fifo._271_,2.06
stage_2.input_fifo._316_,2.06
stage_3._0094_,2.06
stage_3._0099_,2.06
stage_3.input_fifo._137_,2.06
stage_3.input_fifo._139_,2.06
stage_3.input_fifo._140_,2.06
stage_3.input_fifo._144_,2.06
stage_3.input_fifo._156_,2.06
stage_3.input_fifo._170_,2.06
stage_3.input_fifo._171_,2.06
stage_3.input_fifo._180_,2.06
stage_3.input_fifo._199_,2.06
stage_3.input_fifo._204_,2.06
stage_3.input_fifo._212_,2.06
stage_3.input_fifo._237_,2.06
stage_3.input_fifo._245_,2.06
stage_3.input_fifo._250_,2.06
stage_4._0439_,2.06
stage_4._0461_,2.06
stage_4.input_fifo._077_,2.06
stage_4.input_fifo._124_,2.06
stage_4.input_fifo._126_,2.06
stage_4.input_fifo._127_,2.06
stage_4.input_fifo._140_,2.06
stage_4.input_fifo._143_,2.06
stage_4.output_fifo._101_,2.06
stage_4.output_fifo._102_,2.06
_000_,2.04
input_2._073_,2.04
stage_2._0369_,2.04
stage_2._0403_,2.04
stage_2.input_fifo._157_,2.04
stage_2.input_fifo._164_,2.04
stage_2.input_fifo._223_,2.04
stage_2.input_fifo._240_,2.04
stage_3._0080_,2.04
stage_3._0083_,2.04
stage_3._0233_,2.04
stage_3._0236_,2.04
stage_3._0268_,2.04
stage_3._0471_,2.04
stage_3._0860_,2.04
stage_4._0126_,2.04
stage_4._0146_,2.04
stage_4._0248_,2.04
stage_4._0514_,2.04
stage_4._0602_,2.04
input_1._014_,2.025
input_1._020_,2.025
input_1._021_,2.025
input_1._026_,2.025
input_1._027_,2.025
input_1._032_,2.025
input_1._038_,2.025
input_1._048_,2.025
input_1._051_,2.025
input_1._055_,2.025
input_1._058_,2.025
input_1._061_,2.025
input_2._009_,2.025
input_2._015_,2.025
input_2._022_,2.025
input_2._023_,2.025
input_2._028_,2.025
input_2._031_,2.025
input_2._034_,2.025
input_2._035_,2.025
input_2._039_,2.025
input_2._050_,2.025
input_2._057_,2.025
input_2._058_,2.025
stage_2.input_fifo._015_,2.025
stage_2.input_fifo._016_,2.025
stage_2.input_fifo._021_,2.025
stage_2.input_fifo._029_,2.025
stage_2.input_fifo._030_,2.025
stage_2.input_fifo._041_,2.025
stage_2.input_fifo._071_,2.025
stage_2.input_fifo._072_,2.025
stage_2.input_fifo._076_,2.025
stage_2.input_fifo._079_,2.025
stage_2.input_fifo._084_,2.025
stage_2.input_fifo._087_,2.025
stage_2.input_fifo._096_,2.025
stage_2.input_fifo._105_,2.025
stage_2.input_fifo._109_,2.025
stage_2.input_fifo._132_,2.025
stage_2.input_fifo._139_,2.025
stage_2.input_fifo._149_,2.025
stage_3.input_fifo._002_,2.025
stage_3.input_fifo._013_,2.025
stage_3.input_fifo._017_,2.025
stage_3.input_fifo._019_,2.025
stage_3.input_fifo._024_,2.025
stage_3.input_fifo._029_,2.025
stage_3.input_fifo._032_,2.025
stage_3.input_fifo._042_,2.025
stage_3.input_fifo._052_,2.025
stage_3.input_fifo._053_,2.025
stage_3.input_fifo._054_,2.025
stage_3.input_fifo._058_,2.025
stage_3.input_fifo._067_,2.025
stage_3.input_fifo._073_,2.025
stage_3.input_fifo._074_,2.025
stage_3.input_fifo._077_,2.025
stage_3.input_fifo._079_,2.025
stage_3.input_fifo._082_,2.025
stage_3.input_fifo._091_,2.025
stage_3.input_fifo._092_,2.025
stage_3.input_fifo._100_,2.025
stage_3.input_fifo._117_,2.025
stage_3.input_fifo._119_,2.025
stage_3.input_fifo._127_,2.025
stage_4.input_fifo._005_,2.025
stage_4.input_fifo._009_,2.025
stage_4.input_fifo._010_,2.025
stage_4.input_fifo._013_,2.025
stage_4.input_fifo._019_,2.025
stage_4.input_fifo._020_,2.025
stage_4.input_fifo._022_,2.025
stage_4.input_fifo._025_,2.025
stage_4.input_fifo._026_,2.025
stage_4.input_fifo._033_,2.025
stage_4.input_fifo._035_,2.025
stage_4.input_fifo._037_,2.025
stage_4.input_fifo._038_,2.025
stage_4.input_fifo._039_,2.025
stage_4.input_fifo._043_,2.025
stage_4.input_fifo._050_,2.025
stage_4.input_fifo._053_,2.025
stage_4.input_fifo._056_,2.025
stage_4.input_fifo._060_,2.025
stage_4.input_fifo._063_,2.025
stage_4.output_fifo._018_,2.025
stage_4.output_fifo._019_,2.025
stage_4.output_fifo._023_,2.025
stage_4.output_fifo._028_,2.025
stage_4.output_fifo._039_,2.025
stage_4.output_fifo._041_,2.025
stage_4.output_fifo._044_,2.025
stage_4.output_fifo._045_,2.025
stage_4.output_fifo._047_,2.025
stage_4.output_fifo._048_,2.025
stage_4.output_fifo._058_,2.025
stage_2.input_fifo._295_,2
stage_4.output_fifo._109_,1.96
_167_,1.94
stage_3._0041_,1.94
stage_3._0046_,1.94
stage_3._0660_,1.94
stage_3._0862_,1.94
net320,1.94
input_2._016_,1.915
input_2._020_,1.915
stage_2.input_fifo._022_,1.915
stage_3._0728_,1.915
input_1._023_,1.865
input_1._033_,1.865
input_1._044_,1.865
input_1._049_,1.865
input_1._053_,1.865
input_2._043_,1.865
stage_2.input_fifo._054_,1.865
stage_2.input_fifo._059_,1.865
stage_2.input_fifo._131_,1.865
stage_2.input_fifo._144_,1.865
stage_3.input_fifo._036_,1.865
stage_3.input_fifo._071_,1.865
stage_3.input_fifo._083_,1.865
stage_3.input_fifo._090_,1.865
stage_3.input_fifo._097_,1.865
stage_3.input_fifo._111_,1.865
stage_4.input_fifo._027_,1.865
stage_4.input_fifo._030_,1.865
stage_4.input_fifo._041_,1.865
stage_4.input_fifo._046_,1.865
stage_4.input_fifo._054_,1.865
stage_4.output_fifo._002_,1.865
stage_4.output_fifo._003_,1.865
stage_4.output_fifo._004_,1.865
stage_4.output_fifo._009_,1.865
stage_4.output_fifo._021_,1.865
stage_4.output_fifo._059_,1.865
stage_4.output_fifo._063_,1.865
stage_2._0181_,1.84
stage_2._0266_,1.84
stage_2._0482_,1.84
stage_2.feed_output_stage_1\[134\],1.84
stage_2.read_output_2\[118\],1.84
stage_2.read_output_2\[119\],1.84
stage_2.read_output_2\[78\],1.84
stage_3._0078_,1.84
stage_3._0241_,1.84
stage_3._0441_,1.84
stage_3._0494_,1.84
stage_3._0668_,1.84
stage_3._0795_,1.84
stage_3._0850_,1.84
stage_4._0223_,1.84
stage_4._0524_,1.84
net265,1.84
net322,1.84
net344,1.84
net348,1.84
_033_,1.82
stage_2._0410_,1.82
stage_3._0429_,1.82
stage_4._0548_,1.82
stage_4._0654_,1.82
stage_3._0019_,1.72
stage_3._0081_,1.72
stage_3.input_fifo._272_,1.72
stage_4._0025_,1.72
stage_4._0061_,1.72
stage_4._0074_,1.72
stage_4._0288_,1.72
stage_4._0644_,1.72
_057_,1.7
stage_2._0048_,1.7
stage_2._0118_,1.7
stage_2._0137_,1.7
stage_2._0518_,1.7
stage_3._0011_,1.7
stage_3._0033_,1.7
stage_3._0228_,1.7
stage_3._0276_,1.7
stage_3._0400_,1.7
stage_3._0492_,1.7
stage_3._0523_,1.7
stage_3._0541_,1.7
stage_3._0563_,1.7
stage_3._0685_,1.7
stage_3._0711_,1.7
stage_3._0762_,1.7
stage_3._0869_,1.7
net219,1.7
stage_3.input_fifo._178_,1.7
stage_3.input_fifo._254_,1.7
stage_3.read_output_3\[64\],1.7
stage_4._0205_,1.7
net227,1.7
net256,1.7
input_1._068_,1.6
input_1._070_,1.6
input_1._086_,1.6
input_1._087_,1.6
input_1._119_,1.6
input_2._112_,1.6
stage_2._0541_,1.6
stage_2._0550_,1.6
stage_2._0597_,1.6
stage_3._0243_,1.6
stage_4._0408_,1.6
stage_4.input_fifo._089_,1.6
stage_4.output_fifo._072_,1.6
stage_4.output_fifo._073_,1.6
stage_4.output_fifo._074_,1.6
stage_4.output_fifo._116_,1.6
input_2._021_,1.575
stage_4.output_fifo._034_,1.575
input_1._077_,1.48
stage_2.feed_output_stage_1\[122\],1.48
stage_2.feed_output_stage_1\[123\],1.48
stage_2.feed_output_stage_1\[139\],1.48
stage_2.read_output_2\[10\],1.48
stage_2.read_output_2\[64\],1.48
stage_3._0005_,1.48
stage_3._0028_,1.48
stage_3._0035_,1.48
stage_3.input_fifo._211_,1.48
stage_4._0460_,1.48
net319,1.48
net331,1.48
input_1._022_,1.46
input_1._002_,1.405
input_1._035_,1.405
input_1._037_,1.405
input_2._025_,1.405
stage_2.input_fifo._089_,1.405
stage_3.input_fifo._045_,1.405
stage_3.input_fifo._061_,1.405
stage_3.input_fifo._116_,1.405
stage_4.input_fifo._031_,1.405
stage_4.input_fifo._034_,1.405
stage_4.output_fifo._051_,1.405
stage_2._0489_,1.38
stage_3._0077_,1.38
stage_3._0518_,1.38
stage_3._0726_,1.38
stage_3._0752_,1.38
stage_3._0820_,1.38
stage_3._0866_,1.38
stage_4._0056_,1.38
stage_4._0615_,1.38
net293,1.38
net362,1.38
net393,1.38
stage_4._0434_,1.36
stage_3._0505_,1.26
stage_3._0677_,1.26
stage_3._0819_,1.26
stage_4._0500_,1.26
stage_4._0656_,1.26
stage_3._0751_,1.25
stage_4._0005_,1.25
stage_3._0865_,1.15
_070_,1.14
input_1._080_,1.14
input_1._095_,1.14
input_1._104_,1.14
input_1._114_,1.14
input_1._121_,1.14
input_1._133_,1.14
input_2._072_,1.14
input_2._076_,1.14
input_2._085_,1.14
input_2._091_,1.14
input_2._103_,1.14
input_2._107_,1.14
input_2._121_,1.14
input_2._128_,1.14
stage_2._0108_,1.14
stage_2._0333_,1.14
stage_2._0375_,1.14
stage_2._0524_,1.14
stage_2._0553_,1.14
stage_2._0560_,1.14
stage_2._0562_,1.14
stage_2.input_fifo._180_,1.14
stage_2.input_fifo._181_,1.14
stage_2.input_fifo._189_,1.14
stage_2.input_fifo._214_,1.14
stage_2.input_fifo._221_,1.14
stage_2.input_fifo._225_,1.14
stage_2.input_fifo._237_,1.14
stage_2.input_fifo._272_,1.14
stage_2.input_fifo._282_,1.14
stage_2.input_fifo._309_,1.14
stage_3.input_fifo._172_,1.14
stage_3.input_fifo._200_,1.14
stage_3.input_fifo._215_,1.14
stage_3.input_fifo._262_,1.14
stage_3.input_fifo._270_,1.14
stage_4._0021_,1.14
stage_4._0367_,1.14
stage_4.input_fifo._080_,1.14
stage_4.input_fifo._106_,1.14
stage_4.output_fifo._079_,1.14
stage_4.output_fifo._094_,1.14
_019_,1.02
_143_,1.02
stage_3.read_output_3\[1\],1.02
_124_,0.92
stage_2._0443_,0.92
stage_3._0051_,0.92
stage_3._0054_,0.92
stage_3._0070_,0.92
stage_3._0118_,0.92
stage_3._0443_,0.92
stage_3._0496_,0.92
stage_3._0521_,0.92
stage_3._0533_,0.92
stage_3._0745_,0.92
stage_3._0760_,0.92
stage_3._0861_,0.92
stage_4._0336_,0.92
stage_4._0406_,0.8
stage_4.input_fifo._075_,0.8
stage_2._0059_,0.46
stage_3._0611_,0.46
stage_4._0511_,0.46
stage_4._0560_,0.46
