
*** Running vivado
    with args -log TX_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TX_design_wrapper.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TX_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top TX_design_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1212.895 ; gain = 62.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TX_design_wrapper' [D:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/hdl/TX_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'TX_design' [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/synth/TX_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'TX_design_TX_UART_0_0' [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/.Xil/Vivado-2720-Admin-PC/realtime/TX_design_TX_UART_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TX_design_TX_UART_0_0' (1#1) [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/.Xil/Vivado-2720-Admin-PC/realtime/TX_design_TX_UART_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/synth/TX_design.v:41]
INFO: [Synth 8-6157] synthesizing module 'TX_design_ila_0_0' [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/.Xil/Vivado-2720-Admin-PC/realtime/TX_design_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TX_design_ila_0_0' (2#1) [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/.Xil/Vivado-2720-Admin-PC/realtime/TX_design_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TX_design_vio_0_0' [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/.Xil/Vivado-2720-Admin-PC/realtime/TX_design_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TX_design_vio_0_0' (3#1) [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/.Xil/Vivado-2720-Admin-PC/realtime/TX_design_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/synth/TX_design.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'TX_UART_0'. This will prevent further optimization [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/synth/TX_design.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/synth/TX_design.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TX_design' (4#1) [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/synth/TX_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TX_design_wrapper' (5#1) [D:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/hdl/TX_design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1266.312 ; gain = 115.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1266.312 ; gain = 115.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1266.312 ; gain = 115.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/ip/TX_design_vio_0_0/TX_design_vio_0_0/TX_design_vio_0_0_in_context.xdc] for cell 'TX_design_i/vio_0'
Finished Parsing XDC File [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/ip/TX_design_vio_0_0/TX_design_vio_0_0/TX_design_vio_0_0_in_context.xdc] for cell 'TX_design_i/vio_0'
Parsing XDC File [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/ip/TX_design_ila_0_0/TX_design_ila_0_0/TX_design_ila_0_0_in_context.xdc] for cell 'TX_design_i/ila_0'
Finished Parsing XDC File [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/ip/TX_design_ila_0_0/TX_design_ila_0_0/TX_design_ila_0_0_in_context.xdc] for cell 'TX_design_i/ila_0'
Parsing XDC File [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/ip/TX_design_TX_UART_0_0/TX_design_TX_UART_0_0/TX_design_TX_UART_0_0_in_context.xdc] for cell 'TX_design_i/TX_UART_0'
Finished Parsing XDC File [d:/Vivado/TTCS2/TX_UART/TX_UART.gen/sources_1/bd/TX_design/ip/TX_design_TX_UART_0_0/TX_design_TX_UART_0_0/TX_design_TX_UART_0_0_in_context.xdc] for cell 'TX_design_i/TX_UART_0'
Parsing XDC File [D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TX_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TX_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1283.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.246 ; gain = 132.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.246 ; gain = 132.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for TX_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TX_design_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TX_design_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TX_design_i/TX_UART_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.246 ; gain = 132.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.246 ; gain = 132.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.246 ; gain = 132.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.773 ; gain = 192.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.773 ; gain = 192.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1361.852 ; gain = 211.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |TX_design_TX_UART_0_0 |         1|
|2     |TX_design_ila_0_0     |         1|
|3     |TX_design_vio_0_0     |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |TX_design_TX_UART_0 |     1|
|2     |TX_design_ila_0     |     1|
|3     |TX_design_vio_0     |     1|
|4     |IBUF                |    10|
|5     |OBUF                |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1366.723 ; gain = 199.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.723 ; gain = 216.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1379.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1379.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1379.754 ; gain = 229.176
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/TTCS2/TX_UART/TX_UART.runs/synth_1/TX_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TX_design_wrapper_utilization_synth.rpt -pb TX_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 00:06:32 2025...
