<stg><name>dense</name>


<trans_list>

<trans id="3103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="30" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="42" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="49" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader137.preheader:3  %input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader137.preheader:8  %sext_ln7_1 = sext i32 %input_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln7_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader137.preheader:9  %input_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln7_1

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:14  %temp_0_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_0_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:15  %temp_1_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_1_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:16  %temp_2_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_2_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:17  %temp_3_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_3_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:18  %temp_4_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_4_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:19  %temp_5_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_5_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:20  %temp_6_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_6_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:21  %temp_7_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_7_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:22  %tempWeight_0_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:23  %tempWeight_1_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:24  %tempWeight_2_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:25  %tempWeight_3_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:26  %tempWeight_4_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:27  %tempWeight_5_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:28  %tempWeight_6_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
.preheader137.preheader:29  %tempWeight_7_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader137.preheader:0  %fcBias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcBias_V_offset)

]]></Node>
<StgValue><ssdm name="fcBias_V_offset_read"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader137.preheader:1  %fcWeight_V_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcWeight_V_offset)

]]></Node>
<StgValue><ssdm name="fcWeight_V_offset_re"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader137.preheader:2  %outputDense_V_offset_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputDense_V_offset)

]]></Node>
<StgValue><ssdm name="outputDense_V_offset_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="33" op_0_bw="32">
<![CDATA[
.preheader137.preheader:4  %sext_ln8 = sext i32 %fcBias_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
.preheader137.preheader:5  %sext_ln8_1 = sext i32 %fcWeight_V_offset_re to i64

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader137.preheader:6  %input_V_addr = getelementptr i8* %input_V, i64 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="33" op_0_bw="32">
<![CDATA[
.preheader137.preheader:7  %sext_ln7 = sext i32 %outputDense_V_offset_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader137.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader137.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader137.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader137.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader137.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader137.preheader:31  br label %.preheader137

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader137:0  %i_0 = phi i10 [ %i, %1 ], [ 0, %.preheader137.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader137:1  %icmp_ln15 = icmp eq i10 %i_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader137:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader137:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137:4  br i1 %icmp_ln15, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %input_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr_1)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_read"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="10">
<![CDATA[
:1  %trunc_ln203 = trunc i10 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_0, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
:3  %zext_ln203 = zext i7 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_0_V_addr = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_0_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_1_V_addr = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_1_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_2_V_addr = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_2_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_3_V_addr = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_3_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_4_V_addr = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_4_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_5_V_addr = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_5_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_6_V_addr = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_6_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %temp_7_V_addr = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_7_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:12  switch i3 %trunc_ln203, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln16"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0  store i8 %input_V_addr_1_read, i8* %temp_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0  store i8 %input_V_addr_1_read, i8* %temp_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0  store i8 %input_V_addr_1_read, i8* %temp_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0  store i8 %input_V_addr_1_read, i8* %temp_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2:0  store i8 %input_V_addr_1_read, i8* %temp_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1:0  store i8 %input_V_addr_1_read, i8* %temp_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0:0  store i8 %input_V_addr_1_read, i8* %temp_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0  store i8 %input_V_addr_1_read, i8* %temp_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader137

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader:0  %i2_0 = phi i13 [ %i_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:1  %icmp_ln20 = icmp eq i13 %i2_0, -352

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7840, i64 7840, i64 7840)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %i_1 = add i13 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln20, label %.preheader2622.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)

]]></Node>
<StgValue><ssdm name="input_V_addr_read"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="13">
<![CDATA[
:1  %trunc_ln203_1 = trunc i13 %i2_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %lshr_ln203_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %i2_0, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln203_1 = zext i10 %lshr_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tempWeight_0_V_addr = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tempWeight_1_V_addr = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tempWeight_2_V_addr = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %tempWeight_3_V_addr = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tempWeight_4_V_addr = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tempWeight_5_V_addr = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %tempWeight_6_V_addr = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tempWeight_7_V_addr = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:12  switch i3 %trunc_ln203_1, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader2622.preheader:0  br label %.preheader2622

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %input_V_addr_read, i8* %tempWeight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %input_V_addr_read, i8* %tempWeight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %input_V_addr_read, i8* %tempWeight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %input_V_addr_read, i8* %tempWeight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %input_V_addr_read, i8* %tempWeight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %input_V_addr_read, i8* %tempWeight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %input_V_addr_read, i8* %tempWeight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %input_V_addr_read, i8* %tempWeight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2622:0  %c_0 = phi i4 [ %c, %6 ], [ 0, %.preheader2622.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader2622:1  %phi_mul = phi i13 [ %add_ln35_112, %6 ], [ 0, %.preheader2622.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader2622:2  %add_ln35_112 = add i13 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln35_112"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2622:3  %icmp_ln30 = icmp eq i4 %c_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2622:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2622:5  %c = add i4 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2622:6  br i1 %icmp_ln30, label %7, label %4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="4">
<![CDATA[
:0  %zext_ln31 = zext i4 %c_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %add_ln31 = add i33 %sext_ln8, %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="33">
<![CDATA[
:2  %sext_ln31 = sext i33 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:3  %fcBias_V_addr = getelementptr i8* %input_V, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="fcBias_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="179" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="180" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="181" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="182" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="185" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="186" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:5  %sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="188" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_Val2_1_0 = phi i8 [ %sum_V, %4 ], [ %add_ln703_111, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_1_0"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %i3_0_0 = phi i10 [ 0, %4 ], [ %add_ln33_96, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i3_0_0"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="10">
<![CDATA[
:2  %i3_0_0_cast = zext i10 %i3_0_0 to i13

]]></Node>
<StgValue><ssdm name="i3_0_0_cast"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln33 = icmp eq i10 %i3_0_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln33, label %6, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:0  %add_ln35 = add i13 %i3_0_0_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %lshr_ln1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i3_0_0, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2  %zext_ln1116 = zext i7 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %temp_0_V_addr_1 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:4  %temp_0_V_load = load i8* %temp_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %lshr_ln2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:7  %zext_ln1117 = zext i10 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %tempWeight_0_V_addr_1 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:9  %tempWeight_0_V_load = load i8* %tempWeight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:21  %or_ln33 = or i10 %i3_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:22  %zext_ln33 = zext i10 %or_ln33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:23  %add_ln35_1 = add i13 %zext_ln33, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24  %temp_1_V_addr_1 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:25  %temp_1_V_load = load i8* %temp_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27  %lshr_ln1117_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_1, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_1"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:28  %zext_ln1117_1 = zext i10 %lshr_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_1"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %tempWeight_1_V_addr_1 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:30  %tempWeight_1_V_load = load i8* %tempWeight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:42  %or_ln33_1 = or i10 %i3_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:43  %zext_ln33_1 = zext i10 %or_ln33_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:44  %add_ln35_2 = add i13 %zext_ln33_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:45  %temp_2_V_addr_1 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:46  %temp_2_V_load = load i8* %temp_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %lshr_ln1117_2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_2, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_2"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:49  %zext_ln1117_2 = zext i10 %lshr_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_2"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50  %tempWeight_2_V_addr_1 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:51  %tempWeight_2_V_load = load i8* %tempWeight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:63  %or_ln33_2 = or i10 %i3_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:64  %zext_ln33_2 = zext i10 %or_ln33_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:65  %add_ln35_3 = add i13 %zext_ln33_2, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:66  %temp_3_V_addr_1 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:67  %temp_3_V_load = load i8* %temp_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:69  %lshr_ln1117_3 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_3, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_3"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:70  %zext_ln1117_3 = zext i10 %lshr_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_3"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:71  %tempWeight_3_V_addr_1 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_3

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:72  %tempWeight_3_V_load = load i8* %tempWeight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:84  %or_ln33_3 = or i10 %i3_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln33_3"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:85  %zext_ln33_3 = zext i10 %or_ln33_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:86  %add_ln35_4 = add i13 %zext_ln33_3, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:87  %temp_4_V_addr_1 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:88  %temp_4_V_load = load i8* %temp_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:90  %lshr_ln1117_4 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_4, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_4"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:91  %zext_ln1117_4 = zext i10 %lshr_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_4"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:92  %tempWeight_4_V_addr_1 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_4

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:93  %tempWeight_4_V_load = load i8* %tempWeight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:105  %or_ln33_4 = or i10 %i3_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln33_4"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:106  %zext_ln33_4 = zext i10 %or_ln33_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:107  %add_ln35_5 = add i13 %zext_ln33_4, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:108  %temp_5_V_addr_1 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:109  %temp_5_V_load = load i8* %temp_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:111  %lshr_ln1117_5 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_5, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_5"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:112  %zext_ln1117_5 = zext i10 %lshr_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:113  %tempWeight_5_V_addr_1 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:114  %tempWeight_5_V_load = load i8* %tempWeight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:126  %or_ln33_5 = or i10 %i3_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln33_5"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:127  %zext_ln33_5 = zext i10 %or_ln33_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:128  %add_ln35_6 = add i13 %zext_ln33_5, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:129  %temp_6_V_addr_1 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:130  %temp_6_V_load = load i8* %temp_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:132  %lshr_ln1117_6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_6, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_6"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:133  %zext_ln1117_6 = zext i10 %lshr_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:134  %tempWeight_6_V_addr_1 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:135  %tempWeight_6_V_load = load i8* %tempWeight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:147  %or_ln33_6 = or i10 %i3_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln33_6"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:148  %zext_ln33_6 = zext i10 %or_ln33_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:149  %add_ln35_7 = add i13 %zext_ln33_6, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:150  %temp_7_V_addr_1 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:151  %temp_7_V_load = load i8* %temp_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:153  %lshr_ln1117_7 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_7, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_7"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:154  %zext_ln1117_7 = zext i10 %lshr_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:155  %tempWeight_7_V_addr_1 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_1"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:156  %tempWeight_7_V_load = load i8* %tempWeight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:168  %or_ln33_7 = or i10 %i3_0_0, 8

]]></Node>
<StgValue><ssdm name="or_ln33_7"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:169  %zext_ln33_7 = zext i10 %or_ln33_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:170  %add_ln35_8 = add i13 %zext_ln33_7, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:171  %lshr_ln1116_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_1"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:172  %zext_ln1116_1 = zext i7 %lshr_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:173  %temp_0_V_addr_2 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:174  %temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_1"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:176  %lshr_ln1117_8 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_8, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_8"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:177  %zext_ln1117_8 = zext i10 %lshr_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:178  %tempWeight_0_V_addr_2 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_8

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_2"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:179  %tempWeight_0_V_load_1 = load i8* %tempWeight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_1"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:191  %or_ln33_8 = or i10 %i3_0_0, 9

]]></Node>
<StgValue><ssdm name="or_ln33_8"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:192  %zext_ln33_8 = zext i10 %or_ln33_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:193  %add_ln35_9 = add i13 %zext_ln33_8, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:194  %lshr_ln1116_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_8, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_2"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:195  %zext_ln1116_2 = zext i7 %lshr_ln1116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:196  %temp_1_V_addr_2 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:197  %temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_1"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:199  %lshr_ln1117_9 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_9, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_9"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:200  %zext_ln1117_9 = zext i10 %lshr_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:201  %tempWeight_1_V_addr_2 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_9

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:202  %tempWeight_1_V_load_1 = load i8* %tempWeight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_1"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:237  %or_ln33_10 = or i10 %i3_0_0, 11

]]></Node>
<StgValue><ssdm name="or_ln33_10"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:238  %zext_ln33_10 = zext i10 %or_ln33_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:239  %add_ln35_11 = add i13 %zext_ln33_10, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:240  %lshr_ln1116_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_10, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_4"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:241  %zext_ln1116_4 = zext i7 %lshr_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:242  %temp_3_V_addr_2 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_2"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:243  %temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_1"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:245  %lshr_ln1117_10 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_11, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_10"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:246  %zext_ln1117_11 = zext i10 %lshr_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:247  %tempWeight_3_V_addr_2 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_2"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:248  %tempWeight_3_V_load_1 = load i8* %tempWeight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_1"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:283  %or_ln33_12 = or i10 %i3_0_0, 13

]]></Node>
<StgValue><ssdm name="or_ln33_12"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:284  %zext_ln33_12 = zext i10 %or_ln33_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:285  %add_ln35_13 = add i13 %zext_ln33_12, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:286  %lshr_ln1116_6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_12, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_6"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:287  %zext_ln1116_6 = zext i7 %lshr_ln1116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:288  %temp_5_V_addr_2 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_2"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:289  %temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_1"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:291  %lshr_ln1117_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_13, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_12"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:292  %zext_ln1117_13 = zext i10 %lshr_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:293  %tempWeight_5_V_addr_2 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_13

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_2"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:294  %tempWeight_5_V_load_1 = load i8* %tempWeight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_1"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:306  %or_ln33_13 = or i10 %i3_0_0, 14

]]></Node>
<StgValue><ssdm name="or_ln33_13"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:307  %zext_ln33_13 = zext i10 %or_ln33_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:308  %add_ln35_14 = add i13 %zext_ln33_13, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:309  %lshr_ln1116_7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_13, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_7"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:310  %zext_ln1116_7 = zext i7 %lshr_ln1116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:311  %temp_6_V_addr_2 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:312  %temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_1"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:314  %lshr_ln1117_13 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_14, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_13"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:315  %zext_ln1117_14 = zext i10 %lshr_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:316  %tempWeight_6_V_addr_2 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_2"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:317  %tempWeight_6_V_load_1 = load i8* %tempWeight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_1"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:329  %or_ln33_14 = or i10 %i3_0_0, 15

]]></Node>
<StgValue><ssdm name="or_ln33_14"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:330  %zext_ln33_14 = zext i10 %or_ln33_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_14"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:331  %add_ln35_15 = add i13 %zext_ln33_14, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:332  %lshr_ln1116_8 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_14, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_8"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:333  %zext_ln1116_8 = zext i7 %lshr_ln1116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:334  %temp_7_V_addr_2 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:335  %temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_1"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:337  %lshr_ln1117_14 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_15, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_14"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:338  %zext_ln1117_15 = zext i10 %lshr_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:339  %tempWeight_7_V_addr_2 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:340  %tempWeight_7_V_load_1 = load i8* %tempWeight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_1"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2672  %add_ln33_96 = add i10 112, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_96"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:0  %add_ln203 = add i33 %zext_ln31, %sext_ln7

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="64" op_0_bw="33">
<![CDATA[
:1  %sext_ln203 = sext i33 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:2  %fcBias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="336" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:4  %temp_0_V_load = load i8* %temp_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:9  %tempWeight_0_V_load = load i8* %tempWeight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:25  %temp_1_V_load = load i8* %temp_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:30  %tempWeight_1_V_load = load i8* %tempWeight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:46  %temp_2_V_load = load i8* %temp_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:51  %tempWeight_2_V_load = load i8* %tempWeight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:67  %temp_3_V_load = load i8* %temp_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:72  %tempWeight_3_V_load = load i8* %tempWeight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:88  %temp_4_V_load = load i8* %temp_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:93  %tempWeight_4_V_load = load i8* %tempWeight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:109  %temp_5_V_load = load i8* %temp_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:114  %tempWeight_5_V_load = load i8* %tempWeight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:130  %temp_6_V_load = load i8* %temp_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:135  %tempWeight_6_V_load = load i8* %tempWeight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:151  %temp_7_V_load = load i8* %temp_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:156  %tempWeight_7_V_load = load i8* %tempWeight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:174  %temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:179  %tempWeight_0_V_load_1 = load i8* %tempWeight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_1"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:197  %temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_1"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:202  %tempWeight_1_V_load_1 = load i8* %tempWeight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_1"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:214  %or_ln33_9 = or i10 %i3_0_0, 10

]]></Node>
<StgValue><ssdm name="or_ln33_9"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:215  %zext_ln33_9 = zext i10 %or_ln33_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:216  %add_ln35_10 = add i13 %zext_ln33_9, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:217  %lshr_ln1116_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_9, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_3"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:218  %zext_ln1116_3 = zext i7 %lshr_ln1116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:219  %temp_2_V_addr_2 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_2"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:220  %temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_1"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:222  %lshr_ln1117_s = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_10, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_s"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:223  %zext_ln1117_10 = zext i10 %lshr_ln1117_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:224  %tempWeight_2_V_addr_2 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_2"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:225  %tempWeight_2_V_load_1 = load i8* %tempWeight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_1"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:243  %temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_1"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:248  %tempWeight_3_V_load_1 = load i8* %tempWeight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_1"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:260  %or_ln33_11 = or i10 %i3_0_0, 12

]]></Node>
<StgValue><ssdm name="or_ln33_11"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:261  %zext_ln33_11 = zext i10 %or_ln33_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:262  %add_ln35_12 = add i13 %zext_ln33_11, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:263  %lshr_ln1116_5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_5"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:264  %zext_ln1116_5 = zext i7 %lshr_ln1116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:265  %temp_4_V_addr_2 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:266  %temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_1"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:268  %lshr_ln1117_11 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_12, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_11"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:269  %zext_ln1117_12 = zext i10 %lshr_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:270  %tempWeight_4_V_addr_2 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:271  %tempWeight_4_V_load_1 = load i8* %tempWeight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_1"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:289  %temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_1"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:294  %tempWeight_5_V_load_1 = load i8* %tempWeight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_1"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:312  %temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_1"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:317  %tempWeight_6_V_load_1 = load i8* %tempWeight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_1"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:335  %temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_1"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:340  %tempWeight_7_V_load_1 = load i8* %tempWeight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_1"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:352  %add_ln33 = add i10 16, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:353  %zext_ln33_15 = zext i10 %add_ln33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_15"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:354  %add_ln35_16 = add i13 %zext_ln33_15, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:355  %lshr_ln1116_9 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_9"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:356  %zext_ln1116_9 = zext i7 %lshr_ln1116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:357  %temp_0_V_addr_3 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_3"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:358  %temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_2"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:360  %lshr_ln1117_15 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_16, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_15"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:361  %zext_ln1117_16 = zext i10 %lshr_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:362  %tempWeight_0_V_addr_3 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_3"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:363  %tempWeight_0_V_load_2 = load i8* %tempWeight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_2"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:375  %add_ln33_1 = add i10 17, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:376  %zext_ln33_16 = zext i10 %add_ln33_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_16"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:377  %add_ln35_17 = add i13 %zext_ln33_16, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:378  %lshr_ln1116_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_s"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:379  %zext_ln1116_10 = zext i7 %lshr_ln1116_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:380  %temp_1_V_addr_3 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_3"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:381  %temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_2"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:383  %lshr_ln1117_16 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_17, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_16"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:384  %zext_ln1117_17 = zext i10 %lshr_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_17"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:385  %tempWeight_1_V_addr_3 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_3"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:386  %tempWeight_1_V_load_2 = load i8* %tempWeight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_2"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:398  %add_ln33_2 = add i10 18, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:399  %zext_ln33_17 = zext i10 %add_ln33_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_17"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:400  %add_ln35_18 = add i13 %zext_ln33_17, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:401  %lshr_ln1116_10 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_10"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:402  %zext_ln1116_11 = zext i7 %lshr_ln1116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:403  %temp_2_V_addr_3 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_3"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:404  %temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_2"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:406  %lshr_ln1117_17 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_18, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_17"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:407  %zext_ln1117_18 = zext i10 %lshr_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_18"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:408  %tempWeight_2_V_addr_3 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_3"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:409  %tempWeight_2_V_load_2 = load i8* %tempWeight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_2"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:421  %add_ln33_3 = add i10 19, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:422  %zext_ln33_18 = zext i10 %add_ln33_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_18"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:423  %add_ln35_19 = add i13 %zext_ln33_18, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:424  %lshr_ln1116_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_11"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:425  %zext_ln1116_12 = zext i7 %lshr_ln1116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:426  %temp_3_V_addr_3 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_3"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:427  %temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_2"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:429  %lshr_ln1117_18 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_19, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_18"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:430  %zext_ln1117_19 = zext i10 %lshr_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_19"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:431  %tempWeight_3_V_addr_3 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_3"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:432  %tempWeight_3_V_load_2 = load i8* %tempWeight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_2"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:444  %add_ln33_4 = add i10 20, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:445  %zext_ln33_19 = zext i10 %add_ln33_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_19"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:446  %add_ln35_20 = add i13 %zext_ln33_19, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_20"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:447  %lshr_ln1116_12 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_4, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_12"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:448  %zext_ln1116_13 = zext i7 %lshr_ln1116_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:449  %temp_4_V_addr_3 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_3"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:450  %temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_2"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:452  %lshr_ln1117_19 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_20, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_19"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:453  %zext_ln1117_20 = zext i10 %lshr_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_20"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:454  %tempWeight_4_V_addr_3 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_3"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:455  %tempWeight_4_V_load_2 = load i8* %tempWeight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_2"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:467  %add_ln33_5 = add i10 21, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:468  %zext_ln33_20 = zext i10 %add_ln33_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_20"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:469  %add_ln35_21 = add i13 %zext_ln33_20, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_21"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:470  %lshr_ln1116_13 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_5, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_13"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:471  %zext_ln1116_14 = zext i7 %lshr_ln1116_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:472  %temp_5_V_addr_3 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_3"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:473  %temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_2"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:475  %lshr_ln1117_20 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_21, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_20"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:476  %zext_ln1117_21 = zext i10 %lshr_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_21"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:477  %tempWeight_5_V_addr_3 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_3"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:478  %tempWeight_5_V_load_2 = load i8* %tempWeight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_2"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:513  %add_ln33_7 = add i10 23, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:514  %zext_ln33_22 = zext i10 %add_ln33_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_22"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:515  %add_ln35_23 = add i13 %zext_ln33_22, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_23"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:516  %lshr_ln1116_15 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_15"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:517  %zext_ln1116_16 = zext i7 %lshr_ln1116_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:518  %temp_7_V_addr_3 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_3"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:519  %temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_2"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:521  %lshr_ln1117_22 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_23, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_22"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:522  %zext_ln1117_23 = zext i10 %lshr_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_23"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:523  %tempWeight_7_V_addr_3 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_3"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:524  %tempWeight_7_V_load_2 = load i8* %tempWeight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_2"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:536  %add_ln33_8 = add i10 24, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:537  %zext_ln33_23 = zext i10 %add_ln33_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_23"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:538  %add_ln35_24 = add i13 %zext_ln33_23, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_24"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:539  %lshr_ln1116_16 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_8, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_16"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:540  %zext_ln1116_17 = zext i7 %lshr_ln1116_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:541  %temp_0_V_addr_4 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_4"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:542  %temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_3"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:544  %lshr_ln1117_23 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_24, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_23"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:545  %zext_ln1117_24 = zext i10 %lshr_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_24"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:546  %tempWeight_0_V_addr_4 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_4"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:547  %tempWeight_0_V_load_3 = load i8* %tempWeight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_3"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:559  %add_ln33_9 = add i10 25, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:560  %zext_ln33_24 = zext i10 %add_ln33_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_24"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:561  %add_ln35_25 = add i13 %zext_ln33_24, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_25"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:562  %lshr_ln1116_17 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_9, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_17"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:563  %zext_ln1116_18 = zext i7 %lshr_ln1116_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:564  %temp_1_V_addr_4 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_4"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:565  %temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_3"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:567  %lshr_ln1117_24 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_25, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_24"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:568  %zext_ln1117_25 = zext i10 %lshr_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_25"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:569  %tempWeight_1_V_addr_4 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_4"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:570  %tempWeight_1_V_load_3 = load i8* %tempWeight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_3"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:605  %add_ln33_11 = add i10 27, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:606  %zext_ln33_26 = zext i10 %add_ln33_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_26"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:607  %add_ln35_27 = add i13 %zext_ln33_26, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_27"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:608  %lshr_ln1116_19 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_19"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:609  %zext_ln1116_20 = zext i7 %lshr_ln1116_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:610  %temp_3_V_addr_4 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_4"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:611  %temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_3"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:613  %lshr_ln1117_26 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_27, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_26"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:614  %zext_ln1117_27 = zext i10 %lshr_ln1117_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_27"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:615  %tempWeight_3_V_addr_4 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_4"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:616  %tempWeight_3_V_load_3 = load i8* %tempWeight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_3"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:674  %add_ln33_14 = add i10 30, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_14"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:675  %zext_ln33_29 = zext i10 %add_ln33_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_29"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:676  %add_ln35_30 = add i13 %zext_ln33_29, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_30"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:677  %lshr_ln1116_22 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_14, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_22"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:678  %zext_ln1116_23 = zext i7 %lshr_ln1116_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:679  %temp_6_V_addr_4 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_4"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:680  %temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_3"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:682  %lshr_ln1117_29 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_30, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_29"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:683  %zext_ln1117_30 = zext i10 %lshr_ln1117_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_30"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:684  %tempWeight_6_V_addr_4 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_4"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:685  %tempWeight_6_V_load_3 = load i8* %tempWeight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_3"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:697  %add_ln33_15 = add i10 31, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_15"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:698  %zext_ln33_30 = zext i10 %add_ln33_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_30"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:699  %add_ln35_31 = add i13 %zext_ln33_30, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_31"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:700  %lshr_ln1116_23 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_15, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_23"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:701  %zext_ln1116_24 = zext i7 %lshr_ln1116_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:702  %temp_7_V_addr_4 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_4"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:703  %temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_3"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:705  %lshr_ln1117_30 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_31, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_30"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:706  %zext_ln1117_31 = zext i10 %lshr_ln1117_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_31"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:707  %tempWeight_7_V_addr_4 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_4"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:708  %tempWeight_7_V_load_3 = load i8* %tempWeight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="518" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:5  %sext_ln1116 = sext i8 %temp_0_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:10  %sext_ln1118 = sext i8 %tempWeight_0_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11  %mul_ln1118 = mul i16 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:13  %trunc_ln851 = trunc i16 %mul_ln1118 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:14  %icmp_ln851 = icmp eq i6 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %tmp = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:17  %add_ln703_112 = add i5 1, %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:18  %select_ln851 = select i1 %icmp_ln851, i5 %tmp, i5 %add_ln703_112

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:19  %select_ln850 = select i1 %tmp_1, i5 %select_ln851, i5 %tmp

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:26  %sext_ln1116_1 = sext i8 %temp_1_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:31  %sext_ln1118_1 = sext i8 %tempWeight_1_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:32  %mul_ln1118_1 = mul i16 %sext_ln1118_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:33  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:34  %trunc_ln851_1 = trunc i16 %mul_ln1118_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_1"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:35  %icmp_ln851_1 = icmp eq i6 %trunc_ln851_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_1"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:36  %tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_1, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_1, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:38  %add_ln703_113 = add i5 1, %tmp_4

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:39  %select_ln851_1 = select i1 %icmp_ln851_1, i5 %tmp_6, i5 %add_ln703_113

]]></Node>
<StgValue><ssdm name="select_ln851_1"/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:40  %select_ln850_1 = select i1 %tmp_3, i5 %select_ln851_1, i5 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln850_1"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:47  %sext_ln1116_2 = sext i8 %temp_2_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:52  %sext_ln1118_2 = sext i8 %tempWeight_2_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:53  %mul_ln1118_2 = mul i16 %sext_ln1118_2, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:54  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:55  %trunc_ln851_2 = trunc i16 %mul_ln1118_2 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_2"/></StgValue>
</operation>

<operation id="545" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:56  %icmp_ln851_2 = icmp eq i6 %trunc_ln851_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_2"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57  %tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_2, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58  %tmp_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_2, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:59  %add_ln703_114 = add i5 1, %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:60  %select_ln851_2 = select i1 %icmp_ln851_2, i5 %tmp_s, i5 %add_ln703_114

]]></Node>
<StgValue><ssdm name="select_ln851_2"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:61  %select_ln850_2 = select i1 %tmp_5, i5 %select_ln851_2, i5 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln850_2"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:68  %sext_ln1116_3 = sext i8 %temp_3_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:73  %sext_ln1118_3 = sext i8 %tempWeight_3_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:74  %mul_ln1118_3 = mul i16 %sext_ln1118_3, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:75  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:76  %trunc_ln851_3 = trunc i16 %mul_ln1118_3 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_3"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:77  %icmp_ln851_3 = icmp eq i6 %trunc_ln851_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_3"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:78  %tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_3, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:79  %tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_3, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:80  %add_ln703_115 = add i5 1, %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:81  %select_ln851_3 = select i1 %icmp_ln851_3, i5 %tmp_10, i5 %add_ln703_115

]]></Node>
<StgValue><ssdm name="select_ln851_3"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:82  %select_ln850_3 = select i1 %tmp_8, i5 %select_ln851_3, i5 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln850_3"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:89  %sext_ln1116_4 = sext i8 %temp_4_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="563" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:94  %sext_ln1118_4 = sext i8 %tempWeight_4_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="564" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:95  %mul_ln1118_4 = mul i16 %sext_ln1118_4, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="565" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:96  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:97  %trunc_ln851_4 = trunc i16 %mul_ln1118_4 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_4"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:98  %icmp_ln851_4 = icmp eq i6 %trunc_ln851_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_4"/></StgValue>
</operation>

<operation id="568" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:99  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_4, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:100  %tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_4, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="570" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:101  %add_ln703_116 = add i5 1, %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="571" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:102  %select_ln851_4 = select i1 %icmp_ln851_4, i5 %tmp_13, i5 %add_ln703_116

]]></Node>
<StgValue><ssdm name="select_ln851_4"/></StgValue>
</operation>

<operation id="572" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:103  %select_ln850_4 = select i1 %tmp_11, i5 %select_ln851_4, i5 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln850_4"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:131  %sext_ln1116_6 = sext i8 %temp_6_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:136  %sext_ln1118_6 = sext i8 %tempWeight_6_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:137  %mul_ln1118_6 = mul i16 %sext_ln1118_6, %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:138  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:139  %trunc_ln851_6 = trunc i16 %mul_ln1118_6 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_6"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:140  %icmp_ln851_6 = icmp eq i6 %trunc_ln851_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_6"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:141  %tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_6, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:142  %tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_6, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:143  %add_ln703_118 = add i5 1, %tmp_18

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:144  %select_ln851_6 = select i1 %icmp_ln851_6, i5 %tmp_19, i5 %add_ln703_118

]]></Node>
<StgValue><ssdm name="select_ln851_6"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:145  %select_ln850_6 = select i1 %tmp_17, i5 %select_ln851_6, i5 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln850_6"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:146  %shl_ln703_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_6"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:152  %sext_ln1116_7 = sext i8 %temp_7_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:157  %sext_ln1118_7 = sext i8 %tempWeight_7_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:158  %mul_ln1118_7 = mul i16 %sext_ln1118_7, %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:159  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="589" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:160  %trunc_ln851_7 = trunc i16 %mul_ln1118_7 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_7"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:161  %icmp_ln851_7 = icmp eq i6 %trunc_ln851_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_7"/></StgValue>
</operation>

<operation id="591" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:162  %tmp_21 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_7, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="592" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:163  %tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_7, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="593" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:164  %add_ln703_119 = add i5 1, %tmp_21

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="594" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:165  %select_ln851_7 = select i1 %icmp_ln851_7, i5 %tmp_22, i5 %add_ln703_119

]]></Node>
<StgValue><ssdm name="select_ln851_7"/></StgValue>
</operation>

<operation id="595" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:166  %select_ln850_7 = select i1 %tmp_20, i5 %select_ln851_7, i5 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln850_7"/></StgValue>
</operation>

<operation id="596" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:198  %sext_ln1116_9 = sext i8 %temp_1_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="597" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:203  %sext_ln1118_9 = sext i8 %tempWeight_1_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:204  %mul_ln1118_9 = mul i16 %sext_ln1118_9, %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:205  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:206  %trunc_ln851_9 = trunc i16 %mul_ln1118_9 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_9"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:207  %icmp_ln851_9 = icmp eq i6 %trunc_ln851_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_9"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:208  %tmp_27 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_9, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:209  %tmp_28 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_9, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:210  %add_ln703_121 = add i5 1, %tmp_27

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:211  %select_ln851_9 = select i1 %icmp_ln851_9, i5 %tmp_28, i5 %add_ln703_121

]]></Node>
<StgValue><ssdm name="select_ln851_9"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:212  %select_ln850_9 = select i1 %tmp_26, i5 %select_ln851_9, i5 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln850_9"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:213  %shl_ln703_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_9, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_9"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:220  %temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_1"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:225  %tempWeight_2_V_load_1 = load i8* %tempWeight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_1"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:244  %sext_ln1116_11 = sext i8 %temp_3_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:249  %sext_ln1118_11 = sext i8 %tempWeight_3_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:250  %mul_ln1118_11 = mul i16 %sext_ln1118_11, %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:251  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:252  %trunc_ln851_11 = trunc i16 %mul_ln1118_11 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_11"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:253  %icmp_ln851_11 = icmp eq i6 %trunc_ln851_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_11"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:254  %tmp_33 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_11, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:255  %tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_11, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:256  %add_ln703_123 = add i5 1, %tmp_33

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:257  %select_ln851_11 = select i1 %icmp_ln851_11, i5 %tmp_34, i5 %add_ln703_123

]]></Node>
<StgValue><ssdm name="select_ln851_11"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:258  %select_ln850_11 = select i1 %tmp_32, i5 %select_ln851_11, i5 %tmp_34

]]></Node>
<StgValue><ssdm name="select_ln850_11"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:266  %temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_1"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:271  %tempWeight_4_V_load_1 = load i8* %tempWeight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_1"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:290  %sext_ln1116_13 = sext i8 %temp_5_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:295  %sext_ln1118_13 = sext i8 %tempWeight_5_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:296  %mul_ln1118_13 = mul i16 %sext_ln1118_13, %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:297  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:298  %trunc_ln851_13 = trunc i16 %mul_ln1118_13 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_13"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:299  %icmp_ln851_13 = icmp eq i6 %trunc_ln851_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_13"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:300  %tmp_39 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_13, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:301  %tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_13, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:302  %add_ln703_125 = add i5 1, %tmp_39

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:303  %select_ln851_13 = select i1 %icmp_ln851_13, i5 %tmp_40, i5 %add_ln703_125

]]></Node>
<StgValue><ssdm name="select_ln851_13"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:304  %select_ln850_13 = select i1 %tmp_38, i5 %select_ln851_13, i5 %tmp_40

]]></Node>
<StgValue><ssdm name="select_ln850_13"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:305  %shl_ln703_12 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_12"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:313  %sext_ln1116_14 = sext i8 %temp_6_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:318  %sext_ln1118_14 = sext i8 %tempWeight_6_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:319  %mul_ln1118_14 = mul i16 %sext_ln1118_14, %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:320  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:321  %trunc_ln851_14 = trunc i16 %mul_ln1118_14 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_14"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:322  %icmp_ln851_14 = icmp eq i6 %trunc_ln851_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_14"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:323  %tmp_42 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_14, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="642" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:324  %tmp_43 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_14, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:325  %add_ln703_126 = add i5 1, %tmp_42

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="644" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:326  %select_ln851_14 = select i1 %icmp_ln851_14, i5 %tmp_43, i5 %add_ln703_126

]]></Node>
<StgValue><ssdm name="select_ln851_14"/></StgValue>
</operation>

<operation id="645" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:327  %select_ln850_14 = select i1 %tmp_41, i5 %select_ln851_14, i5 %tmp_43

]]></Node>
<StgValue><ssdm name="select_ln850_14"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:336  %sext_ln1116_15 = sext i8 %temp_7_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:341  %sext_ln1118_15 = sext i8 %tempWeight_7_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:342  %mul_ln1118_15 = mul i16 %sext_ln1118_15, %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:343  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:344  %trunc_ln851_15 = trunc i16 %mul_ln1118_15 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_15"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:345  %icmp_ln851_15 = icmp eq i6 %trunc_ln851_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_15"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:346  %tmp_45 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_15, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:347  %tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_15, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:348  %add_ln703_127 = add i5 1, %tmp_45

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:349  %select_ln851_15 = select i1 %icmp_ln851_15, i5 %tmp_46, i5 %add_ln703_127

]]></Node>
<StgValue><ssdm name="select_ln851_15"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:350  %select_ln850_15 = select i1 %tmp_44, i5 %select_ln851_15, i5 %tmp_46

]]></Node>
<StgValue><ssdm name="select_ln850_15"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:358  %temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_2"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:363  %tempWeight_0_V_load_2 = load i8* %tempWeight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_2"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:381  %temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_2"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:386  %tempWeight_1_V_load_2 = load i8* %tempWeight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_2"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:404  %temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_2"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:409  %tempWeight_2_V_load_2 = load i8* %tempWeight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_2"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:427  %temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_2"/></StgValue>
</operation>

<operation id="664" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:432  %tempWeight_3_V_load_2 = load i8* %tempWeight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_2"/></StgValue>
</operation>

<operation id="665" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:450  %temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_2"/></StgValue>
</operation>

<operation id="666" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:455  %tempWeight_4_V_load_2 = load i8* %tempWeight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_2"/></StgValue>
</operation>

<operation id="667" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:473  %temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_2"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:478  %tempWeight_5_V_load_2 = load i8* %tempWeight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_2"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:490  %add_ln33_6 = add i10 22, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:491  %zext_ln33_21 = zext i10 %add_ln33_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_21"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:492  %add_ln35_22 = add i13 %zext_ln33_21, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_22"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:493  %lshr_ln1116_14 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_6, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_14"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:494  %zext_ln1116_15 = zext i7 %lshr_ln1116_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:495  %temp_6_V_addr_3 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_3"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:496  %temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_2"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:498  %lshr_ln1117_21 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_22, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_21"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:499  %zext_ln1117_22 = zext i10 %lshr_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_22"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:500  %tempWeight_6_V_addr_3 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_3"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:501  %tempWeight_6_V_load_2 = load i8* %tempWeight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_2"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:519  %temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_2"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:524  %tempWeight_7_V_load_2 = load i8* %tempWeight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_2"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:542  %temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_3"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:547  %tempWeight_0_V_load_3 = load i8* %tempWeight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_3"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:565  %temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_3"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:570  %tempWeight_1_V_load_3 = load i8* %tempWeight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_3"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:582  %add_ln33_10 = add i10 26, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:583  %zext_ln33_25 = zext i10 %add_ln33_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_25"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:584  %add_ln35_26 = add i13 %zext_ln33_25, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_26"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:585  %lshr_ln1116_18 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_10, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_18"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:586  %zext_ln1116_19 = zext i7 %lshr_ln1116_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:587  %temp_2_V_addr_4 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_4"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:588  %temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_3"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:590  %lshr_ln1117_25 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_26, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_25"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:591  %zext_ln1117_26 = zext i10 %lshr_ln1117_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_26"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:592  %tempWeight_2_V_addr_4 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_4"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:593  %tempWeight_2_V_load_3 = load i8* %tempWeight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_3"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:611  %temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_3"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:616  %tempWeight_3_V_load_3 = load i8* %tempWeight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_3"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:628  %add_ln33_12 = add i10 28, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:629  %zext_ln33_27 = zext i10 %add_ln33_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_27"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:630  %add_ln35_28 = add i13 %zext_ln33_27, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_28"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:631  %lshr_ln1116_20 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_12, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_20"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:632  %zext_ln1116_21 = zext i7 %lshr_ln1116_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:633  %temp_4_V_addr_4 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_4"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:634  %temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_3"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:636  %lshr_ln1117_27 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_28, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_27"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:637  %zext_ln1117_28 = zext i10 %lshr_ln1117_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_28"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:638  %tempWeight_4_V_addr_4 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_4"/></StgValue>
</operation>

<operation id="709" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:639  %tempWeight_4_V_load_3 = load i8* %tempWeight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_3"/></StgValue>
</operation>

<operation id="710" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:651  %add_ln33_13 = add i10 29, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="711" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:652  %zext_ln33_28 = zext i10 %add_ln33_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_28"/></StgValue>
</operation>

<operation id="712" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:653  %add_ln35_29 = add i13 %zext_ln33_28, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_29"/></StgValue>
</operation>

<operation id="713" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:654  %lshr_ln1116_21 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_13, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_21"/></StgValue>
</operation>

<operation id="714" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:655  %zext_ln1116_22 = zext i7 %lshr_ln1116_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:656  %temp_5_V_addr_4 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_4"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:657  %temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_3"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:659  %lshr_ln1117_28 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_29, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_28"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:660  %zext_ln1117_29 = zext i10 %lshr_ln1117_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_29"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:661  %tempWeight_5_V_addr_4 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_4"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:662  %tempWeight_5_V_load_3 = load i8* %tempWeight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_3"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:680  %temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_3"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:685  %tempWeight_6_V_load_3 = load i8* %tempWeight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_3"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:703  %temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_3"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:708  %tempWeight_7_V_load_3 = load i8* %tempWeight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_3"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:720  %add_ln33_16 = add i10 32, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_16"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:721  %zext_ln33_31 = zext i10 %add_ln33_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_31"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:722  %add_ln35_32 = add i13 %zext_ln33_31, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_32"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:723  %lshr_ln1116_24 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_16, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_24"/></StgValue>
</operation>

<operation id="729" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:724  %zext_ln1116_25 = zext i7 %lshr_ln1116_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:725  %temp_0_V_addr_5 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_5"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:726  %temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_4"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:728  %lshr_ln1117_31 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_32, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_31"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:729  %zext_ln1117_32 = zext i10 %lshr_ln1117_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_32"/></StgValue>
</operation>

<operation id="734" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:730  %tempWeight_0_V_addr_5 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_5"/></StgValue>
</operation>

<operation id="735" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:731  %tempWeight_0_V_load_4 = load i8* %tempWeight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_4"/></StgValue>
</operation>

<operation id="736" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:743  %add_ln33_17 = add i10 33, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_17"/></StgValue>
</operation>

<operation id="737" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:744  %zext_ln33_32 = zext i10 %add_ln33_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_32"/></StgValue>
</operation>

<operation id="738" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:745  %add_ln35_33 = add i13 %zext_ln33_32, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_33"/></StgValue>
</operation>

<operation id="739" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:746  %lshr_ln1116_25 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_17, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_25"/></StgValue>
</operation>

<operation id="740" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:747  %zext_ln1116_26 = zext i7 %lshr_ln1116_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:748  %temp_1_V_addr_5 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_5"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:749  %temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_4"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:751  %lshr_ln1117_32 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_33, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_32"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:752  %zext_ln1117_33 = zext i10 %lshr_ln1117_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_33"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:753  %tempWeight_1_V_addr_5 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_5"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:754  %tempWeight_1_V_load_4 = load i8* %tempWeight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_4"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:766  %add_ln33_18 = add i10 34, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_18"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:767  %zext_ln33_33 = zext i10 %add_ln33_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_33"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:768  %add_ln35_34 = add i13 %zext_ln33_33, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_34"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:769  %lshr_ln1116_26 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_18, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_26"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:770  %zext_ln1116_27 = zext i7 %lshr_ln1116_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:771  %temp_2_V_addr_5 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_5"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:772  %temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_4"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:774  %lshr_ln1117_33 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_34, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_33"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:775  %zext_ln1117_34 = zext i10 %lshr_ln1117_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_34"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:776  %tempWeight_2_V_addr_5 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_5"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:777  %tempWeight_2_V_load_4 = load i8* %tempWeight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_4"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:789  %add_ln33_19 = add i10 35, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_19"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:790  %zext_ln33_34 = zext i10 %add_ln33_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_34"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:791  %add_ln35_35 = add i13 %zext_ln33_34, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_35"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:792  %lshr_ln1116_27 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_19, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_27"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:793  %zext_ln1116_28 = zext i7 %lshr_ln1116_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:794  %temp_3_V_addr_5 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_5"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:795  %temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_4"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:797  %lshr_ln1117_34 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_35, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_34"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:798  %zext_ln1117_35 = zext i10 %lshr_ln1117_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_35"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:799  %tempWeight_3_V_addr_5 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_5"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:800  %tempWeight_3_V_load_4 = load i8* %tempWeight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_4"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:835  %add_ln33_21 = add i10 37, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_21"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:836  %zext_ln33_36 = zext i10 %add_ln33_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_36"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:837  %add_ln35_37 = add i13 %zext_ln33_36, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_37"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:838  %lshr_ln1116_29 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_21, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_29"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:839  %zext_ln1116_30 = zext i7 %lshr_ln1116_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:840  %temp_5_V_addr_5 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_5"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:841  %temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_4"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:843  %lshr_ln1117_36 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_37, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_36"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:844  %zext_ln1117_37 = zext i10 %lshr_ln1117_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_37"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:845  %tempWeight_5_V_addr_5 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_37

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_5"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:846  %tempWeight_5_V_load_4 = load i8* %tempWeight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_4"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:881  %add_ln33_23 = add i10 39, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_23"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:882  %zext_ln33_38 = zext i10 %add_ln33_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_38"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:883  %add_ln35_39 = add i13 %zext_ln33_38, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_39"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:884  %lshr_ln1116_31 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_23, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_31"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:885  %zext_ln1116_32 = zext i7 %lshr_ln1116_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:886  %temp_7_V_addr_5 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_5"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:887  %temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_4"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:889  %lshr_ln1117_38 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_39, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_38"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:890  %zext_ln1117_39 = zext i10 %lshr_ln1117_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_39"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:891  %tempWeight_7_V_addr_5 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_39

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_5"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:892  %tempWeight_7_V_load_4 = load i8* %tempWeight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_4"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:904  %add_ln33_24 = add i10 40, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_24"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:905  %zext_ln33_39 = zext i10 %add_ln33_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_39"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:906  %add_ln35_40 = add i13 %zext_ln33_39, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_40"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:907  %lshr_ln1116_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_24, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_32"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:908  %zext_ln1116_33 = zext i7 %lshr_ln1116_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:909  %temp_0_V_addr_6 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_6"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:910  %temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_5"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:912  %lshr_ln1117_39 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_40, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_39"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:913  %zext_ln1117_40 = zext i10 %lshr_ln1117_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_40"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:914  %tempWeight_0_V_addr_6 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_40

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_6"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:915  %tempWeight_0_V_load_5 = load i8* %tempWeight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_5"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:927  %add_ln33_25 = add i10 41, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_25"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:928  %zext_ln33_40 = zext i10 %add_ln33_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_40"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:929  %add_ln35_41 = add i13 %zext_ln33_40, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_41"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:930  %lshr_ln1116_33 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_25, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_33"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:931  %zext_ln1116_34 = zext i7 %lshr_ln1116_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:932  %temp_1_V_addr_6 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_6"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:933  %temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_5"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:935  %lshr_ln1117_40 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_41, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_40"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:936  %zext_ln1117_41 = zext i10 %lshr_ln1117_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_41"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:937  %tempWeight_1_V_addr_6 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_41

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_6"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:938  %tempWeight_1_V_load_5 = load i8* %tempWeight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_5"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:973  %add_ln33_27 = add i10 43, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_27"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:974  %zext_ln33_42 = zext i10 %add_ln33_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_42"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:975  %add_ln35_43 = add i13 %zext_ln33_42, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_43"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:976  %lshr_ln1116_35 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_27, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_35"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:977  %zext_ln1116_36 = zext i7 %lshr_ln1116_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:978  %temp_3_V_addr_6 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_6"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:979  %temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_5"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:981  %lshr_ln1117_42 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_43, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_42"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:982  %zext_ln1117_43 = zext i10 %lshr_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_43"/></StgValue>
</operation>

<operation id="822" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:983  %tempWeight_3_V_addr_6 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_43

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_6"/></StgValue>
</operation>

<operation id="823" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:984  %tempWeight_3_V_load_5 = load i8* %tempWeight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_5"/></StgValue>
</operation>

<operation id="824" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1042  %add_ln33_30 = add i10 46, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_30"/></StgValue>
</operation>

<operation id="825" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1043  %zext_ln33_45 = zext i10 %add_ln33_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_45"/></StgValue>
</operation>

<operation id="826" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1044  %add_ln35_46 = add i13 %zext_ln33_45, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_46"/></StgValue>
</operation>

<operation id="827" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1045  %lshr_ln1116_38 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_30, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_38"/></StgValue>
</operation>

<operation id="828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1046  %zext_ln1116_39 = zext i7 %lshr_ln1116_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="829" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1047  %temp_6_V_addr_6 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_6"/></StgValue>
</operation>

<operation id="830" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1048  %temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_5"/></StgValue>
</operation>

<operation id="831" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1050  %lshr_ln1117_45 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_46, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_45"/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1051  %zext_ln1117_46 = zext i10 %lshr_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_46"/></StgValue>
</operation>

<operation id="833" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1052  %tempWeight_6_V_addr_6 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_46

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_6"/></StgValue>
</operation>

<operation id="834" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1053  %tempWeight_6_V_load_5 = load i8* %tempWeight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_5"/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1065  %add_ln33_31 = add i10 47, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_31"/></StgValue>
</operation>

<operation id="836" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1066  %zext_ln33_46 = zext i10 %add_ln33_31 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_46"/></StgValue>
</operation>

<operation id="837" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1067  %add_ln35_47 = add i13 %zext_ln33_46, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_47"/></StgValue>
</operation>

<operation id="838" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1068  %lshr_ln1116_39 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_31, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_39"/></StgValue>
</operation>

<operation id="839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1069  %zext_ln1116_40 = zext i7 %lshr_ln1116_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1070  %temp_7_V_addr_6 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_6"/></StgValue>
</operation>

<operation id="841" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1071  %temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_5"/></StgValue>
</operation>

<operation id="842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1073  %lshr_ln1117_46 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_47, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_46"/></StgValue>
</operation>

<operation id="843" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1074  %zext_ln1117_47 = zext i10 %lshr_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_47"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1075  %tempWeight_7_V_addr_6 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_47

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_6"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1076  %tempWeight_7_V_load_5 = load i8* %tempWeight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="846" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:20  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="847" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:41  %shl_ln703_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="848" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:62  %shl_ln703_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="849" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:110  %sext_ln1116_5 = sext i8 %temp_5_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="850" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:115  %sext_ln1118_5 = sext i8 %tempWeight_5_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="851" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:116  %mul_ln1118_5 = mul i16 %sext_ln1118_5, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="852" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:117  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="853" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:118  %trunc_ln851_5 = trunc i16 %mul_ln1118_5 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_5"/></StgValue>
</operation>

<operation id="854" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:119  %icmp_ln851_5 = icmp eq i6 %trunc_ln851_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_5"/></StgValue>
</operation>

<operation id="855" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:120  %tmp_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_5, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="856" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:121  %tmp_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_5, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="857" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:122  %add_ln703_117 = add i5 1, %tmp_15

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="858" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:123  %select_ln851_5 = select i1 %icmp_ln851_5, i5 %tmp_16, i5 %add_ln703_117

]]></Node>
<StgValue><ssdm name="select_ln851_5"/></StgValue>
</operation>

<operation id="859" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:124  %select_ln850_5 = select i1 %tmp_14, i5 %select_ln851_5, i5 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln850_5"/></StgValue>
</operation>

<operation id="860" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:125  %shl_ln703_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_5"/></StgValue>
</operation>

<operation id="861" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:175  %sext_ln1116_8 = sext i8 %temp_0_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="862" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:180  %sext_ln1118_8 = sext i8 %tempWeight_0_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="863" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:181  %mul_ln1118_8 = mul i16 %sext_ln1118_8, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="864" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:182  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="865" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:183  %trunc_ln851_8 = trunc i16 %mul_ln1118_8 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_8"/></StgValue>
</operation>

<operation id="866" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:184  %icmp_ln851_8 = icmp eq i6 %trunc_ln851_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_8"/></StgValue>
</operation>

<operation id="867" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:185  %tmp_24 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_8, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="868" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:186  %tmp_25 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_8, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="869" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:187  %add_ln703_120 = add i5 1, %tmp_24

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="870" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:188  %select_ln851_8 = select i1 %icmp_ln851_8, i5 %tmp_25, i5 %add_ln703_120

]]></Node>
<StgValue><ssdm name="select_ln851_8"/></StgValue>
</operation>

<operation id="871" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:189  %select_ln850_8 = select i1 %tmp_23, i5 %select_ln851_8, i5 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln850_8"/></StgValue>
</operation>

<operation id="872" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:190  %shl_ln703_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_8"/></StgValue>
</operation>

<operation id="873" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:221  %sext_ln1116_10 = sext i8 %temp_2_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="874" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:226  %sext_ln1118_10 = sext i8 %tempWeight_2_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="875" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:227  %mul_ln1118_10 = mul i16 %sext_ln1118_10, %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="876" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:228  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="877" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:229  %trunc_ln851_10 = trunc i16 %mul_ln1118_10 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_10"/></StgValue>
</operation>

<operation id="878" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:230  %icmp_ln851_10 = icmp eq i6 %trunc_ln851_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_10"/></StgValue>
</operation>

<operation id="879" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:231  %tmp_30 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_10, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="880" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:232  %tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_10, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="881" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:233  %add_ln703_122 = add i5 1, %tmp_30

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="882" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:234  %select_ln851_10 = select i1 %icmp_ln851_10, i5 %tmp_31, i5 %add_ln703_122

]]></Node>
<StgValue><ssdm name="select_ln851_10"/></StgValue>
</operation>

<operation id="883" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:235  %select_ln850_10 = select i1 %tmp_29, i5 %select_ln851_10, i5 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln850_10"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:267  %sext_ln1116_12 = sext i8 %temp_4_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="885" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:272  %sext_ln1118_12 = sext i8 %tempWeight_4_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:273  %mul_ln1118_12 = mul i16 %sext_ln1118_12, %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="887" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:274  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:275  %trunc_ln851_12 = trunc i16 %mul_ln1118_12 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_12"/></StgValue>
</operation>

<operation id="889" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:276  %icmp_ln851_12 = icmp eq i6 %trunc_ln851_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_12"/></StgValue>
</operation>

<operation id="890" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:277  %tmp_36 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_12, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="891" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:278  %tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_12, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:279  %add_ln703_124 = add i5 1, %tmp_36

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:280  %select_ln851_12 = select i1 %icmp_ln851_12, i5 %tmp_37, i5 %add_ln703_124

]]></Node>
<StgValue><ssdm name="select_ln851_12"/></StgValue>
</operation>

<operation id="894" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:281  %select_ln850_12 = select i1 %tmp_35, i5 %select_ln851_12, i5 %tmp_37

]]></Node>
<StgValue><ssdm name="select_ln850_12"/></StgValue>
</operation>

<operation id="895" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:282  %shl_ln703_11 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_11"/></StgValue>
</operation>

<operation id="896" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:359  %sext_ln1116_16 = sext i8 %temp_0_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="897" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:364  %sext_ln1118_16 = sext i8 %tempWeight_0_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="898" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:365  %mul_ln1118_16 = mul i16 %sext_ln1118_16, %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:366  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="900" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:367  %trunc_ln851_16 = trunc i16 %mul_ln1118_16 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_16"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:368  %icmp_ln851_16 = icmp eq i6 %trunc_ln851_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_16"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:369  %tmp_48 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_16, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="903" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:370  %tmp_49 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_16, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="904" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:371  %add_ln703_128 = add i5 1, %tmp_48

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:372  %select_ln851_16 = select i1 %icmp_ln851_16, i5 %tmp_49, i5 %add_ln703_128

]]></Node>
<StgValue><ssdm name="select_ln851_16"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:373  %select_ln850_16 = select i1 %tmp_47, i5 %select_ln851_16, i5 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln850_16"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:382  %sext_ln1116_17 = sext i8 %temp_1_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="908" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:387  %sext_ln1118_17 = sext i8 %tempWeight_1_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="909" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:388  %mul_ln1118_17 = mul i16 %sext_ln1118_17, %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:389  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="911" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:390  %trunc_ln851_17 = trunc i16 %mul_ln1118_17 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_17"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:391  %icmp_ln851_17 = icmp eq i6 %trunc_ln851_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_17"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:392  %tmp_51 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_17, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:393  %tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_17, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:394  %add_ln703_129 = add i5 1, %tmp_51

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="916" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:395  %select_ln851_17 = select i1 %icmp_ln851_17, i5 %tmp_52, i5 %add_ln703_129

]]></Node>
<StgValue><ssdm name="select_ln851_17"/></StgValue>
</operation>

<operation id="917" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:396  %select_ln850_17 = select i1 %tmp_50, i5 %select_ln851_17, i5 %tmp_52

]]></Node>
<StgValue><ssdm name="select_ln850_17"/></StgValue>
</operation>

<operation id="918" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:405  %sext_ln1116_18 = sext i8 %temp_2_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="919" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:410  %sext_ln1118_18 = sext i8 %tempWeight_2_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="920" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:411  %mul_ln1118_18 = mul i16 %sext_ln1118_18, %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:412  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:413  %trunc_ln851_18 = trunc i16 %mul_ln1118_18 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_18"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:414  %icmp_ln851_18 = icmp eq i6 %trunc_ln851_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_18"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:415  %tmp_54 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_18, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:416  %tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_18, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:417  %add_ln703_130 = add i5 1, %tmp_54

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:418  %select_ln851_18 = select i1 %icmp_ln851_18, i5 %tmp_55, i5 %add_ln703_130

]]></Node>
<StgValue><ssdm name="select_ln851_18"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:419  %select_ln850_18 = select i1 %tmp_53, i5 %select_ln851_18, i5 %tmp_55

]]></Node>
<StgValue><ssdm name="select_ln850_18"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:451  %sext_ln1116_20 = sext i8 %temp_4_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:456  %sext_ln1118_20 = sext i8 %tempWeight_4_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="931" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:457  %mul_ln1118_20 = mul i16 %sext_ln1118_20, %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:458  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:459  %trunc_ln851_20 = trunc i16 %mul_ln1118_20 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_20"/></StgValue>
</operation>

<operation id="934" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:460  %icmp_ln851_20 = icmp eq i6 %trunc_ln851_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_20"/></StgValue>
</operation>

<operation id="935" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:461  %tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_20, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:462  %tmp_61 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_20, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:463  %add_ln703_132 = add i5 1, %tmp_60

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="938" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:464  %select_ln851_20 = select i1 %icmp_ln851_20, i5 %tmp_61, i5 %add_ln703_132

]]></Node>
<StgValue><ssdm name="select_ln851_20"/></StgValue>
</operation>

<operation id="939" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:465  %select_ln850_20 = select i1 %tmp_59, i5 %select_ln851_20, i5 %tmp_61

]]></Node>
<StgValue><ssdm name="select_ln850_20"/></StgValue>
</operation>

<operation id="940" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:466  %shl_ln703_19 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_19"/></StgValue>
</operation>

<operation id="941" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:474  %sext_ln1116_21 = sext i8 %temp_5_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:479  %sext_ln1118_21 = sext i8 %tempWeight_5_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:480  %mul_ln1118_21 = mul i16 %sext_ln1118_21, %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:481  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="945" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:482  %trunc_ln851_21 = trunc i16 %mul_ln1118_21 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_21"/></StgValue>
</operation>

<operation id="946" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:483  %icmp_ln851_21 = icmp eq i6 %trunc_ln851_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_21"/></StgValue>
</operation>

<operation id="947" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:484  %tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_21, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="948" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:485  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_21, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="949" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:486  %add_ln703_133 = add i5 1, %tmp_63

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="950" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:487  %select_ln851_21 = select i1 %icmp_ln851_21, i5 %tmp_64, i5 %add_ln703_133

]]></Node>
<StgValue><ssdm name="select_ln851_21"/></StgValue>
</operation>

<operation id="951" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:488  %select_ln850_21 = select i1 %tmp_62, i5 %select_ln851_21, i5 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln850_21"/></StgValue>
</operation>

<operation id="952" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:496  %temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_2"/></StgValue>
</operation>

<operation id="953" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:501  %tempWeight_6_V_load_2 = load i8* %tempWeight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_2"/></StgValue>
</operation>

<operation id="954" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:520  %sext_ln1116_23 = sext i8 %temp_7_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="955" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:525  %sext_ln1118_23 = sext i8 %tempWeight_7_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="956" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:526  %mul_ln1118_23 = mul i16 %sext_ln1118_23, %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="957" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:527  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="958" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:528  %trunc_ln851_23 = trunc i16 %mul_ln1118_23 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_23"/></StgValue>
</operation>

<operation id="959" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:529  %icmp_ln851_23 = icmp eq i6 %trunc_ln851_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_23"/></StgValue>
</operation>

<operation id="960" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:530  %tmp_69 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_23, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="961" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:531  %tmp_70 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_23, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="962" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:532  %add_ln703_135 = add i5 1, %tmp_69

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="963" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:533  %select_ln851_23 = select i1 %icmp_ln851_23, i5 %tmp_70, i5 %add_ln703_135

]]></Node>
<StgValue><ssdm name="select_ln851_23"/></StgValue>
</operation>

<operation id="964" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:534  %select_ln850_23 = select i1 %tmp_68, i5 %select_ln851_23, i5 %tmp_70

]]></Node>
<StgValue><ssdm name="select_ln850_23"/></StgValue>
</operation>

<operation id="965" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:535  %shl_ln703_22 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_23, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_22"/></StgValue>
</operation>

<operation id="966" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:543  %sext_ln1116_24 = sext i8 %temp_0_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="967" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:548  %sext_ln1118_24 = sext i8 %tempWeight_0_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="968" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:549  %mul_ln1118_24 = mul i16 %sext_ln1118_24, %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="969" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:550  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="970" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:551  %trunc_ln851_24 = trunc i16 %mul_ln1118_24 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_24"/></StgValue>
</operation>

<operation id="971" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:552  %icmp_ln851_24 = icmp eq i6 %trunc_ln851_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_24"/></StgValue>
</operation>

<operation id="972" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:553  %tmp_72 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_24, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="973" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:554  %tmp_73 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_24, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="974" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:555  %add_ln703_136 = add i5 1, %tmp_72

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="975" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:556  %select_ln851_24 = select i1 %icmp_ln851_24, i5 %tmp_73, i5 %add_ln703_136

]]></Node>
<StgValue><ssdm name="select_ln851_24"/></StgValue>
</operation>

<operation id="976" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:557  %select_ln850_24 = select i1 %tmp_71, i5 %select_ln851_24, i5 %tmp_73

]]></Node>
<StgValue><ssdm name="select_ln850_24"/></StgValue>
</operation>

<operation id="977" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:566  %sext_ln1116_25 = sext i8 %temp_1_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="978" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:571  %sext_ln1118_25 = sext i8 %tempWeight_1_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="979" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:572  %mul_ln1118_25 = mul i16 %sext_ln1118_25, %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="980" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:573  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="981" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:574  %trunc_ln851_25 = trunc i16 %mul_ln1118_25 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_25"/></StgValue>
</operation>

<operation id="982" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:575  %icmp_ln851_25 = icmp eq i6 %trunc_ln851_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_25"/></StgValue>
</operation>

<operation id="983" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:576  %tmp_75 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_25, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="984" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:577  %tmp_76 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_25, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="985" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:578  %add_ln703_137 = add i5 1, %tmp_75

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="986" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:579  %select_ln851_25 = select i1 %icmp_ln851_25, i5 %tmp_76, i5 %add_ln703_137

]]></Node>
<StgValue><ssdm name="select_ln851_25"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:580  %select_ln850_25 = select i1 %tmp_74, i5 %select_ln851_25, i5 %tmp_76

]]></Node>
<StgValue><ssdm name="select_ln850_25"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:588  %temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_3"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:593  %tempWeight_2_V_load_3 = load i8* %tempWeight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_3"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:612  %sext_ln1116_27 = sext i8 %temp_3_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:617  %sext_ln1118_27 = sext i8 %tempWeight_3_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:618  %mul_ln1118_27 = mul i16 %sext_ln1118_27, %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:619  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:620  %trunc_ln851_27 = trunc i16 %mul_ln1118_27 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_27"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:621  %icmp_ln851_27 = icmp eq i6 %trunc_ln851_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_27"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:622  %tmp_81 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_27, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:623  %tmp_82 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_27, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:624  %add_ln703_139 = add i5 1, %tmp_81

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="999" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:625  %select_ln851_27 = select i1 %icmp_ln851_27, i5 %tmp_82, i5 %add_ln703_139

]]></Node>
<StgValue><ssdm name="select_ln851_27"/></StgValue>
</operation>

<operation id="1000" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:626  %select_ln850_27 = select i1 %tmp_80, i5 %select_ln851_27, i5 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln850_27"/></StgValue>
</operation>

<operation id="1001" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:627  %shl_ln703_26 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_27, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_26"/></StgValue>
</operation>

<operation id="1002" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:634  %temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_3"/></StgValue>
</operation>

<operation id="1003" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:639  %tempWeight_4_V_load_3 = load i8* %tempWeight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_3"/></StgValue>
</operation>

<operation id="1004" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:657  %temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_3"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:662  %tempWeight_5_V_load_3 = load i8* %tempWeight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_3"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:681  %sext_ln1116_30 = sext i8 %temp_6_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:686  %sext_ln1118_30 = sext i8 %tempWeight_6_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:687  %mul_ln1118_30 = mul i16 %sext_ln1118_30, %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:688  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:689  %trunc_ln851_30 = trunc i16 %mul_ln1118_30 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_30"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:690  %icmp_ln851_30 = icmp eq i6 %trunc_ln851_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_30"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:691  %tmp_90 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_30, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:692  %tmp_91 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_30, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:693  %add_ln703_142 = add i5 1, %tmp_90

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:694  %select_ln851_30 = select i1 %icmp_ln851_30, i5 %tmp_91, i5 %add_ln703_142

]]></Node>
<StgValue><ssdm name="select_ln851_30"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:695  %select_ln850_30 = select i1 %tmp_89, i5 %select_ln851_30, i5 %tmp_91

]]></Node>
<StgValue><ssdm name="select_ln850_30"/></StgValue>
</operation>

<operation id="1017" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:696  %shl_ln703_29 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_30, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_29"/></StgValue>
</operation>

<operation id="1018" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:704  %sext_ln1116_31 = sext i8 %temp_7_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="1019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:709  %sext_ln1118_31 = sext i8 %tempWeight_7_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:710  %mul_ln1118_31 = mul i16 %sext_ln1118_31, %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:711  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:712  %trunc_ln851_31 = trunc i16 %mul_ln1118_31 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_31"/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:713  %icmp_ln851_31 = icmp eq i6 %trunc_ln851_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_31"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:714  %tmp_93 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_31, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:715  %tmp_94 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_31, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:716  %add_ln703_143 = add i5 1, %tmp_93

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:717  %select_ln851_31 = select i1 %icmp_ln851_31, i5 %tmp_94, i5 %add_ln703_143

]]></Node>
<StgValue><ssdm name="select_ln851_31"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:718  %select_ln850_31 = select i1 %tmp_92, i5 %select_ln851_31, i5 %tmp_94

]]></Node>
<StgValue><ssdm name="select_ln850_31"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:726  %temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_4"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:731  %tempWeight_0_V_load_4 = load i8* %tempWeight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_4"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:749  %temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_4"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:754  %tempWeight_1_V_load_4 = load i8* %tempWeight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_4"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:772  %temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_4"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:777  %tempWeight_2_V_load_4 = load i8* %tempWeight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_4"/></StgValue>
</operation>

<operation id="1035" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:795  %temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_4"/></StgValue>
</operation>

<operation id="1036" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:800  %tempWeight_3_V_load_4 = load i8* %tempWeight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_4"/></StgValue>
</operation>

<operation id="1037" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:812  %add_ln33_20 = add i10 36, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_20"/></StgValue>
</operation>

<operation id="1038" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:813  %zext_ln33_35 = zext i10 %add_ln33_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_35"/></StgValue>
</operation>

<operation id="1039" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:814  %add_ln35_36 = add i13 %zext_ln33_35, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_36"/></StgValue>
</operation>

<operation id="1040" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:815  %lshr_ln1116_28 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_20, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_28"/></StgValue>
</operation>

<operation id="1041" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:816  %zext_ln1116_29 = zext i7 %lshr_ln1116_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="1042" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:817  %temp_4_V_addr_5 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_5"/></StgValue>
</operation>

<operation id="1043" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:818  %temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_4"/></StgValue>
</operation>

<operation id="1044" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:820  %lshr_ln1117_35 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_36, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_35"/></StgValue>
</operation>

<operation id="1045" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:821  %zext_ln1117_36 = zext i10 %lshr_ln1117_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_36"/></StgValue>
</operation>

<operation id="1046" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:822  %tempWeight_4_V_addr_5 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_36

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_5"/></StgValue>
</operation>

<operation id="1047" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:823  %tempWeight_4_V_load_4 = load i8* %tempWeight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_4"/></StgValue>
</operation>

<operation id="1048" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:841  %temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_4"/></StgValue>
</operation>

<operation id="1049" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:846  %tempWeight_5_V_load_4 = load i8* %tempWeight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_4"/></StgValue>
</operation>

<operation id="1050" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:858  %add_ln33_22 = add i10 38, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_22"/></StgValue>
</operation>

<operation id="1051" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:859  %zext_ln33_37 = zext i10 %add_ln33_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_37"/></StgValue>
</operation>

<operation id="1052" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:860  %add_ln35_38 = add i13 %zext_ln33_37, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_38"/></StgValue>
</operation>

<operation id="1053" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:861  %lshr_ln1116_30 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_22, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_30"/></StgValue>
</operation>

<operation id="1054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:862  %zext_ln1116_31 = zext i7 %lshr_ln1116_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="1055" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:863  %temp_6_V_addr_5 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_5"/></StgValue>
</operation>

<operation id="1056" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:864  %temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_4"/></StgValue>
</operation>

<operation id="1057" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:866  %lshr_ln1117_37 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_38, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_37"/></StgValue>
</operation>

<operation id="1058" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:867  %zext_ln1117_38 = zext i10 %lshr_ln1117_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_38"/></StgValue>
</operation>

<operation id="1059" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:868  %tempWeight_6_V_addr_5 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_38

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_5"/></StgValue>
</operation>

<operation id="1060" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:869  %tempWeight_6_V_load_4 = load i8* %tempWeight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_4"/></StgValue>
</operation>

<operation id="1061" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:887  %temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_4"/></StgValue>
</operation>

<operation id="1062" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:892  %tempWeight_7_V_load_4 = load i8* %tempWeight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_4"/></StgValue>
</operation>

<operation id="1063" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:910  %temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_5"/></StgValue>
</operation>

<operation id="1064" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:915  %tempWeight_0_V_load_5 = load i8* %tempWeight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_5"/></StgValue>
</operation>

<operation id="1065" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:933  %temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_5"/></StgValue>
</operation>

<operation id="1066" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:938  %tempWeight_1_V_load_5 = load i8* %tempWeight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_5"/></StgValue>
</operation>

<operation id="1067" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:950  %add_ln33_26 = add i10 42, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_26"/></StgValue>
</operation>

<operation id="1068" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:951  %zext_ln33_41 = zext i10 %add_ln33_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_41"/></StgValue>
</operation>

<operation id="1069" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:952  %add_ln35_42 = add i13 %zext_ln33_41, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_42"/></StgValue>
</operation>

<operation id="1070" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:953  %lshr_ln1116_34 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_26, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_34"/></StgValue>
</operation>

<operation id="1071" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:954  %zext_ln1116_35 = zext i7 %lshr_ln1116_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="1072" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:955  %temp_2_V_addr_6 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_6"/></StgValue>
</operation>

<operation id="1073" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:956  %temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_5"/></StgValue>
</operation>

<operation id="1074" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:958  %lshr_ln1117_41 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_42, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_41"/></StgValue>
</operation>

<operation id="1075" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:959  %zext_ln1117_42 = zext i10 %lshr_ln1117_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_42"/></StgValue>
</operation>

<operation id="1076" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:960  %tempWeight_2_V_addr_6 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_42

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_6"/></StgValue>
</operation>

<operation id="1077" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:961  %tempWeight_2_V_load_5 = load i8* %tempWeight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_5"/></StgValue>
</operation>

<operation id="1078" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:979  %temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_5"/></StgValue>
</operation>

<operation id="1079" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:984  %tempWeight_3_V_load_5 = load i8* %tempWeight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_5"/></StgValue>
</operation>

<operation id="1080" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:996  %add_ln33_28 = add i10 44, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_28"/></StgValue>
</operation>

<operation id="1081" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:997  %zext_ln33_43 = zext i10 %add_ln33_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_43"/></StgValue>
</operation>

<operation id="1082" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:998  %add_ln35_44 = add i13 %zext_ln33_43, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_44"/></StgValue>
</operation>

<operation id="1083" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:999  %lshr_ln1116_36 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_28, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_36"/></StgValue>
</operation>

<operation id="1084" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1000  %zext_ln1116_37 = zext i7 %lshr_ln1116_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="1085" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1001  %temp_4_V_addr_6 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_6"/></StgValue>
</operation>

<operation id="1086" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1002  %temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_5"/></StgValue>
</operation>

<operation id="1087" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1004  %lshr_ln1117_43 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_44, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_43"/></StgValue>
</operation>

<operation id="1088" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1005  %zext_ln1117_44 = zext i10 %lshr_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_44"/></StgValue>
</operation>

<operation id="1089" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1006  %tempWeight_4_V_addr_6 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_44

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_6"/></StgValue>
</operation>

<operation id="1090" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1007  %tempWeight_4_V_load_5 = load i8* %tempWeight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_5"/></StgValue>
</operation>

<operation id="1091" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1019  %add_ln33_29 = add i10 45, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_29"/></StgValue>
</operation>

<operation id="1092" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1020  %zext_ln33_44 = zext i10 %add_ln33_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_44"/></StgValue>
</operation>

<operation id="1093" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1021  %add_ln35_45 = add i13 %zext_ln33_44, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_45"/></StgValue>
</operation>

<operation id="1094" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1022  %lshr_ln1116_37 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_29, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_37"/></StgValue>
</operation>

<operation id="1095" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1023  %zext_ln1116_38 = zext i7 %lshr_ln1116_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="1096" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1024  %temp_5_V_addr_6 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_6"/></StgValue>
</operation>

<operation id="1097" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1025  %temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_5"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1027  %lshr_ln1117_44 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_45, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_44"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1028  %zext_ln1117_45 = zext i10 %lshr_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_45"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1029  %tempWeight_5_V_addr_6 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_45

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_6"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1030  %tempWeight_5_V_load_5 = load i8* %tempWeight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_5"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1048  %temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_5"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1053  %tempWeight_6_V_load_5 = load i8* %tempWeight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_5"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1071  %temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_5"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1076  %tempWeight_7_V_load_5 = load i8* %tempWeight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_5"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1088  %add_ln33_32 = add i10 48, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_32"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1089  %zext_ln33_47 = zext i10 %add_ln33_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_47"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1090  %add_ln35_48 = add i13 %zext_ln33_47, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_48"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1091  %lshr_ln1116_40 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_32, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_40"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1092  %zext_ln1116_41 = zext i7 %lshr_ln1116_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1093  %temp_0_V_addr_7 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_7"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1094  %temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_6"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1096  %lshr_ln1117_47 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_48, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_47"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1097  %zext_ln1117_48 = zext i10 %lshr_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_48"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1098  %tempWeight_0_V_addr_7 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_48

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_7"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1099  %tempWeight_0_V_load_6 = load i8* %tempWeight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_6"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1111  %add_ln33_33 = add i10 49, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_33"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1112  %zext_ln33_48 = zext i10 %add_ln33_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_48"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1113  %add_ln35_49 = add i13 %zext_ln33_48, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_49"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1114  %lshr_ln1116_41 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_33, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_41"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1115  %zext_ln1116_42 = zext i7 %lshr_ln1116_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1116  %temp_1_V_addr_7 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_7"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1117  %temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_6"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1119  %lshr_ln1117_48 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_49, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_48"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1120  %zext_ln1117_49 = zext i10 %lshr_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_49"/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1121  %tempWeight_1_V_addr_7 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_49

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_7"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1122  %tempWeight_1_V_load_6 = load i8* %tempWeight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_6"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1157  %add_ln33_35 = add i10 51, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_35"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1158  %zext_ln33_50 = zext i10 %add_ln33_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_50"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1159  %add_ln35_51 = add i13 %zext_ln33_50, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_51"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1160  %lshr_ln1116_43 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_35, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_43"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1161  %zext_ln1116_44 = zext i7 %lshr_ln1116_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1162  %temp_3_V_addr_7 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_7"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1163  %temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_6"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1165  %lshr_ln1117_50 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_51, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_50"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1166  %zext_ln1117_51 = zext i10 %lshr_ln1117_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_51"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1167  %tempWeight_3_V_addr_7 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_51

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_7"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1168  %tempWeight_3_V_load_6 = load i8* %tempWeight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_6"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1203  %add_ln33_37 = add i10 53, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_37"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1204  %zext_ln33_52 = zext i10 %add_ln33_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_52"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1205  %add_ln35_53 = add i13 %zext_ln33_52, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_53"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1206  %lshr_ln1116_45 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_37, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_45"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1207  %zext_ln1116_46 = zext i7 %lshr_ln1116_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_46"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1208  %temp_5_V_addr_7 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_7"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1209  %temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_6"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1211  %lshr_ln1117_52 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_53, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_52"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1212  %zext_ln1117_53 = zext i10 %lshr_ln1117_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_53"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1213  %tempWeight_5_V_addr_7 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_53

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_7"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1214  %tempWeight_5_V_load_6 = load i8* %tempWeight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_6"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1249  %add_ln33_39 = add i10 55, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_39"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1250  %zext_ln33_54 = zext i10 %add_ln33_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_54"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1251  %add_ln35_55 = add i13 %zext_ln33_54, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_55"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1252  %lshr_ln1116_47 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_39, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_47"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1253  %zext_ln1116_48 = zext i7 %lshr_ln1116_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_48"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1254  %temp_7_V_addr_7 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_7"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1255  %temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_6"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1257  %lshr_ln1117_54 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_55, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_54"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1258  %zext_ln1117_55 = zext i10 %lshr_ln1117_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_55"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1259  %tempWeight_7_V_addr_7 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_55

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_7"/></StgValue>
</operation>

<operation id="1160" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1260  %tempWeight_7_V_load_6 = load i8* %tempWeight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_6"/></StgValue>
</operation>

<operation id="1161" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1272  %add_ln33_40 = add i10 56, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_40"/></StgValue>
</operation>

<operation id="1162" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1273  %zext_ln33_55 = zext i10 %add_ln33_40 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_55"/></StgValue>
</operation>

<operation id="1163" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1274  %add_ln35_56 = add i13 %zext_ln33_55, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_56"/></StgValue>
</operation>

<operation id="1164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1275  %lshr_ln1116_48 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_40, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_48"/></StgValue>
</operation>

<operation id="1165" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1276  %zext_ln1116_49 = zext i7 %lshr_ln1116_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_49"/></StgValue>
</operation>

<operation id="1166" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1277  %temp_0_V_addr_8 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_8"/></StgValue>
</operation>

<operation id="1167" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1278  %temp_0_V_load_7 = load i8* %temp_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_7"/></StgValue>
</operation>

<operation id="1168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1280  %lshr_ln1117_55 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_56, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_55"/></StgValue>
</operation>

<operation id="1169" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1281  %zext_ln1117_56 = zext i10 %lshr_ln1117_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_56"/></StgValue>
</operation>

<operation id="1170" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1282  %tempWeight_0_V_addr_8 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_56

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_8"/></StgValue>
</operation>

<operation id="1171" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1283  %tempWeight_0_V_load_7 = load i8* %tempWeight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_7"/></StgValue>
</operation>

<operation id="1172" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1341  %add_ln33_43 = add i10 59, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_43"/></StgValue>
</operation>

<operation id="1173" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1342  %zext_ln33_58 = zext i10 %add_ln33_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_58"/></StgValue>
</operation>

<operation id="1174" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1343  %add_ln35_59 = add i13 %zext_ln33_58, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_59"/></StgValue>
</operation>

<operation id="1175" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1344  %lshr_ln1116_51 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_43, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_51"/></StgValue>
</operation>

<operation id="1176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1345  %zext_ln1116_52 = zext i7 %lshr_ln1116_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_52"/></StgValue>
</operation>

<operation id="1177" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1346  %temp_3_V_addr_8 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_8"/></StgValue>
</operation>

<operation id="1178" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1347  %temp_3_V_load_7 = load i8* %temp_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_7"/></StgValue>
</operation>

<operation id="1179" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1349  %lshr_ln1117_58 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_59, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_58"/></StgValue>
</operation>

<operation id="1180" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1350  %zext_ln1117_59 = zext i10 %lshr_ln1117_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_59"/></StgValue>
</operation>

<operation id="1181" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1351  %tempWeight_3_V_addr_8 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_59

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_8"/></StgValue>
</operation>

<operation id="1182" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1352  %tempWeight_3_V_load_7 = load i8* %tempWeight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_7"/></StgValue>
</operation>

<operation id="1183" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1410  %add_ln33_46 = add i10 62, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_46"/></StgValue>
</operation>

<operation id="1184" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1411  %zext_ln33_61 = zext i10 %add_ln33_46 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_61"/></StgValue>
</operation>

<operation id="1185" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1412  %add_ln35_62 = add i13 %zext_ln33_61, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_62"/></StgValue>
</operation>

<operation id="1186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1413  %lshr_ln1116_54 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_46, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_54"/></StgValue>
</operation>

<operation id="1187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1414  %zext_ln1116_55 = zext i7 %lshr_ln1116_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_55"/></StgValue>
</operation>

<operation id="1188" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1415  %temp_6_V_addr_8 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_8"/></StgValue>
</operation>

<operation id="1189" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1416  %temp_6_V_load_7 = load i8* %temp_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_7"/></StgValue>
</operation>

<operation id="1190" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1418  %lshr_ln1117_61 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_62, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_61"/></StgValue>
</operation>

<operation id="1191" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1419  %zext_ln1117_62 = zext i10 %lshr_ln1117_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_62"/></StgValue>
</operation>

<operation id="1192" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1420  %tempWeight_6_V_addr_8 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_62

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_8"/></StgValue>
</operation>

<operation id="1193" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1421  %tempWeight_6_V_load_7 = load i8* %tempWeight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_7"/></StgValue>
</operation>

<operation id="1194" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1433  %add_ln33_47 = add i10 63, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_47"/></StgValue>
</operation>

<operation id="1195" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1434  %zext_ln33_62 = zext i10 %add_ln33_47 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_62"/></StgValue>
</operation>

<operation id="1196" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1435  %add_ln35_63 = add i13 %zext_ln33_62, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_63"/></StgValue>
</operation>

<operation id="1197" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1436  %lshr_ln1116_55 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_47, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_55"/></StgValue>
</operation>

<operation id="1198" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1437  %zext_ln1116_56 = zext i7 %lshr_ln1116_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_56"/></StgValue>
</operation>

<operation id="1199" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1438  %temp_7_V_addr_8 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_8"/></StgValue>
</operation>

<operation id="1200" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1439  %temp_7_V_load_7 = load i8* %temp_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_7"/></StgValue>
</operation>

<operation id="1201" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1441  %lshr_ln1117_62 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_63, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_62"/></StgValue>
</operation>

<operation id="1202" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1442  %zext_ln1117_63 = zext i10 %lshr_ln1117_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_63"/></StgValue>
</operation>

<operation id="1203" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1443  %tempWeight_7_V_addr_8 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_63

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_8"/></StgValue>
</operation>

<operation id="1204" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1444  %tempWeight_7_V_load_7 = load i8* %tempWeight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_7"/></StgValue>
</operation>

<operation id="1205" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2560  %add_ln703 = add i8 %shl_ln703_1, %shl_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="1206" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2561  %add_ln703_1 = add i8 %add_ln703, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="1207" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2563  %add_ln703_3 = add i8 %shl_ln703_5, %shl_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="1208" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2566  %add_ln703_6 = add i8 %shl_ln703_8, %shl_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="1209" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2569  %add_ln703_9 = add i8 %shl_ln703_11, %shl_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1210" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:83  %shl_ln703_3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="1211" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:104  %shl_ln703_4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="1212" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:167  %shl_ln703_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_7"/></StgValue>
</operation>

<operation id="1213" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:236  %shl_ln703_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_s"/></StgValue>
</operation>

<operation id="1214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:259  %shl_ln703_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_11, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_10"/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:328  %shl_ln703_13 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_13"/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:351  %shl_ln703_14 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_14"/></StgValue>
</operation>

<operation id="1217" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:374  %shl_ln703_15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_16, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_15"/></StgValue>
</operation>

<operation id="1218" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:428  %sext_ln1116_19 = sext i8 %temp_3_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="1219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:433  %sext_ln1118_19 = sext i8 %tempWeight_3_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="1220" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:434  %mul_ln1118_19 = mul i16 %sext_ln1118_19, %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="1221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:435  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:436  %trunc_ln851_19 = trunc i16 %mul_ln1118_19 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_19"/></StgValue>
</operation>

<operation id="1223" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:437  %icmp_ln851_19 = icmp eq i6 %trunc_ln851_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_19"/></StgValue>
</operation>

<operation id="1224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:438  %tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_19, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:439  %tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_19, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1226" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:440  %add_ln703_131 = add i5 1, %tmp_57

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="1227" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:441  %select_ln851_19 = select i1 %icmp_ln851_19, i5 %tmp_58, i5 %add_ln703_131

]]></Node>
<StgValue><ssdm name="select_ln851_19"/></StgValue>
</operation>

<operation id="1228" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:442  %select_ln850_19 = select i1 %tmp_56, i5 %select_ln851_19, i5 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln850_19"/></StgValue>
</operation>

<operation id="1229" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:443  %shl_ln703_18 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_19, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_18"/></StgValue>
</operation>

<operation id="1230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:497  %sext_ln1116_22 = sext i8 %temp_6_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="1231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:502  %sext_ln1118_22 = sext i8 %tempWeight_6_V_load_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="1232" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:503  %mul_ln1118_22 = mul i16 %sext_ln1118_22, %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="1233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:504  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1234" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:505  %trunc_ln851_22 = trunc i16 %mul_ln1118_22 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_22"/></StgValue>
</operation>

<operation id="1235" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:506  %icmp_ln851_22 = icmp eq i6 %trunc_ln851_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_22"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:507  %tmp_66 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_22, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:508  %tmp_67 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_22, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:509  %add_ln703_134 = add i5 1, %tmp_66

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:510  %select_ln851_22 = select i1 %icmp_ln851_22, i5 %tmp_67, i5 %add_ln703_134

]]></Node>
<StgValue><ssdm name="select_ln851_22"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:511  %select_ln850_22 = select i1 %tmp_65, i5 %select_ln851_22, i5 %tmp_67

]]></Node>
<StgValue><ssdm name="select_ln850_22"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:512  %shl_ln703_21 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_22, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_21"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:589  %sext_ln1116_26 = sext i8 %temp_2_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:594  %sext_ln1118_26 = sext i8 %tempWeight_2_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:595  %mul_ln1118_26 = mul i16 %sext_ln1118_26, %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:596  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:597  %trunc_ln851_26 = trunc i16 %mul_ln1118_26 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_26"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:598  %icmp_ln851_26 = icmp eq i6 %trunc_ln851_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_26"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:599  %tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_26, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:600  %tmp_79 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_26, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:601  %add_ln703_138 = add i5 1, %tmp_78

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:602  %select_ln851_26 = select i1 %icmp_ln851_26, i5 %tmp_79, i5 %add_ln703_138

]]></Node>
<StgValue><ssdm name="select_ln851_26"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:603  %select_ln850_26 = select i1 %tmp_77, i5 %select_ln851_26, i5 %tmp_79

]]></Node>
<StgValue><ssdm name="select_ln850_26"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:604  %shl_ln703_25 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_26, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_25"/></StgValue>
</operation>

<operation id="1254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:635  %sext_ln1116_28 = sext i8 %temp_4_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="1255" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:640  %sext_ln1118_28 = sext i8 %tempWeight_4_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1256" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:641  %mul_ln1118_28 = mul i16 %sext_ln1118_28, %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:642  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:643  %trunc_ln851_28 = trunc i16 %mul_ln1118_28 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_28"/></StgValue>
</operation>

<operation id="1259" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:644  %icmp_ln851_28 = icmp eq i6 %trunc_ln851_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_28"/></StgValue>
</operation>

<operation id="1260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:645  %tmp_84 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_28, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:646  %tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_28, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1262" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:647  %add_ln703_140 = add i5 1, %tmp_84

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="1263" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:648  %select_ln851_28 = select i1 %icmp_ln851_28, i5 %tmp_85, i5 %add_ln703_140

]]></Node>
<StgValue><ssdm name="select_ln851_28"/></StgValue>
</operation>

<operation id="1264" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:649  %select_ln850_28 = select i1 %tmp_83, i5 %select_ln851_28, i5 %tmp_85

]]></Node>
<StgValue><ssdm name="select_ln850_28"/></StgValue>
</operation>

<operation id="1265" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:658  %sext_ln1116_29 = sext i8 %temp_5_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="1266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:663  %sext_ln1118_29 = sext i8 %tempWeight_5_V_load_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1267" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:664  %mul_ln1118_29 = mul i16 %sext_ln1118_29, %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:665  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:666  %trunc_ln851_29 = trunc i16 %mul_ln1118_29 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_29"/></StgValue>
</operation>

<operation id="1270" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:667  %icmp_ln851_29 = icmp eq i6 %trunc_ln851_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_29"/></StgValue>
</operation>

<operation id="1271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:668  %tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_29, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1272" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:669  %tmp_88 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_29, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1273" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:670  %add_ln703_141 = add i5 1, %tmp_87

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="1274" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:671  %select_ln851_29 = select i1 %icmp_ln851_29, i5 %tmp_88, i5 %add_ln703_141

]]></Node>
<StgValue><ssdm name="select_ln851_29"/></StgValue>
</operation>

<operation id="1275" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:672  %select_ln850_29 = select i1 %tmp_86, i5 %select_ln851_29, i5 %tmp_88

]]></Node>
<StgValue><ssdm name="select_ln850_29"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:673  %shl_ln703_28 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_29, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_28"/></StgValue>
</operation>

<operation id="1277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:727  %sext_ln1116_32 = sext i8 %temp_0_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="1278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:732  %sext_ln1118_32 = sext i8 %tempWeight_0_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1279" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:733  %mul_ln1118_32 = mul i16 %sext_ln1118_32, %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:734  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:735  %trunc_ln851_32 = trunc i16 %mul_ln1118_32 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_32"/></StgValue>
</operation>

<operation id="1282" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:736  %icmp_ln851_32 = icmp eq i6 %trunc_ln851_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_32"/></StgValue>
</operation>

<operation id="1283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:737  %tmp_96 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_32, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:738  %tmp_97 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_32, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1285" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:739  %add_ln703_144 = add i5 1, %tmp_96

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="1286" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:740  %select_ln851_32 = select i1 %icmp_ln851_32, i5 %tmp_97, i5 %add_ln703_144

]]></Node>
<StgValue><ssdm name="select_ln851_32"/></StgValue>
</operation>

<operation id="1287" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:741  %select_ln850_32 = select i1 %tmp_95, i5 %select_ln851_32, i5 %tmp_97

]]></Node>
<StgValue><ssdm name="select_ln850_32"/></StgValue>
</operation>

<operation id="1288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:773  %sext_ln1116_34 = sext i8 %temp_2_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="1289" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:778  %sext_ln1118_34 = sext i8 %tempWeight_2_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1290" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:779  %mul_ln1118_34 = mul i16 %sext_ln1118_34, %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:780  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:781  %trunc_ln851_34 = trunc i16 %mul_ln1118_34 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_34"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:782  %icmp_ln851_34 = icmp eq i6 %trunc_ln851_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_34"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:783  %tmp_102 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_34, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:784  %tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_34, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:785  %add_ln703_146 = add i5 1, %tmp_102

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="1297" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:786  %select_ln851_34 = select i1 %icmp_ln851_34, i5 %tmp_103, i5 %add_ln703_146

]]></Node>
<StgValue><ssdm name="select_ln851_34"/></StgValue>
</operation>

<operation id="1298" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:787  %select_ln850_34 = select i1 %tmp_101, i5 %select_ln851_34, i5 %tmp_103

]]></Node>
<StgValue><ssdm name="select_ln850_34"/></StgValue>
</operation>

<operation id="1299" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:788  %shl_ln703_33 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_34, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_33"/></StgValue>
</operation>

<operation id="1300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:796  %sext_ln1116_35 = sext i8 %temp_3_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:801  %sext_ln1118_35 = sext i8 %tempWeight_3_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:802  %mul_ln1118_35 = mul i16 %sext_ln1118_35, %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:803  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:804  %trunc_ln851_35 = trunc i16 %mul_ln1118_35 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_35"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:805  %icmp_ln851_35 = icmp eq i6 %trunc_ln851_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_35"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:806  %tmp_105 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_35, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:807  %tmp_106 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_35, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:808  %add_ln703_147 = add i5 1, %tmp_105

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:809  %select_ln851_35 = select i1 %icmp_ln851_35, i5 %tmp_106, i5 %add_ln703_147

]]></Node>
<StgValue><ssdm name="select_ln851_35"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:810  %select_ln850_35 = select i1 %tmp_104, i5 %select_ln851_35, i5 %tmp_106

]]></Node>
<StgValue><ssdm name="select_ln850_35"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:818  %temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_4"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:823  %tempWeight_4_V_load_4 = load i8* %tempWeight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_4"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:842  %sext_ln1116_37 = sext i8 %temp_5_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="1314" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:847  %sext_ln1118_37 = sext i8 %tempWeight_5_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1315" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:848  %mul_ln1118_37 = mul i16 %sext_ln1118_37, %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="1316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:849  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1317" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:850  %trunc_ln851_37 = trunc i16 %mul_ln1118_37 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_37"/></StgValue>
</operation>

<operation id="1318" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:851  %icmp_ln851_37 = icmp eq i6 %trunc_ln851_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_37"/></StgValue>
</operation>

<operation id="1319" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:852  %tmp_111 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_37, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1320" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:853  %tmp_112 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_37, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1321" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:854  %add_ln703_149 = add i5 1, %tmp_111

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="1322" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:855  %select_ln851_37 = select i1 %icmp_ln851_37, i5 %tmp_112, i5 %add_ln703_149

]]></Node>
<StgValue><ssdm name="select_ln851_37"/></StgValue>
</operation>

<operation id="1323" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:856  %select_ln850_37 = select i1 %tmp_110, i5 %select_ln851_37, i5 %tmp_112

]]></Node>
<StgValue><ssdm name="select_ln850_37"/></StgValue>
</operation>

<operation id="1324" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:857  %shl_ln703_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_37, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_36"/></StgValue>
</operation>

<operation id="1325" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:864  %temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_4"/></StgValue>
</operation>

<operation id="1326" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:869  %tempWeight_6_V_load_4 = load i8* %tempWeight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_4"/></StgValue>
</operation>

<operation id="1327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:888  %sext_ln1116_39 = sext i8 %temp_7_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="1328" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:893  %sext_ln1118_39 = sext i8 %tempWeight_7_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="1329" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:894  %mul_ln1118_39 = mul i16 %sext_ln1118_39, %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="1330" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:895  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1331" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:896  %trunc_ln851_39 = trunc i16 %mul_ln1118_39 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_39"/></StgValue>
</operation>

<operation id="1332" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:897  %icmp_ln851_39 = icmp eq i6 %trunc_ln851_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_39"/></StgValue>
</operation>

<operation id="1333" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:898  %tmp_117 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_39, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1334" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:899  %tmp_118 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_39, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1335" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:900  %add_ln703_151 = add i5 1, %tmp_117

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="1336" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:901  %select_ln851_39 = select i1 %icmp_ln851_39, i5 %tmp_118, i5 %add_ln703_151

]]></Node>
<StgValue><ssdm name="select_ln851_39"/></StgValue>
</operation>

<operation id="1337" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:902  %select_ln850_39 = select i1 %tmp_116, i5 %select_ln851_39, i5 %tmp_118

]]></Node>
<StgValue><ssdm name="select_ln850_39"/></StgValue>
</operation>

<operation id="1338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:934  %sext_ln1116_41 = sext i8 %temp_1_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_41"/></StgValue>
</operation>

<operation id="1339" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:939  %sext_ln1118_41 = sext i8 %tempWeight_1_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1340" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:940  %mul_ln1118_41 = mul i16 %sext_ln1118_41, %sext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="1341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:941  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1342" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:942  %trunc_ln851_41 = trunc i16 %mul_ln1118_41 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_41"/></StgValue>
</operation>

<operation id="1343" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:943  %icmp_ln851_41 = icmp eq i6 %trunc_ln851_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_41"/></StgValue>
</operation>

<operation id="1344" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:944  %tmp_123 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_41, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:945  %tmp_124 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_41, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1346" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:946  %add_ln703_153 = add i5 1, %tmp_123

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="1347" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:947  %select_ln851_41 = select i1 %icmp_ln851_41, i5 %tmp_124, i5 %add_ln703_153

]]></Node>
<StgValue><ssdm name="select_ln851_41"/></StgValue>
</operation>

<operation id="1348" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:948  %select_ln850_41 = select i1 %tmp_122, i5 %select_ln851_41, i5 %tmp_124

]]></Node>
<StgValue><ssdm name="select_ln850_41"/></StgValue>
</operation>

<operation id="1349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:949  %shl_ln703_40 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_41, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_40"/></StgValue>
</operation>

<operation id="1350" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:956  %temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_5"/></StgValue>
</operation>

<operation id="1351" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:961  %tempWeight_2_V_load_5 = load i8* %tempWeight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_5"/></StgValue>
</operation>

<operation id="1352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:980  %sext_ln1116_43 = sext i8 %temp_3_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_43"/></StgValue>
</operation>

<operation id="1353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:985  %sext_ln1118_43 = sext i8 %tempWeight_3_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1354" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:986  %mul_ln1118_43 = mul i16 %sext_ln1118_43, %sext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="1355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:987  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:988  %trunc_ln851_43 = trunc i16 %mul_ln1118_43 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_43"/></StgValue>
</operation>

<operation id="1357" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:989  %icmp_ln851_43 = icmp eq i6 %trunc_ln851_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_43"/></StgValue>
</operation>

<operation id="1358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:990  %tmp_129 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_43, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:991  %tmp_130 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_43, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1360" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:992  %add_ln703_155 = add i5 1, %tmp_129

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="1361" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:993  %select_ln851_43 = select i1 %icmp_ln851_43, i5 %tmp_130, i5 %add_ln703_155

]]></Node>
<StgValue><ssdm name="select_ln851_43"/></StgValue>
</operation>

<operation id="1362" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:994  %select_ln850_43 = select i1 %tmp_128, i5 %select_ln851_43, i5 %tmp_130

]]></Node>
<StgValue><ssdm name="select_ln850_43"/></StgValue>
</operation>

<operation id="1363" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1002  %temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_5"/></StgValue>
</operation>

<operation id="1364" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1007  %tempWeight_4_V_load_5 = load i8* %tempWeight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_5"/></StgValue>
</operation>

<operation id="1365" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1025  %temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_5"/></StgValue>
</operation>

<operation id="1366" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1030  %tempWeight_5_V_load_5 = load i8* %tempWeight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_5"/></StgValue>
</operation>

<operation id="1367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1049  %sext_ln1116_46 = sext i8 %temp_6_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_46"/></StgValue>
</operation>

<operation id="1368" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1054  %sext_ln1118_46 = sext i8 %tempWeight_6_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="1369" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1055  %mul_ln1118_46 = mul i16 %sext_ln1118_46, %sext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1056  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1371" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1057  %trunc_ln851_46 = trunc i16 %mul_ln1118_46 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_46"/></StgValue>
</operation>

<operation id="1372" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1058  %icmp_ln851_46 = icmp eq i6 %trunc_ln851_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_46"/></StgValue>
</operation>

<operation id="1373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1059  %tmp_138 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_46, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1060  %tmp_139 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_46, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1375" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1061  %add_ln703_158 = add i5 1, %tmp_138

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="1376" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1062  %select_ln851_46 = select i1 %icmp_ln851_46, i5 %tmp_139, i5 %add_ln703_158

]]></Node>
<StgValue><ssdm name="select_ln851_46"/></StgValue>
</operation>

<operation id="1377" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1063  %select_ln850_46 = select i1 %tmp_137, i5 %select_ln851_46, i5 %tmp_139

]]></Node>
<StgValue><ssdm name="select_ln850_46"/></StgValue>
</operation>

<operation id="1378" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1094  %temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_6"/></StgValue>
</operation>

<operation id="1379" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1099  %tempWeight_0_V_load_6 = load i8* %tempWeight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_6"/></StgValue>
</operation>

<operation id="1380" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1117  %temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_6"/></StgValue>
</operation>

<operation id="1381" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1122  %tempWeight_1_V_load_6 = load i8* %tempWeight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_6"/></StgValue>
</operation>

<operation id="1382" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1134  %add_ln33_34 = add i10 50, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_34"/></StgValue>
</operation>

<operation id="1383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1135  %zext_ln33_49 = zext i10 %add_ln33_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_49"/></StgValue>
</operation>

<operation id="1384" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1136  %add_ln35_50 = add i13 %zext_ln33_49, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_50"/></StgValue>
</operation>

<operation id="1385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1137  %lshr_ln1116_42 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_34, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_42"/></StgValue>
</operation>

<operation id="1386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1138  %zext_ln1116_43 = zext i7 %lshr_ln1116_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="1387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1139  %temp_2_V_addr_7 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_7"/></StgValue>
</operation>

<operation id="1388" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1140  %temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_6"/></StgValue>
</operation>

<operation id="1389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1142  %lshr_ln1117_49 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_50, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_49"/></StgValue>
</operation>

<operation id="1390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1143  %zext_ln1117_50 = zext i10 %lshr_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_50"/></StgValue>
</operation>

<operation id="1391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1144  %tempWeight_2_V_addr_7 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_50

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_7"/></StgValue>
</operation>

<operation id="1392" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1145  %tempWeight_2_V_load_6 = load i8* %tempWeight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_6"/></StgValue>
</operation>

<operation id="1393" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1163  %temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_6"/></StgValue>
</operation>

<operation id="1394" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1168  %tempWeight_3_V_load_6 = load i8* %tempWeight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_6"/></StgValue>
</operation>

<operation id="1395" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1180  %add_ln33_36 = add i10 52, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_36"/></StgValue>
</operation>

<operation id="1396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1181  %zext_ln33_51 = zext i10 %add_ln33_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_51"/></StgValue>
</operation>

<operation id="1397" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1182  %add_ln35_52 = add i13 %zext_ln33_51, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_52"/></StgValue>
</operation>

<operation id="1398" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1183  %lshr_ln1116_44 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_36, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_44"/></StgValue>
</operation>

<operation id="1399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1184  %zext_ln1116_45 = zext i7 %lshr_ln1116_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_45"/></StgValue>
</operation>

<operation id="1400" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1185  %temp_4_V_addr_7 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_7"/></StgValue>
</operation>

<operation id="1401" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1186  %temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_6"/></StgValue>
</operation>

<operation id="1402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1188  %lshr_ln1117_51 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_52, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_51"/></StgValue>
</operation>

<operation id="1403" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1189  %zext_ln1117_52 = zext i10 %lshr_ln1117_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_52"/></StgValue>
</operation>

<operation id="1404" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1190  %tempWeight_4_V_addr_7 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_52

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_7"/></StgValue>
</operation>

<operation id="1405" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1191  %tempWeight_4_V_load_6 = load i8* %tempWeight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_6"/></StgValue>
</operation>

<operation id="1406" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1209  %temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_6"/></StgValue>
</operation>

<operation id="1407" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1214  %tempWeight_5_V_load_6 = load i8* %tempWeight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_6"/></StgValue>
</operation>

<operation id="1408" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1226  %add_ln33_38 = add i10 54, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_38"/></StgValue>
</operation>

<operation id="1409" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1227  %zext_ln33_53 = zext i10 %add_ln33_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_53"/></StgValue>
</operation>

<operation id="1410" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1228  %add_ln35_54 = add i13 %zext_ln33_53, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_54"/></StgValue>
</operation>

<operation id="1411" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1229  %lshr_ln1116_46 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_38, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_46"/></StgValue>
</operation>

<operation id="1412" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1230  %zext_ln1116_47 = zext i7 %lshr_ln1116_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_47"/></StgValue>
</operation>

<operation id="1413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1231  %temp_6_V_addr_7 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_7"/></StgValue>
</operation>

<operation id="1414" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1232  %temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_6"/></StgValue>
</operation>

<operation id="1415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1234  %lshr_ln1117_53 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_54, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_53"/></StgValue>
</operation>

<operation id="1416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1235  %zext_ln1117_54 = zext i10 %lshr_ln1117_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_54"/></StgValue>
</operation>

<operation id="1417" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1236  %tempWeight_6_V_addr_7 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_54

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_7"/></StgValue>
</operation>

<operation id="1418" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1237  %tempWeight_6_V_load_6 = load i8* %tempWeight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_6"/></StgValue>
</operation>

<operation id="1419" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1255  %temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_6"/></StgValue>
</operation>

<operation id="1420" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1260  %tempWeight_7_V_load_6 = load i8* %tempWeight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_6"/></StgValue>
</operation>

<operation id="1421" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1278  %temp_0_V_load_7 = load i8* %temp_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_7"/></StgValue>
</operation>

<operation id="1422" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1283  %tempWeight_0_V_load_7 = load i8* %tempWeight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_7"/></StgValue>
</operation>

<operation id="1423" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1295  %add_ln33_41 = add i10 57, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_41"/></StgValue>
</operation>

<operation id="1424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1296  %zext_ln33_56 = zext i10 %add_ln33_41 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_56"/></StgValue>
</operation>

<operation id="1425" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1297  %add_ln35_57 = add i13 %zext_ln33_56, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_57"/></StgValue>
</operation>

<operation id="1426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1298  %lshr_ln1116_49 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_41, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_49"/></StgValue>
</operation>

<operation id="1427" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1299  %zext_ln1116_50 = zext i7 %lshr_ln1116_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_50"/></StgValue>
</operation>

<operation id="1428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1300  %temp_1_V_addr_8 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_8"/></StgValue>
</operation>

<operation id="1429" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1301  %temp_1_V_load_7 = load i8* %temp_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_7"/></StgValue>
</operation>

<operation id="1430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1303  %lshr_ln1117_56 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_57, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_56"/></StgValue>
</operation>

<operation id="1431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1304  %zext_ln1117_57 = zext i10 %lshr_ln1117_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_57"/></StgValue>
</operation>

<operation id="1432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1305  %tempWeight_1_V_addr_8 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_57

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_8"/></StgValue>
</operation>

<operation id="1433" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1306  %tempWeight_1_V_load_7 = load i8* %tempWeight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_7"/></StgValue>
</operation>

<operation id="1434" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1318  %add_ln33_42 = add i10 58, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_42"/></StgValue>
</operation>

<operation id="1435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1319  %zext_ln33_57 = zext i10 %add_ln33_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_57"/></StgValue>
</operation>

<operation id="1436" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1320  %add_ln35_58 = add i13 %zext_ln33_57, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_58"/></StgValue>
</operation>

<operation id="1437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1321  %lshr_ln1116_50 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_42, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_50"/></StgValue>
</operation>

<operation id="1438" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1322  %zext_ln1116_51 = zext i7 %lshr_ln1116_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_51"/></StgValue>
</operation>

<operation id="1439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1323  %temp_2_V_addr_8 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_8"/></StgValue>
</operation>

<operation id="1440" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1324  %temp_2_V_load_7 = load i8* %temp_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_7"/></StgValue>
</operation>

<operation id="1441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1326  %lshr_ln1117_57 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_58, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_57"/></StgValue>
</operation>

<operation id="1442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1327  %zext_ln1117_58 = zext i10 %lshr_ln1117_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_58"/></StgValue>
</operation>

<operation id="1443" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1328  %tempWeight_2_V_addr_8 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_58

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_8"/></StgValue>
</operation>

<operation id="1444" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1329  %tempWeight_2_V_load_7 = load i8* %tempWeight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_7"/></StgValue>
</operation>

<operation id="1445" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1347  %temp_3_V_load_7 = load i8* %temp_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_7"/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1352  %tempWeight_3_V_load_7 = load i8* %tempWeight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_7"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1364  %add_ln33_44 = add i10 60, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_44"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1365  %zext_ln33_59 = zext i10 %add_ln33_44 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_59"/></StgValue>
</operation>

<operation id="1449" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1366  %add_ln35_60 = add i13 %zext_ln33_59, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_60"/></StgValue>
</operation>

<operation id="1450" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1367  %lshr_ln1116_52 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_44, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_52"/></StgValue>
</operation>

<operation id="1451" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1368  %zext_ln1116_53 = zext i7 %lshr_ln1116_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_53"/></StgValue>
</operation>

<operation id="1452" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1369  %temp_4_V_addr_8 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_8"/></StgValue>
</operation>

<operation id="1453" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1370  %temp_4_V_load_7 = load i8* %temp_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_7"/></StgValue>
</operation>

<operation id="1454" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1372  %lshr_ln1117_59 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_60, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_59"/></StgValue>
</operation>

<operation id="1455" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1373  %zext_ln1117_60 = zext i10 %lshr_ln1117_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_60"/></StgValue>
</operation>

<operation id="1456" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1374  %tempWeight_4_V_addr_8 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_60

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_8"/></StgValue>
</operation>

<operation id="1457" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1375  %tempWeight_4_V_load_7 = load i8* %tempWeight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_7"/></StgValue>
</operation>

<operation id="1458" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1387  %add_ln33_45 = add i10 61, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_45"/></StgValue>
</operation>

<operation id="1459" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1388  %zext_ln33_60 = zext i10 %add_ln33_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_60"/></StgValue>
</operation>

<operation id="1460" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1389  %add_ln35_61 = add i13 %zext_ln33_60, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_61"/></StgValue>
</operation>

<operation id="1461" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1390  %lshr_ln1116_53 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_45, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_53"/></StgValue>
</operation>

<operation id="1462" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1391  %zext_ln1116_54 = zext i7 %lshr_ln1116_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_54"/></StgValue>
</operation>

<operation id="1463" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1392  %temp_5_V_addr_8 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_8"/></StgValue>
</operation>

<operation id="1464" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1393  %temp_5_V_load_7 = load i8* %temp_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_7"/></StgValue>
</operation>

<operation id="1465" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1395  %lshr_ln1117_60 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_61, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_60"/></StgValue>
</operation>

<operation id="1466" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1396  %zext_ln1117_61 = zext i10 %lshr_ln1117_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_61"/></StgValue>
</operation>

<operation id="1467" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1397  %tempWeight_5_V_addr_8 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_61

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_8"/></StgValue>
</operation>

<operation id="1468" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1398  %tempWeight_5_V_load_7 = load i8* %tempWeight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_7"/></StgValue>
</operation>

<operation id="1469" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1416  %temp_6_V_load_7 = load i8* %temp_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_7"/></StgValue>
</operation>

<operation id="1470" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1421  %tempWeight_6_V_load_7 = load i8* %tempWeight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_7"/></StgValue>
</operation>

<operation id="1471" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1439  %temp_7_V_load_7 = load i8* %temp_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_7"/></StgValue>
</operation>

<operation id="1472" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1444  %tempWeight_7_V_load_7 = load i8* %tempWeight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_7"/></StgValue>
</operation>

<operation id="1473" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1479  %add_ln33_49 = add i10 65, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_49"/></StgValue>
</operation>

<operation id="1474" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1480  %zext_ln33_64 = zext i10 %add_ln33_49 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_64"/></StgValue>
</operation>

<operation id="1475" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1481  %add_ln35_65 = add i13 %zext_ln33_64, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_65"/></StgValue>
</operation>

<operation id="1476" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1482  %lshr_ln1116_57 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_49, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_57"/></StgValue>
</operation>

<operation id="1477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1483  %zext_ln1116_58 = zext i7 %lshr_ln1116_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_58"/></StgValue>
</operation>

<operation id="1478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1484  %temp_1_V_addr_9 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_9"/></StgValue>
</operation>

<operation id="1479" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1485  %temp_1_V_load_8 = load i8* %temp_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_8"/></StgValue>
</operation>

<operation id="1480" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1487  %lshr_ln1117_64 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_65, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_64"/></StgValue>
</operation>

<operation id="1481" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1488  %zext_ln1117_65 = zext i10 %lshr_ln1117_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_65"/></StgValue>
</operation>

<operation id="1482" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1489  %tempWeight_1_V_addr_9 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_65

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_9"/></StgValue>
</operation>

<operation id="1483" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1490  %tempWeight_1_V_load_8 = load i8* %tempWeight_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_8"/></StgValue>
</operation>

<operation id="1484" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1525  %add_ln33_51 = add i10 67, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_51"/></StgValue>
</operation>

<operation id="1485" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1526  %zext_ln33_66 = zext i10 %add_ln33_51 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_66"/></StgValue>
</operation>

<operation id="1486" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1527  %add_ln35_67 = add i13 %zext_ln33_66, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_67"/></StgValue>
</operation>

<operation id="1487" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1528  %lshr_ln1116_59 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_51, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_59"/></StgValue>
</operation>

<operation id="1488" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1529  %zext_ln1116_60 = zext i7 %lshr_ln1116_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_60"/></StgValue>
</operation>

<operation id="1489" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1530  %temp_3_V_addr_9 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_9"/></StgValue>
</operation>

<operation id="1490" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1531  %temp_3_V_load_8 = load i8* %temp_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_8"/></StgValue>
</operation>

<operation id="1491" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1533  %lshr_ln1117_66 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_67, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_66"/></StgValue>
</operation>

<operation id="1492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1534  %zext_ln1117_67 = zext i10 %lshr_ln1117_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_67"/></StgValue>
</operation>

<operation id="1493" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1535  %tempWeight_3_V_addr_9 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_67

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_9"/></StgValue>
</operation>

<operation id="1494" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1536  %tempWeight_3_V_load_8 = load i8* %tempWeight_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_8"/></StgValue>
</operation>

<operation id="1495" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1571  %add_ln33_53 = add i10 69, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_53"/></StgValue>
</operation>

<operation id="1496" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1572  %zext_ln33_68 = zext i10 %add_ln33_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_68"/></StgValue>
</operation>

<operation id="1497" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1573  %add_ln35_69 = add i13 %zext_ln33_68, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_69"/></StgValue>
</operation>

<operation id="1498" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1574  %lshr_ln1116_61 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_53, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_61"/></StgValue>
</operation>

<operation id="1499" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1575  %zext_ln1116_62 = zext i7 %lshr_ln1116_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_62"/></StgValue>
</operation>

<operation id="1500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1576  %temp_5_V_addr_9 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_9"/></StgValue>
</operation>

<operation id="1501" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1577  %temp_5_V_load_8 = load i8* %temp_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_8"/></StgValue>
</operation>

<operation id="1502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1579  %lshr_ln1117_68 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_69, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_68"/></StgValue>
</operation>

<operation id="1503" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1580  %zext_ln1117_69 = zext i10 %lshr_ln1117_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_69"/></StgValue>
</operation>

<operation id="1504" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1581  %tempWeight_5_V_addr_9 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_69

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_9"/></StgValue>
</operation>

<operation id="1505" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1582  %tempWeight_5_V_load_8 = load i8* %tempWeight_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_8"/></StgValue>
</operation>

<operation id="1506" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1640  %add_ln33_56 = add i10 72, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_56"/></StgValue>
</operation>

<operation id="1507" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1641  %zext_ln33_71 = zext i10 %add_ln33_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_71"/></StgValue>
</operation>

<operation id="1508" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1642  %add_ln35_72 = add i13 %zext_ln33_71, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_72"/></StgValue>
</operation>

<operation id="1509" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1643  %lshr_ln1116_64 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_56, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_64"/></StgValue>
</operation>

<operation id="1510" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1644  %zext_ln1116_65 = zext i7 %lshr_ln1116_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_65"/></StgValue>
</operation>

<operation id="1511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1645  %temp_0_V_addr_10 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_10"/></StgValue>
</operation>

<operation id="1512" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1646  %temp_0_V_load_9 = load i8* %temp_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_9"/></StgValue>
</operation>

<operation id="1513" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1648  %lshr_ln1117_71 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_72, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_71"/></StgValue>
</operation>

<operation id="1514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1649  %zext_ln1117_72 = zext i10 %lshr_ln1117_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_72"/></StgValue>
</operation>

<operation id="1515" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1650  %tempWeight_0_V_addr_10 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_72

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_10"/></StgValue>
</operation>

<operation id="1516" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1651  %tempWeight_0_V_load_9 = load i8* %tempWeight_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_9"/></StgValue>
</operation>

<operation id="1517" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1709  %add_ln33_59 = add i10 75, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_59"/></StgValue>
</operation>

<operation id="1518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1710  %zext_ln33_74 = zext i10 %add_ln33_59 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_74"/></StgValue>
</operation>

<operation id="1519" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1711  %add_ln35_75 = add i13 %zext_ln33_74, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_75"/></StgValue>
</operation>

<operation id="1520" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1712  %lshr_ln1116_67 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_59, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_67"/></StgValue>
</operation>

<operation id="1521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1713  %zext_ln1116_68 = zext i7 %lshr_ln1116_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_68"/></StgValue>
</operation>

<operation id="1522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1714  %temp_3_V_addr_10 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_10"/></StgValue>
</operation>

<operation id="1523" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1715  %temp_3_V_load_9 = load i8* %temp_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_9"/></StgValue>
</operation>

<operation id="1524" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1717  %lshr_ln1117_74 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_75, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_74"/></StgValue>
</operation>

<operation id="1525" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1718  %zext_ln1117_75 = zext i10 %lshr_ln1117_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_75"/></StgValue>
</operation>

<operation id="1526" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1719  %tempWeight_3_V_addr_10 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_75

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_10"/></StgValue>
</operation>

<operation id="1527" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1720  %tempWeight_3_V_load_9 = load i8* %tempWeight_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_9"/></StgValue>
</operation>

<operation id="1528" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1801  %add_ln33_63 = add i10 79, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_63"/></StgValue>
</operation>

<operation id="1529" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1802  %zext_ln33_78 = zext i10 %add_ln33_63 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_78"/></StgValue>
</operation>

<operation id="1530" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1803  %add_ln35_79 = add i13 %zext_ln33_78, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_79"/></StgValue>
</operation>

<operation id="1531" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1804  %lshr_ln1116_71 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_63, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_71"/></StgValue>
</operation>

<operation id="1532" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1805  %zext_ln1116_72 = zext i7 %lshr_ln1116_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_72"/></StgValue>
</operation>

<operation id="1533" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1806  %temp_7_V_addr_10 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_10"/></StgValue>
</operation>

<operation id="1534" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1807  %temp_7_V_load_9 = load i8* %temp_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_9"/></StgValue>
</operation>

<operation id="1535" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1809  %lshr_ln1117_78 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_79, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_78"/></StgValue>
</operation>

<operation id="1536" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1810  %zext_ln1117_79 = zext i10 %lshr_ln1117_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_79"/></StgValue>
</operation>

<operation id="1537" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1811  %tempWeight_7_V_addr_10 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_79

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_10"/></StgValue>
</operation>

<operation id="1538" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1812  %tempWeight_7_V_load_9 = load i8* %tempWeight_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_9"/></StgValue>
</operation>

<operation id="1539" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2562  %add_ln703_2 = add i8 %shl_ln703_3, %shl_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="1540" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2564  %add_ln703_4 = add i8 %add_ln703_3, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="1541" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2567  %add_ln703_7 = add i8 %add_ln703_6, %shl_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="1542" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2568  %add_ln703_8 = add i8 %shl_ln703_s, %shl_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="1543" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2570  %add_ln703_10 = add i8 %add_ln703_9, %add_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="1544" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2571  %add_ln703_11 = add i8 %add_ln703_10, %add_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="1545" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2573  %add_ln703_13 = add i8 %shl_ln703_14, %shl_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="1546" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2574  %add_ln703_14 = add i8 %add_ln703_13, %shl_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="1547" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2576  %add_ln703_16 = add i8 %shl_ln703_18, %shl_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="1548" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2579  %add_ln703_19 = add i8 %shl_ln703_21, %shl_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="1549" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2582  %add_ln703_22 = add i8 %shl_ln703_25, %shl_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="1550" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2587  %add_ln703_27 = add i8 %shl_ln703_28, %shl_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1551" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:397  %shl_ln703_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_17, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_16"/></StgValue>
</operation>

<operation id="1552" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:420  %shl_ln703_17 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_17"/></StgValue>
</operation>

<operation id="1553" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:489  %shl_ln703_20 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_21, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_20"/></StgValue>
</operation>

<operation id="1554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:558  %shl_ln703_23 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_24, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_23"/></StgValue>
</operation>

<operation id="1555" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:581  %shl_ln703_24 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_25, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_24"/></StgValue>
</operation>

<operation id="1556" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:750  %sext_ln1116_33 = sext i8 %temp_1_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="1557" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:755  %sext_ln1118_33 = sext i8 %tempWeight_1_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1558" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:756  %mul_ln1118_33 = mul i16 %sext_ln1118_33, %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:757  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:758  %trunc_ln851_33 = trunc i16 %mul_ln1118_33 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_33"/></StgValue>
</operation>

<operation id="1561" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:759  %icmp_ln851_33 = icmp eq i6 %trunc_ln851_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_33"/></StgValue>
</operation>

<operation id="1562" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:760  %tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_33, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1563" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:761  %tmp_100 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_33, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1564" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:762  %add_ln703_145 = add i5 1, %tmp_99

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="1565" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:763  %select_ln851_33 = select i1 %icmp_ln851_33, i5 %tmp_100, i5 %add_ln703_145

]]></Node>
<StgValue><ssdm name="select_ln851_33"/></StgValue>
</operation>

<operation id="1566" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:764  %select_ln850_33 = select i1 %tmp_98, i5 %select_ln851_33, i5 %tmp_100

]]></Node>
<StgValue><ssdm name="select_ln850_33"/></StgValue>
</operation>

<operation id="1567" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:765  %shl_ln703_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_33, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_32"/></StgValue>
</operation>

<operation id="1568" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:819  %sext_ln1116_36 = sext i8 %temp_4_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="1569" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:824  %sext_ln1118_36 = sext i8 %tempWeight_4_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1570" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:825  %mul_ln1118_36 = mul i16 %sext_ln1118_36, %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="1571" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:826  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:827  %trunc_ln851_36 = trunc i16 %mul_ln1118_36 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_36"/></StgValue>
</operation>

<operation id="1573" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:828  %icmp_ln851_36 = icmp eq i6 %trunc_ln851_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_36"/></StgValue>
</operation>

<operation id="1574" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:829  %tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_36, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1575" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:830  %tmp_109 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_36, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1576" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:831  %add_ln703_148 = add i5 1, %tmp_108

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="1577" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:832  %select_ln851_36 = select i1 %icmp_ln851_36, i5 %tmp_109, i5 %add_ln703_148

]]></Node>
<StgValue><ssdm name="select_ln851_36"/></StgValue>
</operation>

<operation id="1578" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:833  %select_ln850_36 = select i1 %tmp_107, i5 %select_ln851_36, i5 %tmp_109

]]></Node>
<StgValue><ssdm name="select_ln850_36"/></StgValue>
</operation>

<operation id="1579" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:834  %shl_ln703_35 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_36, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_35"/></StgValue>
</operation>

<operation id="1580" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:865  %sext_ln1116_38 = sext i8 %temp_6_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="1581" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:870  %sext_ln1118_38 = sext i8 %tempWeight_6_V_load_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1582" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:871  %mul_ln1118_38 = mul i16 %sext_ln1118_38, %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="1583" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:872  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1584" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:873  %trunc_ln851_38 = trunc i16 %mul_ln1118_38 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_38"/></StgValue>
</operation>

<operation id="1585" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:874  %icmp_ln851_38 = icmp eq i6 %trunc_ln851_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_38"/></StgValue>
</operation>

<operation id="1586" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:875  %tmp_114 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_38, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1587" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:876  %tmp_115 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_38, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1588" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:877  %add_ln703_150 = add i5 1, %tmp_114

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="1589" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:878  %select_ln851_38 = select i1 %icmp_ln851_38, i5 %tmp_115, i5 %add_ln703_150

]]></Node>
<StgValue><ssdm name="select_ln851_38"/></StgValue>
</operation>

<operation id="1590" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:879  %select_ln850_38 = select i1 %tmp_113, i5 %select_ln851_38, i5 %tmp_115

]]></Node>
<StgValue><ssdm name="select_ln850_38"/></StgValue>
</operation>

<operation id="1591" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:911  %sext_ln1116_40 = sext i8 %temp_0_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_40"/></StgValue>
</operation>

<operation id="1592" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:916  %sext_ln1118_40 = sext i8 %tempWeight_0_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1593" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:917  %mul_ln1118_40 = mul i16 %sext_ln1118_40, %sext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="1594" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:918  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1595" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:919  %trunc_ln851_40 = trunc i16 %mul_ln1118_40 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_40"/></StgValue>
</operation>

<operation id="1596" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:920  %icmp_ln851_40 = icmp eq i6 %trunc_ln851_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_40"/></StgValue>
</operation>

<operation id="1597" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:921  %tmp_120 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_40, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1598" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:922  %tmp_121 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_40, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1599" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:923  %add_ln703_152 = add i5 1, %tmp_120

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="1600" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:924  %select_ln851_40 = select i1 %icmp_ln851_40, i5 %tmp_121, i5 %add_ln703_152

]]></Node>
<StgValue><ssdm name="select_ln851_40"/></StgValue>
</operation>

<operation id="1601" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:925  %select_ln850_40 = select i1 %tmp_119, i5 %select_ln851_40, i5 %tmp_121

]]></Node>
<StgValue><ssdm name="select_ln850_40"/></StgValue>
</operation>

<operation id="1602" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:926  %shl_ln703_39 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_40, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_39"/></StgValue>
</operation>

<operation id="1603" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:957  %sext_ln1116_42 = sext i8 %temp_2_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_42"/></StgValue>
</operation>

<operation id="1604" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:962  %sext_ln1118_42 = sext i8 %tempWeight_2_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1605" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:963  %mul_ln1118_42 = mul i16 %sext_ln1118_42, %sext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="1606" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:964  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1607" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:965  %trunc_ln851_42 = trunc i16 %mul_ln1118_42 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_42"/></StgValue>
</operation>

<operation id="1608" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:966  %icmp_ln851_42 = icmp eq i6 %trunc_ln851_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_42"/></StgValue>
</operation>

<operation id="1609" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:967  %tmp_126 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_42, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1610" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:968  %tmp_127 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_42, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1611" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:969  %add_ln703_154 = add i5 1, %tmp_126

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="1612" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:970  %select_ln851_42 = select i1 %icmp_ln851_42, i5 %tmp_127, i5 %add_ln703_154

]]></Node>
<StgValue><ssdm name="select_ln851_42"/></StgValue>
</operation>

<operation id="1613" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:971  %select_ln850_42 = select i1 %tmp_125, i5 %select_ln851_42, i5 %tmp_127

]]></Node>
<StgValue><ssdm name="select_ln850_42"/></StgValue>
</operation>

<operation id="1614" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1003  %sext_ln1116_44 = sext i8 %temp_4_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_44"/></StgValue>
</operation>

<operation id="1615" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1008  %sext_ln1118_44 = sext i8 %tempWeight_4_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="1616" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1009  %mul_ln1118_44 = mul i16 %sext_ln1118_44, %sext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1617" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1010  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1618" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1011  %trunc_ln851_44 = trunc i16 %mul_ln1118_44 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_44"/></StgValue>
</operation>

<operation id="1619" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1012  %icmp_ln851_44 = icmp eq i6 %trunc_ln851_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_44"/></StgValue>
</operation>

<operation id="1620" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1013  %tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_44, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1621" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1014  %tmp_133 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_44, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1622" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1015  %add_ln703_156 = add i5 1, %tmp_132

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="1623" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1016  %select_ln851_44 = select i1 %icmp_ln851_44, i5 %tmp_133, i5 %add_ln703_156

]]></Node>
<StgValue><ssdm name="select_ln851_44"/></StgValue>
</operation>

<operation id="1624" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1017  %select_ln850_44 = select i1 %tmp_131, i5 %select_ln851_44, i5 %tmp_133

]]></Node>
<StgValue><ssdm name="select_ln850_44"/></StgValue>
</operation>

<operation id="1625" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1026  %sext_ln1116_45 = sext i8 %temp_5_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_45"/></StgValue>
</operation>

<operation id="1626" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1031  %sext_ln1118_45 = sext i8 %tempWeight_5_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="1627" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1032  %mul_ln1118_45 = mul i16 %sext_ln1118_45, %sext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1628" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1033  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1629" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1034  %trunc_ln851_45 = trunc i16 %mul_ln1118_45 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_45"/></StgValue>
</operation>

<operation id="1630" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1035  %icmp_ln851_45 = icmp eq i6 %trunc_ln851_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_45"/></StgValue>
</operation>

<operation id="1631" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1036  %tmp_135 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_45, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1632" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1037  %tmp_136 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_45, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1633" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1038  %add_ln703_157 = add i5 1, %tmp_135

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="1634" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1039  %select_ln851_45 = select i1 %icmp_ln851_45, i5 %tmp_136, i5 %add_ln703_157

]]></Node>
<StgValue><ssdm name="select_ln851_45"/></StgValue>
</operation>

<operation id="1635" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1040  %select_ln850_45 = select i1 %tmp_134, i5 %select_ln851_45, i5 %tmp_136

]]></Node>
<StgValue><ssdm name="select_ln850_45"/></StgValue>
</operation>

<operation id="1636" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1095  %sext_ln1116_48 = sext i8 %temp_0_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_48"/></StgValue>
</operation>

<operation id="1637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1100  %sext_ln1118_48 = sext i8 %tempWeight_0_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="1638" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1101  %mul_ln1118_48 = mul i16 %sext_ln1118_48, %sext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1639" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1102  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_48, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1640" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1103  %trunc_ln851_48 = trunc i16 %mul_ln1118_48 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_48"/></StgValue>
</operation>

<operation id="1641" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1104  %icmp_ln851_48 = icmp eq i6 %trunc_ln851_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_48"/></StgValue>
</operation>

<operation id="1642" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1105  %tmp_144 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_48, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1643" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1106  %tmp_145 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_48, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1644" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1107  %add_ln703_160 = add i5 1, %tmp_144

]]></Node>
<StgValue><ssdm name="add_ln703_160"/></StgValue>
</operation>

<operation id="1645" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1108  %select_ln851_48 = select i1 %icmp_ln851_48, i5 %tmp_145, i5 %add_ln703_160

]]></Node>
<StgValue><ssdm name="select_ln851_48"/></StgValue>
</operation>

<operation id="1646" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1109  %select_ln850_48 = select i1 %tmp_143, i5 %select_ln851_48, i5 %tmp_145

]]></Node>
<StgValue><ssdm name="select_ln850_48"/></StgValue>
</operation>

<operation id="1647" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1110  %shl_ln703_47 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_48, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_47"/></StgValue>
</operation>

<operation id="1648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1118  %sext_ln1116_49 = sext i8 %temp_1_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_49"/></StgValue>
</operation>

<operation id="1649" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1123  %sext_ln1118_49 = sext i8 %tempWeight_1_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="1650" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1124  %mul_ln1118_49 = mul i16 %sext_ln1118_49, %sext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1651" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1125  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_49, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1126  %trunc_ln851_49 = trunc i16 %mul_ln1118_49 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_49"/></StgValue>
</operation>

<operation id="1653" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1127  %icmp_ln851_49 = icmp eq i6 %trunc_ln851_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_49"/></StgValue>
</operation>

<operation id="1654" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1128  %tmp_147 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_49, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1129  %tmp_148 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_49, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1656" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1130  %add_ln703_161 = add i5 1, %tmp_147

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="1657" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1131  %select_ln851_49 = select i1 %icmp_ln851_49, i5 %tmp_148, i5 %add_ln703_161

]]></Node>
<StgValue><ssdm name="select_ln851_49"/></StgValue>
</operation>

<operation id="1658" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1132  %select_ln850_49 = select i1 %tmp_146, i5 %select_ln851_49, i5 %tmp_148

]]></Node>
<StgValue><ssdm name="select_ln850_49"/></StgValue>
</operation>

<operation id="1659" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1140  %temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_6"/></StgValue>
</operation>

<operation id="1660" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1145  %tempWeight_2_V_load_6 = load i8* %tempWeight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_6"/></StgValue>
</operation>

<operation id="1661" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1164  %sext_ln1116_51 = sext i8 %temp_3_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_51"/></StgValue>
</operation>

<operation id="1662" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1169  %sext_ln1118_51 = sext i8 %tempWeight_3_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="1663" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1170  %mul_ln1118_51 = mul i16 %sext_ln1118_51, %sext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1664" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1171  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_51, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1665" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1172  %trunc_ln851_51 = trunc i16 %mul_ln1118_51 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_51"/></StgValue>
</operation>

<operation id="1666" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1173  %icmp_ln851_51 = icmp eq i6 %trunc_ln851_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_51"/></StgValue>
</operation>

<operation id="1667" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1174  %tmp_153 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_51, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1668" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1175  %tmp_154 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_51, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1669" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1176  %add_ln703_163 = add i5 1, %tmp_153

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="1670" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1177  %select_ln851_51 = select i1 %icmp_ln851_51, i5 %tmp_154, i5 %add_ln703_163

]]></Node>
<StgValue><ssdm name="select_ln851_51"/></StgValue>
</operation>

<operation id="1671" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1178  %select_ln850_51 = select i1 %tmp_152, i5 %select_ln851_51, i5 %tmp_154

]]></Node>
<StgValue><ssdm name="select_ln850_51"/></StgValue>
</operation>

<operation id="1672" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1179  %shl_ln703_50 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_51, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_50"/></StgValue>
</operation>

<operation id="1673" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1186  %temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_6"/></StgValue>
</operation>

<operation id="1674" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1191  %tempWeight_4_V_load_6 = load i8* %tempWeight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_6"/></StgValue>
</operation>

<operation id="1675" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1210  %sext_ln1116_53 = sext i8 %temp_5_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_53"/></StgValue>
</operation>

<operation id="1676" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1215  %sext_ln1118_53 = sext i8 %tempWeight_5_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="1677" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1216  %mul_ln1118_53 = mul i16 %sext_ln1118_53, %sext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1217  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_53, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1679" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1218  %trunc_ln851_53 = trunc i16 %mul_ln1118_53 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_53"/></StgValue>
</operation>

<operation id="1680" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1219  %icmp_ln851_53 = icmp eq i6 %trunc_ln851_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_53"/></StgValue>
</operation>

<operation id="1681" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1220  %tmp_159 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_53, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1682" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1221  %tmp_160 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_53, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1683" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1222  %add_ln703_165 = add i5 1, %tmp_159

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="1684" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1223  %select_ln851_53 = select i1 %icmp_ln851_53, i5 %tmp_160, i5 %add_ln703_165

]]></Node>
<StgValue><ssdm name="select_ln851_53"/></StgValue>
</operation>

<operation id="1685" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1224  %select_ln850_53 = select i1 %tmp_158, i5 %select_ln851_53, i5 %tmp_160

]]></Node>
<StgValue><ssdm name="select_ln850_53"/></StgValue>
</operation>

<operation id="1686" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1232  %temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_6"/></StgValue>
</operation>

<operation id="1687" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1237  %tempWeight_6_V_load_6 = load i8* %tempWeight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_6"/></StgValue>
</operation>

<operation id="1688" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1256  %sext_ln1116_55 = sext i8 %temp_7_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_55"/></StgValue>
</operation>

<operation id="1689" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1261  %sext_ln1118_55 = sext i8 %tempWeight_7_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="1690" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1262  %mul_ln1118_55 = mul i16 %sext_ln1118_55, %sext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1691" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1263  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_55, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1692" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1264  %trunc_ln851_55 = trunc i16 %mul_ln1118_55 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_55"/></StgValue>
</operation>

<operation id="1693" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1265  %icmp_ln851_55 = icmp eq i6 %trunc_ln851_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_55"/></StgValue>
</operation>

<operation id="1694" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1266  %tmp_165 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_55, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1695" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1267  %tmp_166 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_55, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1696" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1268  %add_ln703_167 = add i5 1, %tmp_165

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="1697" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1269  %select_ln851_55 = select i1 %icmp_ln851_55, i5 %tmp_166, i5 %add_ln703_167

]]></Node>
<StgValue><ssdm name="select_ln851_55"/></StgValue>
</operation>

<operation id="1698" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1270  %select_ln850_55 = select i1 %tmp_164, i5 %select_ln851_55, i5 %tmp_166

]]></Node>
<StgValue><ssdm name="select_ln850_55"/></StgValue>
</operation>

<operation id="1699" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1271  %shl_ln703_54 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_55, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_54"/></StgValue>
</operation>

<operation id="1700" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1279  %sext_ln1116_56 = sext i8 %temp_0_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_56"/></StgValue>
</operation>

<operation id="1701" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1284  %sext_ln1118_56 = sext i8 %tempWeight_0_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="1702" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1285  %mul_ln1118_56 = mul i16 %sext_ln1118_56, %sext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1703" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1286  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1704" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1287  %trunc_ln851_56 = trunc i16 %mul_ln1118_56 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_56"/></StgValue>
</operation>

<operation id="1705" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1288  %icmp_ln851_56 = icmp eq i6 %trunc_ln851_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_56"/></StgValue>
</operation>

<operation id="1706" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1289  %tmp_168 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_56, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1707" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1290  %tmp_169 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_56, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1708" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1291  %add_ln703_168 = add i5 1, %tmp_168

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="1709" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1292  %select_ln851_56 = select i1 %icmp_ln851_56, i5 %tmp_169, i5 %add_ln703_168

]]></Node>
<StgValue><ssdm name="select_ln851_56"/></StgValue>
</operation>

<operation id="1710" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1293  %select_ln850_56 = select i1 %tmp_167, i5 %select_ln851_56, i5 %tmp_169

]]></Node>
<StgValue><ssdm name="select_ln850_56"/></StgValue>
</operation>

<operation id="1711" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1301  %temp_1_V_load_7 = load i8* %temp_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_7"/></StgValue>
</operation>

<operation id="1712" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1306  %tempWeight_1_V_load_7 = load i8* %tempWeight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_7"/></StgValue>
</operation>

<operation id="1713" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1324  %temp_2_V_load_7 = load i8* %temp_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_7"/></StgValue>
</operation>

<operation id="1714" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1329  %tempWeight_2_V_load_7 = load i8* %tempWeight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_7"/></StgValue>
</operation>

<operation id="1715" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1348  %sext_ln1116_59 = sext i8 %temp_3_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_59"/></StgValue>
</operation>

<operation id="1716" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1353  %sext_ln1118_59 = sext i8 %tempWeight_3_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="1717" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1354  %mul_ln1118_59 = mul i16 %sext_ln1118_59, %sext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1718" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1355  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_59, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1719" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1356  %trunc_ln851_59 = trunc i16 %mul_ln1118_59 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_59"/></StgValue>
</operation>

<operation id="1720" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1357  %icmp_ln851_59 = icmp eq i6 %trunc_ln851_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_59"/></StgValue>
</operation>

<operation id="1721" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1358  %tmp_177 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_59, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1722" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1359  %tmp_178 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_59, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1723" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1360  %add_ln703_171 = add i5 1, %tmp_177

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="1724" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1361  %select_ln851_59 = select i1 %icmp_ln851_59, i5 %tmp_178, i5 %add_ln703_171

]]></Node>
<StgValue><ssdm name="select_ln851_59"/></StgValue>
</operation>

<operation id="1725" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1362  %select_ln850_59 = select i1 %tmp_176, i5 %select_ln851_59, i5 %tmp_178

]]></Node>
<StgValue><ssdm name="select_ln850_59"/></StgValue>
</operation>

<operation id="1726" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1370  %temp_4_V_load_7 = load i8* %temp_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_7"/></StgValue>
</operation>

<operation id="1727" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1375  %tempWeight_4_V_load_7 = load i8* %tempWeight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_7"/></StgValue>
</operation>

<operation id="1728" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1393  %temp_5_V_load_7 = load i8* %temp_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_7"/></StgValue>
</operation>

<operation id="1729" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1398  %tempWeight_5_V_load_7 = load i8* %tempWeight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_7"/></StgValue>
</operation>

<operation id="1730" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1417  %sext_ln1116_62 = sext i8 %temp_6_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_62"/></StgValue>
</operation>

<operation id="1731" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1422  %sext_ln1118_62 = sext i8 %tempWeight_6_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="1732" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1423  %mul_ln1118_62 = mul i16 %sext_ln1118_62, %sext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="1733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1424  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1734" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1425  %trunc_ln851_62 = trunc i16 %mul_ln1118_62 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_62"/></StgValue>
</operation>

<operation id="1735" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1426  %icmp_ln851_62 = icmp eq i6 %trunc_ln851_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_62"/></StgValue>
</operation>

<operation id="1736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1427  %tmp_186 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_62, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1737" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1428  %tmp_187 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_62, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1738" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1429  %add_ln703_174 = add i5 1, %tmp_186

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="1739" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1430  %select_ln851_62 = select i1 %icmp_ln851_62, i5 %tmp_187, i5 %add_ln703_174

]]></Node>
<StgValue><ssdm name="select_ln851_62"/></StgValue>
</operation>

<operation id="1740" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1431  %select_ln850_62 = select i1 %tmp_185, i5 %select_ln851_62, i5 %tmp_187

]]></Node>
<StgValue><ssdm name="select_ln850_62"/></StgValue>
</operation>

<operation id="1741" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1432  %shl_ln703_61 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_62, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_61"/></StgValue>
</operation>

<operation id="1742" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1440  %sext_ln1116_63 = sext i8 %temp_7_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_63"/></StgValue>
</operation>

<operation id="1743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1445  %sext_ln1118_63 = sext i8 %tempWeight_7_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="1744" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1446  %mul_ln1118_63 = mul i16 %sext_ln1118_63, %sext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1745" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1447  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_63, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1746" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1448  %trunc_ln851_63 = trunc i16 %mul_ln1118_63 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_63"/></StgValue>
</operation>

<operation id="1747" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1449  %icmp_ln851_63 = icmp eq i6 %trunc_ln851_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_63"/></StgValue>
</operation>

<operation id="1748" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1450  %tmp_189 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_63, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1749" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1451  %tmp_190 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_63, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1750" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1452  %add_ln703_175 = add i5 1, %tmp_189

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="1751" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1453  %select_ln851_63 = select i1 %icmp_ln851_63, i5 %tmp_190, i5 %add_ln703_175

]]></Node>
<StgValue><ssdm name="select_ln851_63"/></StgValue>
</operation>

<operation id="1752" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1454  %select_ln850_63 = select i1 %tmp_188, i5 %select_ln851_63, i5 %tmp_190

]]></Node>
<StgValue><ssdm name="select_ln850_63"/></StgValue>
</operation>

<operation id="1753" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1456  %add_ln33_48 = add i10 64, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_48"/></StgValue>
</operation>

<operation id="1754" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1457  %zext_ln33_63 = zext i10 %add_ln33_48 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_63"/></StgValue>
</operation>

<operation id="1755" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1458  %add_ln35_64 = add i13 %zext_ln33_63, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_64"/></StgValue>
</operation>

<operation id="1756" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1459  %lshr_ln1116_56 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_48, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_56"/></StgValue>
</operation>

<operation id="1757" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1460  %zext_ln1116_57 = zext i7 %lshr_ln1116_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_57"/></StgValue>
</operation>

<operation id="1758" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1461  %temp_0_V_addr_9 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_9"/></StgValue>
</operation>

<operation id="1759" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1462  %temp_0_V_load_8 = load i8* %temp_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_8"/></StgValue>
</operation>

<operation id="1760" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1464  %lshr_ln1117_63 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_64, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_63"/></StgValue>
</operation>

<operation id="1761" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1465  %zext_ln1117_64 = zext i10 %lshr_ln1117_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_64"/></StgValue>
</operation>

<operation id="1762" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1466  %tempWeight_0_V_addr_9 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_64

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_9"/></StgValue>
</operation>

<operation id="1763" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1467  %tempWeight_0_V_load_8 = load i8* %tempWeight_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_8"/></StgValue>
</operation>

<operation id="1764" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1485  %temp_1_V_load_8 = load i8* %temp_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_8"/></StgValue>
</operation>

<operation id="1765" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1490  %tempWeight_1_V_load_8 = load i8* %tempWeight_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_8"/></StgValue>
</operation>

<operation id="1766" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1502  %add_ln33_50 = add i10 66, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_50"/></StgValue>
</operation>

<operation id="1767" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1503  %zext_ln33_65 = zext i10 %add_ln33_50 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_65"/></StgValue>
</operation>

<operation id="1768" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1504  %add_ln35_66 = add i13 %zext_ln33_65, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_66"/></StgValue>
</operation>

<operation id="1769" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1505  %lshr_ln1116_58 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_50, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_58"/></StgValue>
</operation>

<operation id="1770" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1506  %zext_ln1116_59 = zext i7 %lshr_ln1116_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_59"/></StgValue>
</operation>

<operation id="1771" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1507  %temp_2_V_addr_9 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_9"/></StgValue>
</operation>

<operation id="1772" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1508  %temp_2_V_load_8 = load i8* %temp_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_8"/></StgValue>
</operation>

<operation id="1773" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1510  %lshr_ln1117_65 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_66, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_65"/></StgValue>
</operation>

<operation id="1774" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1511  %zext_ln1117_66 = zext i10 %lshr_ln1117_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_66"/></StgValue>
</operation>

<operation id="1775" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1512  %tempWeight_2_V_addr_9 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_66

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_9"/></StgValue>
</operation>

<operation id="1776" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1513  %tempWeight_2_V_load_8 = load i8* %tempWeight_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_8"/></StgValue>
</operation>

<operation id="1777" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1531  %temp_3_V_load_8 = load i8* %temp_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_8"/></StgValue>
</operation>

<operation id="1778" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1536  %tempWeight_3_V_load_8 = load i8* %tempWeight_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_8"/></StgValue>
</operation>

<operation id="1779" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1548  %add_ln33_52 = add i10 68, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_52"/></StgValue>
</operation>

<operation id="1780" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1549  %zext_ln33_67 = zext i10 %add_ln33_52 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_67"/></StgValue>
</operation>

<operation id="1781" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1550  %add_ln35_68 = add i13 %zext_ln33_67, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_68"/></StgValue>
</operation>

<operation id="1782" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1551  %lshr_ln1116_60 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_52, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_60"/></StgValue>
</operation>

<operation id="1783" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1552  %zext_ln1116_61 = zext i7 %lshr_ln1116_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_61"/></StgValue>
</operation>

<operation id="1784" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1553  %temp_4_V_addr_9 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_9"/></StgValue>
</operation>

<operation id="1785" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1554  %temp_4_V_load_8 = load i8* %temp_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_8"/></StgValue>
</operation>

<operation id="1786" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1556  %lshr_ln1117_67 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_68, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_67"/></StgValue>
</operation>

<operation id="1787" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1557  %zext_ln1117_68 = zext i10 %lshr_ln1117_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_68"/></StgValue>
</operation>

<operation id="1788" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1558  %tempWeight_4_V_addr_9 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_68

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_9"/></StgValue>
</operation>

<operation id="1789" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1559  %tempWeight_4_V_load_8 = load i8* %tempWeight_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_8"/></StgValue>
</operation>

<operation id="1790" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1577  %temp_5_V_load_8 = load i8* %temp_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_8"/></StgValue>
</operation>

<operation id="1791" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1582  %tempWeight_5_V_load_8 = load i8* %tempWeight_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_8"/></StgValue>
</operation>

<operation id="1792" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1594  %add_ln33_54 = add i10 70, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_54"/></StgValue>
</operation>

<operation id="1793" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1595  %zext_ln33_69 = zext i10 %add_ln33_54 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_69"/></StgValue>
</operation>

<operation id="1794" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1596  %add_ln35_70 = add i13 %zext_ln33_69, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_70"/></StgValue>
</operation>

<operation id="1795" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1597  %lshr_ln1116_62 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_54, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_62"/></StgValue>
</operation>

<operation id="1796" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1598  %zext_ln1116_63 = zext i7 %lshr_ln1116_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_63"/></StgValue>
</operation>

<operation id="1797" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1599  %temp_6_V_addr_9 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_9"/></StgValue>
</operation>

<operation id="1798" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1600  %temp_6_V_load_8 = load i8* %temp_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_8"/></StgValue>
</operation>

<operation id="1799" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1602  %lshr_ln1117_69 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_70, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_69"/></StgValue>
</operation>

<operation id="1800" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1603  %zext_ln1117_70 = zext i10 %lshr_ln1117_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_70"/></StgValue>
</operation>

<operation id="1801" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1604  %tempWeight_6_V_addr_9 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_70

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_9"/></StgValue>
</operation>

<operation id="1802" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1605  %tempWeight_6_V_load_8 = load i8* %tempWeight_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_8"/></StgValue>
</operation>

<operation id="1803" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1617  %add_ln33_55 = add i10 71, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_55"/></StgValue>
</operation>

<operation id="1804" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1618  %zext_ln33_70 = zext i10 %add_ln33_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_70"/></StgValue>
</operation>

<operation id="1805" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1619  %add_ln35_71 = add i13 %zext_ln33_70, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_71"/></StgValue>
</operation>

<operation id="1806" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1620  %lshr_ln1116_63 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_55, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_63"/></StgValue>
</operation>

<operation id="1807" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1621  %zext_ln1116_64 = zext i7 %lshr_ln1116_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_64"/></StgValue>
</operation>

<operation id="1808" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1622  %temp_7_V_addr_9 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_9"/></StgValue>
</operation>

<operation id="1809" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1623  %temp_7_V_load_8 = load i8* %temp_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_8"/></StgValue>
</operation>

<operation id="1810" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1625  %lshr_ln1117_70 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_71, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_70"/></StgValue>
</operation>

<operation id="1811" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1626  %zext_ln1117_71 = zext i10 %lshr_ln1117_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_71"/></StgValue>
</operation>

<operation id="1812" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1627  %tempWeight_7_V_addr_9 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_71

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_9"/></StgValue>
</operation>

<operation id="1813" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1628  %tempWeight_7_V_load_8 = load i8* %tempWeight_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_8"/></StgValue>
</operation>

<operation id="1814" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1646  %temp_0_V_load_9 = load i8* %temp_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_9"/></StgValue>
</operation>

<operation id="1815" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1651  %tempWeight_0_V_load_9 = load i8* %tempWeight_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_9"/></StgValue>
</operation>

<operation id="1816" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1663  %add_ln33_57 = add i10 73, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_57"/></StgValue>
</operation>

<operation id="1817" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1664  %zext_ln33_72 = zext i10 %add_ln33_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_72"/></StgValue>
</operation>

<operation id="1818" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1665  %add_ln35_73 = add i13 %zext_ln33_72, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_73"/></StgValue>
</operation>

<operation id="1819" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1666  %lshr_ln1116_65 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_57, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_65"/></StgValue>
</operation>

<operation id="1820" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1667  %zext_ln1116_66 = zext i7 %lshr_ln1116_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_66"/></StgValue>
</operation>

<operation id="1821" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1668  %temp_1_V_addr_10 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_10"/></StgValue>
</operation>

<operation id="1822" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1669  %temp_1_V_load_9 = load i8* %temp_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_9"/></StgValue>
</operation>

<operation id="1823" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1671  %lshr_ln1117_72 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_73, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_72"/></StgValue>
</operation>

<operation id="1824" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1672  %zext_ln1117_73 = zext i10 %lshr_ln1117_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_73"/></StgValue>
</operation>

<operation id="1825" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1673  %tempWeight_1_V_addr_10 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_73

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_10"/></StgValue>
</operation>

<operation id="1826" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1674  %tempWeight_1_V_load_9 = load i8* %tempWeight_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_9"/></StgValue>
</operation>

<operation id="1827" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1686  %add_ln33_58 = add i10 74, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_58"/></StgValue>
</operation>

<operation id="1828" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1687  %zext_ln33_73 = zext i10 %add_ln33_58 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_73"/></StgValue>
</operation>

<operation id="1829" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1688  %add_ln35_74 = add i13 %zext_ln33_73, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_74"/></StgValue>
</operation>

<operation id="1830" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1689  %lshr_ln1116_66 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_58, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_66"/></StgValue>
</operation>

<operation id="1831" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1690  %zext_ln1116_67 = zext i7 %lshr_ln1116_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_67"/></StgValue>
</operation>

<operation id="1832" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1691  %temp_2_V_addr_10 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_10"/></StgValue>
</operation>

<operation id="1833" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1692  %temp_2_V_load_9 = load i8* %temp_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_9"/></StgValue>
</operation>

<operation id="1834" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1694  %lshr_ln1117_73 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_74, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_73"/></StgValue>
</operation>

<operation id="1835" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1695  %zext_ln1117_74 = zext i10 %lshr_ln1117_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_74"/></StgValue>
</operation>

<operation id="1836" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1696  %tempWeight_2_V_addr_10 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_74

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_10"/></StgValue>
</operation>

<operation id="1837" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1697  %tempWeight_2_V_load_9 = load i8* %tempWeight_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_9"/></StgValue>
</operation>

<operation id="1838" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1715  %temp_3_V_load_9 = load i8* %temp_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_9"/></StgValue>
</operation>

<operation id="1839" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1720  %tempWeight_3_V_load_9 = load i8* %tempWeight_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_9"/></StgValue>
</operation>

<operation id="1840" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1732  %add_ln33_60 = add i10 76, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_60"/></StgValue>
</operation>

<operation id="1841" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1733  %zext_ln33_75 = zext i10 %add_ln33_60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_75"/></StgValue>
</operation>

<operation id="1842" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1734  %add_ln35_76 = add i13 %zext_ln33_75, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_76"/></StgValue>
</operation>

<operation id="1843" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1735  %lshr_ln1116_68 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_60, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_68"/></StgValue>
</operation>

<operation id="1844" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1736  %zext_ln1116_69 = zext i7 %lshr_ln1116_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_69"/></StgValue>
</operation>

<operation id="1845" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1737  %temp_4_V_addr_10 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_10"/></StgValue>
</operation>

<operation id="1846" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1738  %temp_4_V_load_9 = load i8* %temp_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_9"/></StgValue>
</operation>

<operation id="1847" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1740  %lshr_ln1117_75 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_76, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_75"/></StgValue>
</operation>

<operation id="1848" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1741  %zext_ln1117_76 = zext i10 %lshr_ln1117_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_76"/></StgValue>
</operation>

<operation id="1849" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1742  %tempWeight_4_V_addr_10 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_76

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_10"/></StgValue>
</operation>

<operation id="1850" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1743  %tempWeight_4_V_load_9 = load i8* %tempWeight_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_9"/></StgValue>
</operation>

<operation id="1851" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1755  %add_ln33_61 = add i10 77, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_61"/></StgValue>
</operation>

<operation id="1852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1756  %zext_ln33_76 = zext i10 %add_ln33_61 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_76"/></StgValue>
</operation>

<operation id="1853" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1757  %add_ln35_77 = add i13 %zext_ln33_76, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_77"/></StgValue>
</operation>

<operation id="1854" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1758  %lshr_ln1116_69 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_61, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_69"/></StgValue>
</operation>

<operation id="1855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1759  %zext_ln1116_70 = zext i7 %lshr_ln1116_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_70"/></StgValue>
</operation>

<operation id="1856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1760  %temp_5_V_addr_10 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_10"/></StgValue>
</operation>

<operation id="1857" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1761  %temp_5_V_load_9 = load i8* %temp_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_9"/></StgValue>
</operation>

<operation id="1858" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1763  %lshr_ln1117_76 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_77, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_76"/></StgValue>
</operation>

<operation id="1859" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1764  %zext_ln1117_77 = zext i10 %lshr_ln1117_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_77"/></StgValue>
</operation>

<operation id="1860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1765  %tempWeight_5_V_addr_10 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_77

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_10"/></StgValue>
</operation>

<operation id="1861" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1766  %tempWeight_5_V_load_9 = load i8* %tempWeight_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_9"/></StgValue>
</operation>

<operation id="1862" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1778  %add_ln33_62 = add i10 78, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_62"/></StgValue>
</operation>

<operation id="1863" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1779  %zext_ln33_77 = zext i10 %add_ln33_62 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_77"/></StgValue>
</operation>

<operation id="1864" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1780  %add_ln35_78 = add i13 %zext_ln33_77, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_78"/></StgValue>
</operation>

<operation id="1865" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1781  %lshr_ln1116_70 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_62, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_70"/></StgValue>
</operation>

<operation id="1866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1782  %zext_ln1116_71 = zext i7 %lshr_ln1116_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_71"/></StgValue>
</operation>

<operation id="1867" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1783  %temp_6_V_addr_10 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_10"/></StgValue>
</operation>

<operation id="1868" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1784  %temp_6_V_load_9 = load i8* %temp_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_9"/></StgValue>
</operation>

<operation id="1869" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1786  %lshr_ln1117_77 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_78, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_77"/></StgValue>
</operation>

<operation id="1870" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1787  %zext_ln1117_78 = zext i10 %lshr_ln1117_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_78"/></StgValue>
</operation>

<operation id="1871" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1788  %tempWeight_6_V_addr_10 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_78

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_10"/></StgValue>
</operation>

<operation id="1872" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1789  %tempWeight_6_V_load_9 = load i8* %tempWeight_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_9"/></StgValue>
</operation>

<operation id="1873" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1807  %temp_7_V_load_9 = load i8* %temp_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_9"/></StgValue>
</operation>

<operation id="1874" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1812  %tempWeight_7_V_load_9 = load i8* %tempWeight_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_9"/></StgValue>
</operation>

<operation id="1875" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1847  %add_ln33_65 = add i10 81, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_65"/></StgValue>
</operation>

<operation id="1876" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1848  %zext_ln33_80 = zext i10 %add_ln33_65 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_80"/></StgValue>
</operation>

<operation id="1877" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1849  %add_ln35_81 = add i13 %zext_ln33_80, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_81"/></StgValue>
</operation>

<operation id="1878" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1850  %lshr_ln1116_73 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_65, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_73"/></StgValue>
</operation>

<operation id="1879" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1851  %zext_ln1116_74 = zext i7 %lshr_ln1116_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_74"/></StgValue>
</operation>

<operation id="1880" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1852  %temp_1_V_addr_11 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_11"/></StgValue>
</operation>

<operation id="1881" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1853  %temp_1_V_load_10 = load i8* %temp_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_10"/></StgValue>
</operation>

<operation id="1882" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1855  %lshr_ln1117_80 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_81, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_80"/></StgValue>
</operation>

<operation id="1883" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1856  %zext_ln1117_81 = zext i10 %lshr_ln1117_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_81"/></StgValue>
</operation>

<operation id="1884" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1857  %tempWeight_1_V_addr_11 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_81

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_11"/></StgValue>
</operation>

<operation id="1885" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1858  %tempWeight_1_V_load_10 = load i8* %tempWeight_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_10"/></StgValue>
</operation>

<operation id="1886" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1893  %add_ln33_67 = add i10 83, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_67"/></StgValue>
</operation>

<operation id="1887" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1894  %zext_ln33_82 = zext i10 %add_ln33_67 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_82"/></StgValue>
</operation>

<operation id="1888" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1895  %add_ln35_83 = add i13 %zext_ln33_82, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_83"/></StgValue>
</operation>

<operation id="1889" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1896  %lshr_ln1116_75 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_67, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_75"/></StgValue>
</operation>

<operation id="1890" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1897  %zext_ln1116_76 = zext i7 %lshr_ln1116_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_76"/></StgValue>
</operation>

<operation id="1891" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1898  %temp_3_V_addr_11 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_11"/></StgValue>
</operation>

<operation id="1892" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1899  %temp_3_V_load_10 = load i8* %temp_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_10"/></StgValue>
</operation>

<operation id="1893" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1901  %lshr_ln1117_82 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_83, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_82"/></StgValue>
</operation>

<operation id="1894" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1902  %zext_ln1117_83 = zext i10 %lshr_ln1117_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_83"/></StgValue>
</operation>

<operation id="1895" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1903  %tempWeight_3_V_addr_11 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_83

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_11"/></StgValue>
</operation>

<operation id="1896" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1904  %tempWeight_3_V_load_10 = load i8* %tempWeight_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_10"/></StgValue>
</operation>

<operation id="1897" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2008  %add_ln33_72 = add i10 88, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_72"/></StgValue>
</operation>

<operation id="1898" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2009  %zext_ln33_87 = zext i10 %add_ln33_72 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_87"/></StgValue>
</operation>

<operation id="1899" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2010  %add_ln35_88 = add i13 %zext_ln33_87, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_88"/></StgValue>
</operation>

<operation id="1900" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2011  %lshr_ln1116_80 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_72, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_80"/></StgValue>
</operation>

<operation id="1901" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2012  %zext_ln1116_81 = zext i7 %lshr_ln1116_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_81"/></StgValue>
</operation>

<operation id="1902" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2013  %temp_0_V_addr_12 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_12"/></StgValue>
</operation>

<operation id="1903" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2014  %temp_0_V_load_11 = load i8* %temp_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_11"/></StgValue>
</operation>

<operation id="1904" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2016  %lshr_ln1117_87 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_88, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_87"/></StgValue>
</operation>

<operation id="1905" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2017  %zext_ln1117_88 = zext i10 %lshr_ln1117_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_88"/></StgValue>
</operation>

<operation id="1906" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2018  %tempWeight_0_V_addr_12 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_88

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_12"/></StgValue>
</operation>

<operation id="1907" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2019  %tempWeight_0_V_load_11 = load i8* %tempWeight_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_11"/></StgValue>
</operation>

<operation id="1908" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2077  %add_ln33_75 = add i10 91, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_75"/></StgValue>
</operation>

<operation id="1909" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2078  %zext_ln33_90 = zext i10 %add_ln33_75 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_90"/></StgValue>
</operation>

<operation id="1910" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2079  %add_ln35_91 = add i13 %zext_ln33_90, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_91"/></StgValue>
</operation>

<operation id="1911" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2080  %lshr_ln1116_83 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_75, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_83"/></StgValue>
</operation>

<operation id="1912" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2081  %zext_ln1116_84 = zext i7 %lshr_ln1116_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_84"/></StgValue>
</operation>

<operation id="1913" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2082  %temp_3_V_addr_12 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_12"/></StgValue>
</operation>

<operation id="1914" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2083  %temp_3_V_load_11 = load i8* %temp_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_11"/></StgValue>
</operation>

<operation id="1915" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2085  %lshr_ln1117_90 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_91, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_90"/></StgValue>
</operation>

<operation id="1916" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2086  %zext_ln1117_91 = zext i10 %lshr_ln1117_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_91"/></StgValue>
</operation>

<operation id="1917" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2087  %tempWeight_3_V_addr_12 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_91

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_12"/></StgValue>
</operation>

<operation id="1918" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2088  %tempWeight_3_V_load_11 = load i8* %tempWeight_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_11"/></StgValue>
</operation>

<operation id="1919" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2169  %add_ln33_79 = add i10 95, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_79"/></StgValue>
</operation>

<operation id="1920" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2170  %zext_ln33_94 = zext i10 %add_ln33_79 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_94"/></StgValue>
</operation>

<operation id="1921" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2171  %add_ln35_95 = add i13 %zext_ln33_94, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_95"/></StgValue>
</operation>

<operation id="1922" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2172  %lshr_ln1116_87 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_79, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_87"/></StgValue>
</operation>

<operation id="1923" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2173  %zext_ln1116_88 = zext i7 %lshr_ln1116_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_88"/></StgValue>
</operation>

<operation id="1924" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2174  %temp_7_V_addr_12 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_12"/></StgValue>
</operation>

<operation id="1925" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2175  %temp_7_V_load_11 = load i8* %temp_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_11"/></StgValue>
</operation>

<operation id="1926" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2177  %lshr_ln1117_94 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_95, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_94"/></StgValue>
</operation>

<operation id="1927" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2178  %zext_ln1117_95 = zext i10 %lshr_ln1117_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_95"/></StgValue>
</operation>

<operation id="1928" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2179  %tempWeight_7_V_addr_12 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_95

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_12"/></StgValue>
</operation>

<operation id="1929" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2180  %tempWeight_7_V_load_11 = load i8* %tempWeight_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_11"/></StgValue>
</operation>

<operation id="1930" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2565  %add_ln703_5 = add i8 %add_ln703_4, %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="1931" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2572  %add_ln703_12 = add i8 %add_ln703_11, %add_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="1932" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2575  %add_ln703_15 = add i8 %shl_ln703_16, %shl_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="1933" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2577  %add_ln703_17 = add i8 %add_ln703_16, %add_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="1934" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2580  %add_ln703_20 = add i8 %add_ln703_19, %shl_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="1935" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2581  %add_ln703_21 = add i8 %shl_ln703_23, %shl_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="1936" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2583  %add_ln703_23 = add i8 %add_ln703_22, %add_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="1937" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2584  %add_ln703_24 = add i8 %add_ln703_23, %add_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="1938" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2590  %add_ln703_30 = add i8 %shl_ln703_32, %shl_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="1939" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2593  %add_ln703_33 = add i8 %shl_ln703_35, %shl_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="1940" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2596  %add_ln703_36 = add i8 %shl_ln703_39, %shl_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1941" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:650  %shl_ln703_27 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_28, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_27"/></StgValue>
</operation>

<operation id="1942" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:719  %shl_ln703_30 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_30"/></StgValue>
</operation>

<operation id="1943" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:742  %shl_ln703_31 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_32, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_31"/></StgValue>
</operation>

<operation id="1944" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:811  %shl_ln703_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_35, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_34"/></StgValue>
</operation>

<operation id="1945" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:880  %shl_ln703_37 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_38, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_37"/></StgValue>
</operation>

<operation id="1946" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:903  %shl_ln703_38 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_39, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_38"/></StgValue>
</operation>

<operation id="1947" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:972  %shl_ln703_41 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_42, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_41"/></StgValue>
</operation>

<operation id="1948" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:995  %shl_ln703_42 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_43, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_42"/></StgValue>
</operation>

<operation id="1949" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1018  %shl_ln703_43 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_44, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_43"/></StgValue>
</operation>

<operation id="1950" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1072  %sext_ln1116_47 = sext i8 %temp_7_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_47"/></StgValue>
</operation>

<operation id="1951" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1077  %sext_ln1118_47 = sext i8 %tempWeight_7_V_load_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="1952" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1078  %mul_ln1118_47 = mul i16 %sext_ln1118_47, %sext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1953" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1079  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1954" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1080  %trunc_ln851_47 = trunc i16 %mul_ln1118_47 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_47"/></StgValue>
</operation>

<operation id="1955" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1081  %icmp_ln851_47 = icmp eq i6 %trunc_ln851_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_47"/></StgValue>
</operation>

<operation id="1956" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1082  %tmp_141 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_47, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1957" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1083  %tmp_142 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_47, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1958" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1084  %add_ln703_159 = add i5 1, %tmp_141

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="1959" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1085  %select_ln851_47 = select i1 %icmp_ln851_47, i5 %tmp_142, i5 %add_ln703_159

]]></Node>
<StgValue><ssdm name="select_ln851_47"/></StgValue>
</operation>

<operation id="1960" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1086  %select_ln850_47 = select i1 %tmp_140, i5 %select_ln851_47, i5 %tmp_142

]]></Node>
<StgValue><ssdm name="select_ln850_47"/></StgValue>
</operation>

<operation id="1961" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1087  %shl_ln703_46 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_47, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_46"/></StgValue>
</operation>

<operation id="1962" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1141  %sext_ln1116_50 = sext i8 %temp_2_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_50"/></StgValue>
</operation>

<operation id="1963" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1146  %sext_ln1118_50 = sext i8 %tempWeight_2_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="1964" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1147  %mul_ln1118_50 = mul i16 %sext_ln1118_50, %sext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1965" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1148  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_50, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1966" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1149  %trunc_ln851_50 = trunc i16 %mul_ln1118_50 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_50"/></StgValue>
</operation>

<operation id="1967" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1150  %icmp_ln851_50 = icmp eq i6 %trunc_ln851_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_50"/></StgValue>
</operation>

<operation id="1968" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1151  %tmp_150 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_50, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1969" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1152  %tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_50, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1970" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1153  %add_ln703_162 = add i5 1, %tmp_150

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="1971" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1154  %select_ln851_50 = select i1 %icmp_ln851_50, i5 %tmp_151, i5 %add_ln703_162

]]></Node>
<StgValue><ssdm name="select_ln851_50"/></StgValue>
</operation>

<operation id="1972" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1155  %select_ln850_50 = select i1 %tmp_149, i5 %select_ln851_50, i5 %tmp_151

]]></Node>
<StgValue><ssdm name="select_ln850_50"/></StgValue>
</operation>

<operation id="1973" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1156  %shl_ln703_49 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_50, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_49"/></StgValue>
</operation>

<operation id="1974" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1187  %sext_ln1116_52 = sext i8 %temp_4_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_52"/></StgValue>
</operation>

<operation id="1975" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1192  %sext_ln1118_52 = sext i8 %tempWeight_4_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="1976" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1193  %mul_ln1118_52 = mul i16 %sext_ln1118_52, %sext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1977" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1194  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_52, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1978" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1195  %trunc_ln851_52 = trunc i16 %mul_ln1118_52 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_52"/></StgValue>
</operation>

<operation id="1979" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1196  %icmp_ln851_52 = icmp eq i6 %trunc_ln851_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_52"/></StgValue>
</operation>

<operation id="1980" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1197  %tmp_156 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_52, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1981" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1198  %tmp_157 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_52, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1982" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1199  %add_ln703_164 = add i5 1, %tmp_156

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="1983" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1200  %select_ln851_52 = select i1 %icmp_ln851_52, i5 %tmp_157, i5 %add_ln703_164

]]></Node>
<StgValue><ssdm name="select_ln851_52"/></StgValue>
</operation>

<operation id="1984" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1201  %select_ln850_52 = select i1 %tmp_155, i5 %select_ln851_52, i5 %tmp_157

]]></Node>
<StgValue><ssdm name="select_ln850_52"/></StgValue>
</operation>

<operation id="1985" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1233  %sext_ln1116_54 = sext i8 %temp_6_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_54"/></StgValue>
</operation>

<operation id="1986" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1238  %sext_ln1118_54 = sext i8 %tempWeight_6_V_load_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="1987" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1239  %mul_ln1118_54 = mul i16 %sext_ln1118_54, %sext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1988" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1240  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_54, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1989" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1241  %trunc_ln851_54 = trunc i16 %mul_ln1118_54 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_54"/></StgValue>
</operation>

<operation id="1990" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1242  %icmp_ln851_54 = icmp eq i6 %trunc_ln851_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_54"/></StgValue>
</operation>

<operation id="1991" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1243  %tmp_162 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_54, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1992" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1244  %tmp_163 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_54, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1993" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1245  %add_ln703_166 = add i5 1, %tmp_162

]]></Node>
<StgValue><ssdm name="add_ln703_166"/></StgValue>
</operation>

<operation id="1994" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1246  %select_ln851_54 = select i1 %icmp_ln851_54, i5 %tmp_163, i5 %add_ln703_166

]]></Node>
<StgValue><ssdm name="select_ln851_54"/></StgValue>
</operation>

<operation id="1995" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1247  %select_ln850_54 = select i1 %tmp_161, i5 %select_ln851_54, i5 %tmp_163

]]></Node>
<StgValue><ssdm name="select_ln850_54"/></StgValue>
</operation>

<operation id="1996" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1248  %shl_ln703_53 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_54, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_53"/></StgValue>
</operation>

<operation id="1997" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1302  %sext_ln1116_57 = sext i8 %temp_1_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_57"/></StgValue>
</operation>

<operation id="1998" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1307  %sext_ln1118_57 = sext i8 %tempWeight_1_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="1999" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1308  %mul_ln1118_57 = mul i16 %sext_ln1118_57, %sext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="2000" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1309  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_57, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2001" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1310  %trunc_ln851_57 = trunc i16 %mul_ln1118_57 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_57"/></StgValue>
</operation>

<operation id="2002" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1311  %icmp_ln851_57 = icmp eq i6 %trunc_ln851_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_57"/></StgValue>
</operation>

<operation id="2003" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1312  %tmp_171 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_57, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2004" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1313  %tmp_172 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_57, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2005" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1314  %add_ln703_169 = add i5 1, %tmp_171

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="2006" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1315  %select_ln851_57 = select i1 %icmp_ln851_57, i5 %tmp_172, i5 %add_ln703_169

]]></Node>
<StgValue><ssdm name="select_ln851_57"/></StgValue>
</operation>

<operation id="2007" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1316  %select_ln850_57 = select i1 %tmp_170, i5 %select_ln851_57, i5 %tmp_172

]]></Node>
<StgValue><ssdm name="select_ln850_57"/></StgValue>
</operation>

<operation id="2008" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1325  %sext_ln1116_58 = sext i8 %temp_2_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_58"/></StgValue>
</operation>

<operation id="2009" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1330  %sext_ln1118_58 = sext i8 %tempWeight_2_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="2010" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1331  %mul_ln1118_58 = mul i16 %sext_ln1118_58, %sext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="2011" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1332  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_58, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2012" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1333  %trunc_ln851_58 = trunc i16 %mul_ln1118_58 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_58"/></StgValue>
</operation>

<operation id="2013" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1334  %icmp_ln851_58 = icmp eq i6 %trunc_ln851_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_58"/></StgValue>
</operation>

<operation id="2014" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1335  %tmp_174 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_58, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2015" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1336  %tmp_175 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_58, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2016" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1337  %add_ln703_170 = add i5 1, %tmp_174

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="2017" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1338  %select_ln851_58 = select i1 %icmp_ln851_58, i5 %tmp_175, i5 %add_ln703_170

]]></Node>
<StgValue><ssdm name="select_ln851_58"/></StgValue>
</operation>

<operation id="2018" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1339  %select_ln850_58 = select i1 %tmp_173, i5 %select_ln851_58, i5 %tmp_175

]]></Node>
<StgValue><ssdm name="select_ln850_58"/></StgValue>
</operation>

<operation id="2019" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1371  %sext_ln1116_60 = sext i8 %temp_4_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_60"/></StgValue>
</operation>

<operation id="2020" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1376  %sext_ln1118_60 = sext i8 %tempWeight_4_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="2021" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1377  %mul_ln1118_60 = mul i16 %sext_ln1118_60, %sext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="2022" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1378  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2023" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1379  %trunc_ln851_60 = trunc i16 %mul_ln1118_60 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_60"/></StgValue>
</operation>

<operation id="2024" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1380  %icmp_ln851_60 = icmp eq i6 %trunc_ln851_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_60"/></StgValue>
</operation>

<operation id="2025" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1381  %tmp_180 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_60, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2026" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1382  %tmp_181 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_60, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2027" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1383  %add_ln703_172 = add i5 1, %tmp_180

]]></Node>
<StgValue><ssdm name="add_ln703_172"/></StgValue>
</operation>

<operation id="2028" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1384  %select_ln851_60 = select i1 %icmp_ln851_60, i5 %tmp_181, i5 %add_ln703_172

]]></Node>
<StgValue><ssdm name="select_ln851_60"/></StgValue>
</operation>

<operation id="2029" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1385  %select_ln850_60 = select i1 %tmp_179, i5 %select_ln851_60, i5 %tmp_181

]]></Node>
<StgValue><ssdm name="select_ln850_60"/></StgValue>
</operation>

<operation id="2030" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1394  %sext_ln1116_61 = sext i8 %temp_5_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_61"/></StgValue>
</operation>

<operation id="2031" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1399  %sext_ln1118_61 = sext i8 %tempWeight_5_V_load_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="2032" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1400  %mul_ln1118_61 = mul i16 %sext_ln1118_61, %sext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="2033" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1401  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_61, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2034" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1402  %trunc_ln851_61 = trunc i16 %mul_ln1118_61 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_61"/></StgValue>
</operation>

<operation id="2035" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1403  %icmp_ln851_61 = icmp eq i6 %trunc_ln851_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_61"/></StgValue>
</operation>

<operation id="2036" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1404  %tmp_183 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_61, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2037" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1405  %tmp_184 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_61, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2038" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1406  %add_ln703_173 = add i5 1, %tmp_183

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="2039" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1407  %select_ln851_61 = select i1 %icmp_ln851_61, i5 %tmp_184, i5 %add_ln703_173

]]></Node>
<StgValue><ssdm name="select_ln851_61"/></StgValue>
</operation>

<operation id="2040" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1408  %select_ln850_61 = select i1 %tmp_182, i5 %select_ln851_61, i5 %tmp_184

]]></Node>
<StgValue><ssdm name="select_ln850_61"/></StgValue>
</operation>

<operation id="2041" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1409  %shl_ln703_60 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_61, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_60"/></StgValue>
</operation>

<operation id="2042" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1462  %temp_0_V_load_8 = load i8* %temp_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_8"/></StgValue>
</operation>

<operation id="2043" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1467  %tempWeight_0_V_load_8 = load i8* %tempWeight_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_8"/></StgValue>
</operation>

<operation id="2044" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1486  %sext_ln1116_65 = sext i8 %temp_1_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_65"/></StgValue>
</operation>

<operation id="2045" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1491  %sext_ln1118_65 = sext i8 %tempWeight_1_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="2046" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1492  %mul_ln1118_65 = mul i16 %sext_ln1118_65, %sext_ln1116_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="2047" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1493  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_65, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2048" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1494  %trunc_ln851_65 = trunc i16 %mul_ln1118_65 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_65"/></StgValue>
</operation>

<operation id="2049" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1495  %icmp_ln851_65 = icmp eq i6 %trunc_ln851_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_65"/></StgValue>
</operation>

<operation id="2050" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1496  %tmp_195 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_65, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2051" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1497  %tmp_196 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_65, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2052" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1498  %add_ln703_177 = add i5 1, %tmp_195

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="2053" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1499  %select_ln851_65 = select i1 %icmp_ln851_65, i5 %tmp_196, i5 %add_ln703_177

]]></Node>
<StgValue><ssdm name="select_ln851_65"/></StgValue>
</operation>

<operation id="2054" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1500  %select_ln850_65 = select i1 %tmp_194, i5 %select_ln851_65, i5 %tmp_196

]]></Node>
<StgValue><ssdm name="select_ln850_65"/></StgValue>
</operation>

<operation id="2055" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1501  %shl_ln703_64 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_65, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_64"/></StgValue>
</operation>

<operation id="2056" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1508  %temp_2_V_load_8 = load i8* %temp_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_8"/></StgValue>
</operation>

<operation id="2057" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1513  %tempWeight_2_V_load_8 = load i8* %tempWeight_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_8"/></StgValue>
</operation>

<operation id="2058" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1532  %sext_ln1116_67 = sext i8 %temp_3_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_67"/></StgValue>
</operation>

<operation id="2059" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1537  %sext_ln1118_67 = sext i8 %tempWeight_3_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="2060" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1538  %mul_ln1118_67 = mul i16 %sext_ln1118_67, %sext_ln1116_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="2061" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1539  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_67, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2062" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1540  %trunc_ln851_67 = trunc i16 %mul_ln1118_67 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_67"/></StgValue>
</operation>

<operation id="2063" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1541  %icmp_ln851_67 = icmp eq i6 %trunc_ln851_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_67"/></StgValue>
</operation>

<operation id="2064" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1542  %tmp_201 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_67, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2065" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1543  %tmp_202 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_67, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2066" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1544  %add_ln703_179 = add i5 1, %tmp_201

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="2067" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1545  %select_ln851_67 = select i1 %icmp_ln851_67, i5 %tmp_202, i5 %add_ln703_179

]]></Node>
<StgValue><ssdm name="select_ln851_67"/></StgValue>
</operation>

<operation id="2068" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1546  %select_ln850_67 = select i1 %tmp_200, i5 %select_ln851_67, i5 %tmp_202

]]></Node>
<StgValue><ssdm name="select_ln850_67"/></StgValue>
</operation>

<operation id="2069" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1554  %temp_4_V_load_8 = load i8* %temp_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_8"/></StgValue>
</operation>

<operation id="2070" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1559  %tempWeight_4_V_load_8 = load i8* %tempWeight_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_8"/></StgValue>
</operation>

<operation id="2071" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1578  %sext_ln1116_69 = sext i8 %temp_5_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_69"/></StgValue>
</operation>

<operation id="2072" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1583  %sext_ln1118_69 = sext i8 %tempWeight_5_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="2073" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1584  %mul_ln1118_69 = mul i16 %sext_ln1118_69, %sext_ln1116_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="2074" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1585  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_69, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2075" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1586  %trunc_ln851_69 = trunc i16 %mul_ln1118_69 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_69"/></StgValue>
</operation>

<operation id="2076" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1587  %icmp_ln851_69 = icmp eq i6 %trunc_ln851_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_69"/></StgValue>
</operation>

<operation id="2077" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1588  %tmp_207 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_69, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2078" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1589  %tmp_208 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_69, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2079" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1590  %add_ln703_181 = add i5 1, %tmp_207

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="2080" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1591  %select_ln851_69 = select i1 %icmp_ln851_69, i5 %tmp_208, i5 %add_ln703_181

]]></Node>
<StgValue><ssdm name="select_ln851_69"/></StgValue>
</operation>

<operation id="2081" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1592  %select_ln850_69 = select i1 %tmp_206, i5 %select_ln851_69, i5 %tmp_208

]]></Node>
<StgValue><ssdm name="select_ln850_69"/></StgValue>
</operation>

<operation id="2082" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1593  %shl_ln703_68 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_69, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_68"/></StgValue>
</operation>

<operation id="2083" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1600  %temp_6_V_load_8 = load i8* %temp_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_8"/></StgValue>
</operation>

<operation id="2084" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1605  %tempWeight_6_V_load_8 = load i8* %tempWeight_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_8"/></StgValue>
</operation>

<operation id="2085" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1623  %temp_7_V_load_8 = load i8* %temp_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_8"/></StgValue>
</operation>

<operation id="2086" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1628  %tempWeight_7_V_load_8 = load i8* %tempWeight_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_8"/></StgValue>
</operation>

<operation id="2087" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1647  %sext_ln1116_72 = sext i8 %temp_0_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_72"/></StgValue>
</operation>

<operation id="2088" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1652  %sext_ln1118_72 = sext i8 %tempWeight_0_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="2089" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1653  %mul_ln1118_72 = mul i16 %sext_ln1118_72, %sext_ln1116_72

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="2090" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1654  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_72, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2091" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1655  %trunc_ln851_72 = trunc i16 %mul_ln1118_72 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_72"/></StgValue>
</operation>

<operation id="2092" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1656  %icmp_ln851_72 = icmp eq i6 %trunc_ln851_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_72"/></StgValue>
</operation>

<operation id="2093" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1657  %tmp_216 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_72, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2094" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1658  %tmp_217 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_72, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2095" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1659  %add_ln703_184 = add i5 1, %tmp_216

]]></Node>
<StgValue><ssdm name="add_ln703_184"/></StgValue>
</operation>

<operation id="2096" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1660  %select_ln851_72 = select i1 %icmp_ln851_72, i5 %tmp_217, i5 %add_ln703_184

]]></Node>
<StgValue><ssdm name="select_ln851_72"/></StgValue>
</operation>

<operation id="2097" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1661  %select_ln850_72 = select i1 %tmp_215, i5 %select_ln851_72, i5 %tmp_217

]]></Node>
<StgValue><ssdm name="select_ln850_72"/></StgValue>
</operation>

<operation id="2098" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1669  %temp_1_V_load_9 = load i8* %temp_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_9"/></StgValue>
</operation>

<operation id="2099" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1674  %tempWeight_1_V_load_9 = load i8* %tempWeight_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_9"/></StgValue>
</operation>

<operation id="2100" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1692  %temp_2_V_load_9 = load i8* %temp_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_9"/></StgValue>
</operation>

<operation id="2101" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1697  %tempWeight_2_V_load_9 = load i8* %tempWeight_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_9"/></StgValue>
</operation>

<operation id="2102" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1738  %temp_4_V_load_9 = load i8* %temp_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_9"/></StgValue>
</operation>

<operation id="2103" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1743  %tempWeight_4_V_load_9 = load i8* %tempWeight_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_9"/></StgValue>
</operation>

<operation id="2104" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1761  %temp_5_V_load_9 = load i8* %temp_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_9"/></StgValue>
</operation>

<operation id="2105" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1766  %tempWeight_5_V_load_9 = load i8* %tempWeight_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_9"/></StgValue>
</operation>

<operation id="2106" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1784  %temp_6_V_load_9 = load i8* %temp_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_9"/></StgValue>
</operation>

<operation id="2107" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1789  %tempWeight_6_V_load_9 = load i8* %tempWeight_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_9"/></StgValue>
</operation>

<operation id="2108" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1808  %sext_ln1116_79 = sext i8 %temp_7_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_79"/></StgValue>
</operation>

<operation id="2109" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1813  %sext_ln1118_79 = sext i8 %tempWeight_7_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="2110" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1814  %mul_ln1118_79 = mul i16 %sext_ln1118_79, %sext_ln1116_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_79"/></StgValue>
</operation>

<operation id="2111" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1815  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_79, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2112" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1816  %trunc_ln851_79 = trunc i16 %mul_ln1118_79 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_79"/></StgValue>
</operation>

<operation id="2113" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1817  %icmp_ln851_79 = icmp eq i6 %trunc_ln851_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_79"/></StgValue>
</operation>

<operation id="2114" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1818  %tmp_237 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_79, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2115" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1819  %tmp_238 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_79, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2116" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1820  %add_ln703_191 = add i5 1, %tmp_237

]]></Node>
<StgValue><ssdm name="add_ln703_191"/></StgValue>
</operation>

<operation id="2117" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1821  %select_ln851_79 = select i1 %icmp_ln851_79, i5 %tmp_238, i5 %add_ln703_191

]]></Node>
<StgValue><ssdm name="select_ln851_79"/></StgValue>
</operation>

<operation id="2118" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1822  %select_ln850_79 = select i1 %tmp_236, i5 %select_ln851_79, i5 %tmp_238

]]></Node>
<StgValue><ssdm name="select_ln850_79"/></StgValue>
</operation>

<operation id="2119" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1823  %shl_ln703_78 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_79, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_78"/></StgValue>
</operation>

<operation id="2120" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1824  %add_ln33_64 = add i10 80, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_64"/></StgValue>
</operation>

<operation id="2121" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1825  %zext_ln33_79 = zext i10 %add_ln33_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_79"/></StgValue>
</operation>

<operation id="2122" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1826  %add_ln35_80 = add i13 %zext_ln33_79, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_80"/></StgValue>
</operation>

<operation id="2123" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1827  %lshr_ln1116_72 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_64, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_72"/></StgValue>
</operation>

<operation id="2124" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1828  %zext_ln1116_73 = zext i7 %lshr_ln1116_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_73"/></StgValue>
</operation>

<operation id="2125" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1829  %temp_0_V_addr_11 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_11"/></StgValue>
</operation>

<operation id="2126" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1830  %temp_0_V_load_10 = load i8* %temp_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_10"/></StgValue>
</operation>

<operation id="2127" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1832  %lshr_ln1117_79 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_80, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_79"/></StgValue>
</operation>

<operation id="2128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1833  %zext_ln1117_80 = zext i10 %lshr_ln1117_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_80"/></StgValue>
</operation>

<operation id="2129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1834  %tempWeight_0_V_addr_11 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_80

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_11"/></StgValue>
</operation>

<operation id="2130" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1835  %tempWeight_0_V_load_10 = load i8* %tempWeight_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_10"/></StgValue>
</operation>

<operation id="2131" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1853  %temp_1_V_load_10 = load i8* %temp_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_10"/></StgValue>
</operation>

<operation id="2132" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1858  %tempWeight_1_V_load_10 = load i8* %tempWeight_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_10"/></StgValue>
</operation>

<operation id="2133" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1870  %add_ln33_66 = add i10 82, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_66"/></StgValue>
</operation>

<operation id="2134" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1871  %zext_ln33_81 = zext i10 %add_ln33_66 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_81"/></StgValue>
</operation>

<operation id="2135" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1872  %add_ln35_82 = add i13 %zext_ln33_81, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_82"/></StgValue>
</operation>

<operation id="2136" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1873  %lshr_ln1116_74 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_66, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_74"/></StgValue>
</operation>

<operation id="2137" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1874  %zext_ln1116_75 = zext i7 %lshr_ln1116_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_75"/></StgValue>
</operation>

<operation id="2138" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1875  %temp_2_V_addr_11 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_11"/></StgValue>
</operation>

<operation id="2139" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1876  %temp_2_V_load_10 = load i8* %temp_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_10"/></StgValue>
</operation>

<operation id="2140" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1878  %lshr_ln1117_81 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_82, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_81"/></StgValue>
</operation>

<operation id="2141" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1879  %zext_ln1117_82 = zext i10 %lshr_ln1117_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_82"/></StgValue>
</operation>

<operation id="2142" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1880  %tempWeight_2_V_addr_11 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_82

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_11"/></StgValue>
</operation>

<operation id="2143" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1881  %tempWeight_2_V_load_10 = load i8* %tempWeight_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_10"/></StgValue>
</operation>

<operation id="2144" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1899  %temp_3_V_load_10 = load i8* %temp_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_10"/></StgValue>
</operation>

<operation id="2145" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1904  %tempWeight_3_V_load_10 = load i8* %tempWeight_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_10"/></StgValue>
</operation>

<operation id="2146" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1916  %add_ln33_68 = add i10 84, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_68"/></StgValue>
</operation>

<operation id="2147" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1917  %zext_ln33_83 = zext i10 %add_ln33_68 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_83"/></StgValue>
</operation>

<operation id="2148" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1918  %add_ln35_84 = add i13 %zext_ln33_83, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_84"/></StgValue>
</operation>

<operation id="2149" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1919  %lshr_ln1116_76 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_68, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_76"/></StgValue>
</operation>

<operation id="2150" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1920  %zext_ln1116_77 = zext i7 %lshr_ln1116_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_77"/></StgValue>
</operation>

<operation id="2151" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1921  %temp_4_V_addr_11 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_11"/></StgValue>
</operation>

<operation id="2152" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1922  %temp_4_V_load_10 = load i8* %temp_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_10"/></StgValue>
</operation>

<operation id="2153" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1924  %lshr_ln1117_83 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_84, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_83"/></StgValue>
</operation>

<operation id="2154" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1925  %zext_ln1117_84 = zext i10 %lshr_ln1117_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_84"/></StgValue>
</operation>

<operation id="2155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1926  %tempWeight_4_V_addr_11 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_84

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_11"/></StgValue>
</operation>

<operation id="2156" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1927  %tempWeight_4_V_load_10 = load i8* %tempWeight_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_10"/></StgValue>
</operation>

<operation id="2157" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1939  %add_ln33_69 = add i10 85, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_69"/></StgValue>
</operation>

<operation id="2158" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1940  %zext_ln33_84 = zext i10 %add_ln33_69 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_84"/></StgValue>
</operation>

<operation id="2159" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1941  %add_ln35_85 = add i13 %zext_ln33_84, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_85"/></StgValue>
</operation>

<operation id="2160" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1942  %lshr_ln1116_77 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_69, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_77"/></StgValue>
</operation>

<operation id="2161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1943  %zext_ln1116_78 = zext i7 %lshr_ln1116_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_78"/></StgValue>
</operation>

<operation id="2162" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1944  %temp_5_V_addr_11 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_11"/></StgValue>
</operation>

<operation id="2163" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1945  %temp_5_V_load_10 = load i8* %temp_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_10"/></StgValue>
</operation>

<operation id="2164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1947  %lshr_ln1117_84 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_85, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_84"/></StgValue>
</operation>

<operation id="2165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1948  %zext_ln1117_85 = zext i10 %lshr_ln1117_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_85"/></StgValue>
</operation>

<operation id="2166" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1949  %tempWeight_5_V_addr_11 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_85

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_11"/></StgValue>
</operation>

<operation id="2167" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1950  %tempWeight_5_V_load_10 = load i8* %tempWeight_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_10"/></StgValue>
</operation>

<operation id="2168" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1962  %add_ln33_70 = add i10 86, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_70"/></StgValue>
</operation>

<operation id="2169" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1963  %zext_ln33_85 = zext i10 %add_ln33_70 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_85"/></StgValue>
</operation>

<operation id="2170" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1964  %add_ln35_86 = add i13 %zext_ln33_85, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_86"/></StgValue>
</operation>

<operation id="2171" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1965  %lshr_ln1116_78 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_70, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_78"/></StgValue>
</operation>

<operation id="2172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1966  %zext_ln1116_79 = zext i7 %lshr_ln1116_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_79"/></StgValue>
</operation>

<operation id="2173" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1967  %temp_6_V_addr_11 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_11"/></StgValue>
</operation>

<operation id="2174" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1968  %temp_6_V_load_10 = load i8* %temp_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_10"/></StgValue>
</operation>

<operation id="2175" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1970  %lshr_ln1117_85 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_86, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_85"/></StgValue>
</operation>

<operation id="2176" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1971  %zext_ln1117_86 = zext i10 %lshr_ln1117_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_86"/></StgValue>
</operation>

<operation id="2177" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1972  %tempWeight_6_V_addr_11 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_86

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_11"/></StgValue>
</operation>

<operation id="2178" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1973  %tempWeight_6_V_load_10 = load i8* %tempWeight_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_10"/></StgValue>
</operation>

<operation id="2179" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1985  %add_ln33_71 = add i10 87, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_71"/></StgValue>
</operation>

<operation id="2180" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:1986  %zext_ln33_86 = zext i10 %add_ln33_71 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_86"/></StgValue>
</operation>

<operation id="2181" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:1987  %add_ln35_87 = add i13 %zext_ln33_86, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_87"/></StgValue>
</operation>

<operation id="2182" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1988  %lshr_ln1116_79 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_71, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_79"/></StgValue>
</operation>

<operation id="2183" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1989  %zext_ln1116_80 = zext i7 %lshr_ln1116_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_80"/></StgValue>
</operation>

<operation id="2184" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1990  %temp_7_V_addr_11 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_11"/></StgValue>
</operation>

<operation id="2185" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1991  %temp_7_V_load_10 = load i8* %temp_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_10"/></StgValue>
</operation>

<operation id="2186" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1993  %lshr_ln1117_86 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_87, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_86"/></StgValue>
</operation>

<operation id="2187" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:1994  %zext_ln1117_87 = zext i10 %lshr_ln1117_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_87"/></StgValue>
</operation>

<operation id="2188" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1995  %tempWeight_7_V_addr_11 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_87

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_11"/></StgValue>
</operation>

<operation id="2189" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1996  %tempWeight_7_V_load_10 = load i8* %tempWeight_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_10"/></StgValue>
</operation>

<operation id="2190" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2014  %temp_0_V_load_11 = load i8* %temp_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_11"/></StgValue>
</operation>

<operation id="2191" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2019  %tempWeight_0_V_load_11 = load i8* %tempWeight_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_11"/></StgValue>
</operation>

<operation id="2192" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2031  %add_ln33_73 = add i10 89, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_73"/></StgValue>
</operation>

<operation id="2193" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2032  %zext_ln33_88 = zext i10 %add_ln33_73 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_88"/></StgValue>
</operation>

<operation id="2194" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2033  %add_ln35_89 = add i13 %zext_ln33_88, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_89"/></StgValue>
</operation>

<operation id="2195" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2034  %lshr_ln1116_81 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_73, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_81"/></StgValue>
</operation>

<operation id="2196" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2035  %zext_ln1116_82 = zext i7 %lshr_ln1116_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_82"/></StgValue>
</operation>

<operation id="2197" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2036  %temp_1_V_addr_12 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_12"/></StgValue>
</operation>

<operation id="2198" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2037  %temp_1_V_load_11 = load i8* %temp_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_11"/></StgValue>
</operation>

<operation id="2199" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2039  %lshr_ln1117_88 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_89, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_88"/></StgValue>
</operation>

<operation id="2200" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2040  %zext_ln1117_89 = zext i10 %lshr_ln1117_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_89"/></StgValue>
</operation>

<operation id="2201" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2041  %tempWeight_1_V_addr_12 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_89

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_12"/></StgValue>
</operation>

<operation id="2202" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2042  %tempWeight_1_V_load_11 = load i8* %tempWeight_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_11"/></StgValue>
</operation>

<operation id="2203" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2054  %add_ln33_74 = add i10 90, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_74"/></StgValue>
</operation>

<operation id="2204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2055  %zext_ln33_89 = zext i10 %add_ln33_74 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_89"/></StgValue>
</operation>

<operation id="2205" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2056  %add_ln35_90 = add i13 %zext_ln33_89, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_90"/></StgValue>
</operation>

<operation id="2206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2057  %lshr_ln1116_82 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_74, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_82"/></StgValue>
</operation>

<operation id="2207" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2058  %zext_ln1116_83 = zext i7 %lshr_ln1116_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_83"/></StgValue>
</operation>

<operation id="2208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2059  %temp_2_V_addr_12 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_12"/></StgValue>
</operation>

<operation id="2209" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2060  %temp_2_V_load_11 = load i8* %temp_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_11"/></StgValue>
</operation>

<operation id="2210" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2062  %lshr_ln1117_89 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_90, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_89"/></StgValue>
</operation>

<operation id="2211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2063  %zext_ln1117_90 = zext i10 %lshr_ln1117_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_90"/></StgValue>
</operation>

<operation id="2212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2064  %tempWeight_2_V_addr_12 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_90

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_12"/></StgValue>
</operation>

<operation id="2213" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2065  %tempWeight_2_V_load_11 = load i8* %tempWeight_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_11"/></StgValue>
</operation>

<operation id="2214" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2083  %temp_3_V_load_11 = load i8* %temp_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_11"/></StgValue>
</operation>

<operation id="2215" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2088  %tempWeight_3_V_load_11 = load i8* %tempWeight_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_11"/></StgValue>
</operation>

<operation id="2216" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2100  %add_ln33_76 = add i10 92, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_76"/></StgValue>
</operation>

<operation id="2217" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2101  %zext_ln33_91 = zext i10 %add_ln33_76 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_91"/></StgValue>
</operation>

<operation id="2218" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2102  %add_ln35_92 = add i13 %zext_ln33_91, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_92"/></StgValue>
</operation>

<operation id="2219" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2103  %lshr_ln1116_84 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_76, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_84"/></StgValue>
</operation>

<operation id="2220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2104  %zext_ln1116_85 = zext i7 %lshr_ln1116_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_85"/></StgValue>
</operation>

<operation id="2221" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2105  %temp_4_V_addr_12 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_12"/></StgValue>
</operation>

<operation id="2222" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2106  %temp_4_V_load_11 = load i8* %temp_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_11"/></StgValue>
</operation>

<operation id="2223" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2108  %lshr_ln1117_91 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_92, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_91"/></StgValue>
</operation>

<operation id="2224" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2109  %zext_ln1117_92 = zext i10 %lshr_ln1117_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_92"/></StgValue>
</operation>

<operation id="2225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2110  %tempWeight_4_V_addr_12 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_92

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_12"/></StgValue>
</operation>

<operation id="2226" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2111  %tempWeight_4_V_load_11 = load i8* %tempWeight_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_11"/></StgValue>
</operation>

<operation id="2227" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2123  %add_ln33_77 = add i10 93, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_77"/></StgValue>
</operation>

<operation id="2228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2124  %zext_ln33_92 = zext i10 %add_ln33_77 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_92"/></StgValue>
</operation>

<operation id="2229" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2125  %add_ln35_93 = add i13 %zext_ln33_92, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_93"/></StgValue>
</operation>

<operation id="2230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2126  %lshr_ln1116_85 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_77, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_85"/></StgValue>
</operation>

<operation id="2231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2127  %zext_ln1116_86 = zext i7 %lshr_ln1116_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_86"/></StgValue>
</operation>

<operation id="2232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2128  %temp_5_V_addr_12 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_12"/></StgValue>
</operation>

<operation id="2233" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2129  %temp_5_V_load_11 = load i8* %temp_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_11"/></StgValue>
</operation>

<operation id="2234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2131  %lshr_ln1117_92 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_93, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_92"/></StgValue>
</operation>

<operation id="2235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2132  %zext_ln1117_93 = zext i10 %lshr_ln1117_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_93"/></StgValue>
</operation>

<operation id="2236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2133  %tempWeight_5_V_addr_12 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_93

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_12"/></StgValue>
</operation>

<operation id="2237" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2134  %tempWeight_5_V_load_11 = load i8* %tempWeight_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_11"/></StgValue>
</operation>

<operation id="2238" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2146  %add_ln33_78 = add i10 94, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_78"/></StgValue>
</operation>

<operation id="2239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2147  %zext_ln33_93 = zext i10 %add_ln33_78 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_93"/></StgValue>
</operation>

<operation id="2240" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2148  %add_ln35_94 = add i13 %zext_ln33_93, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_94"/></StgValue>
</operation>

<operation id="2241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2149  %lshr_ln1116_86 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_78, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_86"/></StgValue>
</operation>

<operation id="2242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2150  %zext_ln1116_87 = zext i7 %lshr_ln1116_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_87"/></StgValue>
</operation>

<operation id="2243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2151  %temp_6_V_addr_12 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_12"/></StgValue>
</operation>

<operation id="2244" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2152  %temp_6_V_load_11 = load i8* %temp_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_11"/></StgValue>
</operation>

<operation id="2245" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2154  %lshr_ln1117_93 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_94, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_93"/></StgValue>
</operation>

<operation id="2246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2155  %zext_ln1117_94 = zext i10 %lshr_ln1117_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_94"/></StgValue>
</operation>

<operation id="2247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2156  %tempWeight_6_V_addr_12 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_94

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_12"/></StgValue>
</operation>

<operation id="2248" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2157  %tempWeight_6_V_load_11 = load i8* %tempWeight_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_11"/></StgValue>
</operation>

<operation id="2249" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2175  %temp_7_V_load_11 = load i8* %temp_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_11"/></StgValue>
</operation>

<operation id="2250" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2180  %tempWeight_7_V_load_11 = load i8* %tempWeight_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_11"/></StgValue>
</operation>

<operation id="2251" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2215  %add_ln33_81 = add i10 97, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_81"/></StgValue>
</operation>

<operation id="2252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2216  %zext_ln33_96 = zext i10 %add_ln33_81 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_96"/></StgValue>
</operation>

<operation id="2253" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2217  %add_ln35_97 = add i13 %zext_ln33_96, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_97"/></StgValue>
</operation>

<operation id="2254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2218  %lshr_ln1116_89 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_81, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_89"/></StgValue>
</operation>

<operation id="2255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2219  %zext_ln1116_90 = zext i7 %lshr_ln1116_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_90"/></StgValue>
</operation>

<operation id="2256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2220  %temp_1_V_addr_13 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_13"/></StgValue>
</operation>

<operation id="2257" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2221  %temp_1_V_load_12 = load i8* %temp_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_12"/></StgValue>
</operation>

<operation id="2258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2223  %lshr_ln1117_96 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_97, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_96"/></StgValue>
</operation>

<operation id="2259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2224  %zext_ln1117_97 = zext i10 %lshr_ln1117_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_97"/></StgValue>
</operation>

<operation id="2260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2225  %tempWeight_1_V_addr_13 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_97

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_13"/></StgValue>
</operation>

<operation id="2261" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2226  %tempWeight_1_V_load_12 = load i8* %tempWeight_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_12"/></StgValue>
</operation>

<operation id="2262" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2376  %add_ln33_88 = add i10 104, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_88"/></StgValue>
</operation>

<operation id="2263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2377  %zext_ln33_103 = zext i10 %add_ln33_88 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_103"/></StgValue>
</operation>

<operation id="2264" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2378  %add_ln35_104 = add i13 %zext_ln33_103, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_104"/></StgValue>
</operation>

<operation id="2265" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2379  %lshr_ln1116_96 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_88, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_96"/></StgValue>
</operation>

<operation id="2266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2380  %zext_ln1116_97 = zext i7 %lshr_ln1116_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_97"/></StgValue>
</operation>

<operation id="2267" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2381  %temp_0_V_addr_14 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_97

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_14"/></StgValue>
</operation>

<operation id="2268" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2382  %temp_0_V_load_13 = load i8* %temp_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_13"/></StgValue>
</operation>

<operation id="2269" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2384  %lshr_ln1117_103 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_104, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_103"/></StgValue>
</operation>

<operation id="2270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2385  %zext_ln1117_104 = zext i10 %lshr_ln1117_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_104"/></StgValue>
</operation>

<operation id="2271" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2386  %tempWeight_0_V_addr_14 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_104

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_14"/></StgValue>
</operation>

<operation id="2272" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2387  %tempWeight_0_V_load_13 = load i8* %tempWeight_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_13"/></StgValue>
</operation>

<operation id="2273" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2445  %add_ln33_91 = add i10 107, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_91"/></StgValue>
</operation>

<operation id="2274" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2446  %zext_ln33_106 = zext i10 %add_ln33_91 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_106"/></StgValue>
</operation>

<operation id="2275" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2447  %add_ln35_107 = add i13 %zext_ln33_106, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_107"/></StgValue>
</operation>

<operation id="2276" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2448  %lshr_ln1116_99 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_91, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_99"/></StgValue>
</operation>

<operation id="2277" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2449  %zext_ln1116_100 = zext i7 %lshr_ln1116_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_100"/></StgValue>
</operation>

<operation id="2278" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2450  %temp_3_V_addr_14 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_100

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_14"/></StgValue>
</operation>

<operation id="2279" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2451  %temp_3_V_load_13 = load i8* %temp_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_13"/></StgValue>
</operation>

<operation id="2280" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2453  %lshr_ln1117_106 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_107, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_106"/></StgValue>
</operation>

<operation id="2281" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2454  %zext_ln1117_107 = zext i10 %lshr_ln1117_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_107"/></StgValue>
</operation>

<operation id="2282" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2455  %tempWeight_3_V_addr_14 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_107

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_14"/></StgValue>
</operation>

<operation id="2283" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2456  %tempWeight_3_V_load_13 = load i8* %tempWeight_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_13"/></StgValue>
</operation>

<operation id="2284" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2537  %add_ln33_95 = add i10 111, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_95"/></StgValue>
</operation>

<operation id="2285" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2538  %zext_ln33_110 = zext i10 %add_ln33_95 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_110"/></StgValue>
</operation>

<operation id="2286" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2539  %add_ln35_111 = add i13 %zext_ln33_110, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_111"/></StgValue>
</operation>

<operation id="2287" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2540  %lshr_ln1116_103 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_95, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_103"/></StgValue>
</operation>

<operation id="2288" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2541  %zext_ln1116_104 = zext i7 %lshr_ln1116_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_104"/></StgValue>
</operation>

<operation id="2289" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2542  %temp_7_V_addr_14 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_104

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_14"/></StgValue>
</operation>

<operation id="2290" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2543  %temp_7_V_load_13 = load i8* %temp_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_13"/></StgValue>
</operation>

<operation id="2291" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2545  %lshr_ln1117_110 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_111, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_110"/></StgValue>
</operation>

<operation id="2292" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2546  %zext_ln1117_111 = zext i10 %lshr_ln1117_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_111"/></StgValue>
</operation>

<operation id="2293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2547  %tempWeight_7_V_addr_14 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_111

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_14"/></StgValue>
</operation>

<operation id="2294" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2548  %tempWeight_7_V_load_13 = load i8* %tempWeight_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_13"/></StgValue>
</operation>

<operation id="2295" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2578  %add_ln703_18 = add i8 %add_ln703_17, %add_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="2296" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2585  %add_ln703_25 = add i8 %add_ln703_24, %add_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="2297" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2588  %add_ln703_28 = add i8 %add_ln703_27, %shl_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="2298" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2589  %add_ln703_29 = add i8 %shl_ln703_30, %shl_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="2299" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2591  %add_ln703_31 = add i8 %add_ln703_30, %add_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="2300" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2592  %add_ln703_32 = add i8 %add_ln703_31, %add_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="2301" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2594  %add_ln703_34 = add i8 %add_ln703_33, %shl_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="2302" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2595  %add_ln703_35 = add i8 %shl_ln703_37, %shl_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="2303" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2597  %add_ln703_37 = add i8 %add_ln703_36, %add_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="2304" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2598  %add_ln703_38 = add i8 %add_ln703_37, %add_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="2305" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2600  %add_ln703_40 = add i8 %shl_ln703_42, %shl_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="2306" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2601  %add_ln703_41 = add i8 %add_ln703_40, %shl_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="2307" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2603  %add_ln703_43 = add i8 %shl_ln703_46, %shl_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="2308" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2606  %add_ln703_46 = add i8 %shl_ln703_49, %shl_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="2309" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2609  %add_ln703_49 = add i8 %shl_ln703_53, %shl_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="2310" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2618  %add_ln703_58 = add i8 %shl_ln703_60, %shl_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1041  %shl_ln703_44 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_45, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_44"/></StgValue>
</operation>

<operation id="2312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1064  %shl_ln703_45 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_46, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_45"/></StgValue>
</operation>

<operation id="2313" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1133  %shl_ln703_48 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_49, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_48"/></StgValue>
</operation>

<operation id="2314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1202  %shl_ln703_51 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_52, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_51"/></StgValue>
</operation>

<operation id="2315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1225  %shl_ln703_52 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_53, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_52"/></StgValue>
</operation>

<operation id="2316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1294  %shl_ln703_55 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_56, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_55"/></StgValue>
</operation>

<operation id="2317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1317  %shl_ln703_56 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_57, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_56"/></StgValue>
</operation>

<operation id="2318" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1340  %shl_ln703_57 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_58, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_57"/></StgValue>
</operation>

<operation id="2319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1363  %shl_ln703_58 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_59, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_58"/></StgValue>
</operation>

<operation id="2320" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1386  %shl_ln703_59 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_60, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_59"/></StgValue>
</operation>

<operation id="2321" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1463  %sext_ln1116_64 = sext i8 %temp_0_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_64"/></StgValue>
</operation>

<operation id="2322" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1468  %sext_ln1118_64 = sext i8 %tempWeight_0_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="2323" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1469  %mul_ln1118_64 = mul i16 %sext_ln1118_64, %sext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="2324" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1470  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_64, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2325" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1471  %trunc_ln851_64 = trunc i16 %mul_ln1118_64 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_64"/></StgValue>
</operation>

<operation id="2326" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1472  %icmp_ln851_64 = icmp eq i6 %trunc_ln851_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_64"/></StgValue>
</operation>

<operation id="2327" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1473  %tmp_192 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_64, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2328" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1474  %tmp_193 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_64, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2329" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1475  %add_ln703_176 = add i5 1, %tmp_192

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="2330" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1476  %select_ln851_64 = select i1 %icmp_ln851_64, i5 %tmp_193, i5 %add_ln703_176

]]></Node>
<StgValue><ssdm name="select_ln851_64"/></StgValue>
</operation>

<operation id="2331" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1477  %select_ln850_64 = select i1 %tmp_191, i5 %select_ln851_64, i5 %tmp_193

]]></Node>
<StgValue><ssdm name="select_ln850_64"/></StgValue>
</operation>

<operation id="2332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1478  %shl_ln703_63 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_64, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_63"/></StgValue>
</operation>

<operation id="2333" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1509  %sext_ln1116_66 = sext i8 %temp_2_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_66"/></StgValue>
</operation>

<operation id="2334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1514  %sext_ln1118_66 = sext i8 %tempWeight_2_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="2335" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1515  %mul_ln1118_66 = mul i16 %sext_ln1118_66, %sext_ln1116_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="2336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1516  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_66, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1517  %trunc_ln851_66 = trunc i16 %mul_ln1118_66 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_66"/></StgValue>
</operation>

<operation id="2338" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1518  %icmp_ln851_66 = icmp eq i6 %trunc_ln851_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_66"/></StgValue>
</operation>

<operation id="2339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1519  %tmp_198 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_66, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2340" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1520  %tmp_199 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_66, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2341" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1521  %add_ln703_178 = add i5 1, %tmp_198

]]></Node>
<StgValue><ssdm name="add_ln703_178"/></StgValue>
</operation>

<operation id="2342" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1522  %select_ln851_66 = select i1 %icmp_ln851_66, i5 %tmp_199, i5 %add_ln703_178

]]></Node>
<StgValue><ssdm name="select_ln851_66"/></StgValue>
</operation>

<operation id="2343" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1523  %select_ln850_66 = select i1 %tmp_197, i5 %select_ln851_66, i5 %tmp_199

]]></Node>
<StgValue><ssdm name="select_ln850_66"/></StgValue>
</operation>

<operation id="2344" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1555  %sext_ln1116_68 = sext i8 %temp_4_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_68"/></StgValue>
</operation>

<operation id="2345" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1560  %sext_ln1118_68 = sext i8 %tempWeight_4_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="2346" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1561  %mul_ln1118_68 = mul i16 %sext_ln1118_68, %sext_ln1116_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="2347" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1562  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_68, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1563  %trunc_ln851_68 = trunc i16 %mul_ln1118_68 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_68"/></StgValue>
</operation>

<operation id="2349" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1564  %icmp_ln851_68 = icmp eq i6 %trunc_ln851_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_68"/></StgValue>
</operation>

<operation id="2350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1565  %tmp_204 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_68, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1566  %tmp_205 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_68, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2352" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1567  %add_ln703_180 = add i5 1, %tmp_204

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="2353" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1568  %select_ln851_68 = select i1 %icmp_ln851_68, i5 %tmp_205, i5 %add_ln703_180

]]></Node>
<StgValue><ssdm name="select_ln851_68"/></StgValue>
</operation>

<operation id="2354" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1569  %select_ln850_68 = select i1 %tmp_203, i5 %select_ln851_68, i5 %tmp_205

]]></Node>
<StgValue><ssdm name="select_ln850_68"/></StgValue>
</operation>

<operation id="2355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1570  %shl_ln703_67 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_68, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_67"/></StgValue>
</operation>

<operation id="2356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1601  %sext_ln1116_70 = sext i8 %temp_6_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_70"/></StgValue>
</operation>

<operation id="2357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1606  %sext_ln1118_70 = sext i8 %tempWeight_6_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="2358" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1607  %mul_ln1118_70 = mul i16 %sext_ln1118_70, %sext_ln1116_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="2359" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1608  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_70, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2360" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1609  %trunc_ln851_70 = trunc i16 %mul_ln1118_70 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_70"/></StgValue>
</operation>

<operation id="2361" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1610  %icmp_ln851_70 = icmp eq i6 %trunc_ln851_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_70"/></StgValue>
</operation>

<operation id="2362" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1611  %tmp_210 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_70, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2363" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1612  %tmp_211 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_70, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2364" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1613  %add_ln703_182 = add i5 1, %tmp_210

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="2365" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1614  %select_ln851_70 = select i1 %icmp_ln851_70, i5 %tmp_211, i5 %add_ln703_182

]]></Node>
<StgValue><ssdm name="select_ln851_70"/></StgValue>
</operation>

<operation id="2366" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1615  %select_ln850_70 = select i1 %tmp_209, i5 %select_ln851_70, i5 %tmp_211

]]></Node>
<StgValue><ssdm name="select_ln850_70"/></StgValue>
</operation>

<operation id="2367" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1624  %sext_ln1116_71 = sext i8 %temp_7_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_71"/></StgValue>
</operation>

<operation id="2368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1629  %sext_ln1118_71 = sext i8 %tempWeight_7_V_load_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="2369" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1630  %mul_ln1118_71 = mul i16 %sext_ln1118_71, %sext_ln1116_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="2370" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1631  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_71, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2371" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1632  %trunc_ln851_71 = trunc i16 %mul_ln1118_71 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_71"/></StgValue>
</operation>

<operation id="2372" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1633  %icmp_ln851_71 = icmp eq i6 %trunc_ln851_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_71"/></StgValue>
</operation>

<operation id="2373" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1634  %tmp_213 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_71, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2374" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1635  %tmp_214 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_71, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2375" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1636  %add_ln703_183 = add i5 1, %tmp_213

]]></Node>
<StgValue><ssdm name="add_ln703_183"/></StgValue>
</operation>

<operation id="2376" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1637  %select_ln851_71 = select i1 %icmp_ln851_71, i5 %tmp_214, i5 %add_ln703_183

]]></Node>
<StgValue><ssdm name="select_ln851_71"/></StgValue>
</operation>

<operation id="2377" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1638  %select_ln850_71 = select i1 %tmp_212, i5 %select_ln851_71, i5 %tmp_214

]]></Node>
<StgValue><ssdm name="select_ln850_71"/></StgValue>
</operation>

<operation id="2378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1670  %sext_ln1116_73 = sext i8 %temp_1_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_73"/></StgValue>
</operation>

<operation id="2379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1675  %sext_ln1118_73 = sext i8 %tempWeight_1_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="2380" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1676  %mul_ln1118_73 = mul i16 %sext_ln1118_73, %sext_ln1116_73

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="2381" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1677  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_73, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2382" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1678  %trunc_ln851_73 = trunc i16 %mul_ln1118_73 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_73"/></StgValue>
</operation>

<operation id="2383" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1679  %icmp_ln851_73 = icmp eq i6 %trunc_ln851_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_73"/></StgValue>
</operation>

<operation id="2384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1680  %tmp_219 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_73, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2385" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1681  %tmp_220 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_73, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2386" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1682  %add_ln703_185 = add i5 1, %tmp_219

]]></Node>
<StgValue><ssdm name="add_ln703_185"/></StgValue>
</operation>

<operation id="2387" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1683  %select_ln851_73 = select i1 %icmp_ln851_73, i5 %tmp_220, i5 %add_ln703_185

]]></Node>
<StgValue><ssdm name="select_ln851_73"/></StgValue>
</operation>

<operation id="2388" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1684  %select_ln850_73 = select i1 %tmp_218, i5 %select_ln851_73, i5 %tmp_220

]]></Node>
<StgValue><ssdm name="select_ln850_73"/></StgValue>
</operation>

<operation id="2389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1693  %sext_ln1116_74 = sext i8 %temp_2_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_74"/></StgValue>
</operation>

<operation id="2390" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1698  %sext_ln1118_74 = sext i8 %tempWeight_2_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="2391" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1699  %mul_ln1118_74 = mul i16 %sext_ln1118_74, %sext_ln1116_74

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="2392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1700  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_74, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1701  %trunc_ln851_74 = trunc i16 %mul_ln1118_74 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_74"/></StgValue>
</operation>

<operation id="2394" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1702  %icmp_ln851_74 = icmp eq i6 %trunc_ln851_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_74"/></StgValue>
</operation>

<operation id="2395" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1703  %tmp_222 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_74, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2396" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1704  %tmp_223 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_74, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2397" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1705  %add_ln703_186 = add i5 1, %tmp_222

]]></Node>
<StgValue><ssdm name="add_ln703_186"/></StgValue>
</operation>

<operation id="2398" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1706  %select_ln851_74 = select i1 %icmp_ln851_74, i5 %tmp_223, i5 %add_ln703_186

]]></Node>
<StgValue><ssdm name="select_ln851_74"/></StgValue>
</operation>

<operation id="2399" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1707  %select_ln850_74 = select i1 %tmp_221, i5 %select_ln851_74, i5 %tmp_223

]]></Node>
<StgValue><ssdm name="select_ln850_74"/></StgValue>
</operation>

<operation id="2400" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1739  %sext_ln1116_76 = sext i8 %temp_4_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_76"/></StgValue>
</operation>

<operation id="2401" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1744  %sext_ln1118_76 = sext i8 %tempWeight_4_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="2402" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1745  %mul_ln1118_76 = mul i16 %sext_ln1118_76, %sext_ln1116_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="2403" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1746  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_76, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2404" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1747  %trunc_ln851_76 = trunc i16 %mul_ln1118_76 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_76"/></StgValue>
</operation>

<operation id="2405" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1748  %icmp_ln851_76 = icmp eq i6 %trunc_ln851_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_76"/></StgValue>
</operation>

<operation id="2406" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1749  %tmp_228 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_76, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2407" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1750  %tmp_229 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_76, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2408" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1751  %add_ln703_188 = add i5 1, %tmp_228

]]></Node>
<StgValue><ssdm name="add_ln703_188"/></StgValue>
</operation>

<operation id="2409" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1752  %select_ln851_76 = select i1 %icmp_ln851_76, i5 %tmp_229, i5 %add_ln703_188

]]></Node>
<StgValue><ssdm name="select_ln851_76"/></StgValue>
</operation>

<operation id="2410" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1753  %select_ln850_76 = select i1 %tmp_227, i5 %select_ln851_76, i5 %tmp_229

]]></Node>
<StgValue><ssdm name="select_ln850_76"/></StgValue>
</operation>

<operation id="2411" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1754  %shl_ln703_75 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_76, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_75"/></StgValue>
</operation>

<operation id="2412" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1762  %sext_ln1116_77 = sext i8 %temp_5_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_77"/></StgValue>
</operation>

<operation id="2413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1767  %sext_ln1118_77 = sext i8 %tempWeight_5_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="2414" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1768  %mul_ln1118_77 = mul i16 %sext_ln1118_77, %sext_ln1116_77

]]></Node>
<StgValue><ssdm name="mul_ln1118_77"/></StgValue>
</operation>

<operation id="2415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1769  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_77, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1770  %trunc_ln851_77 = trunc i16 %mul_ln1118_77 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_77"/></StgValue>
</operation>

<operation id="2417" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1771  %icmp_ln851_77 = icmp eq i6 %trunc_ln851_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_77"/></StgValue>
</operation>

<operation id="2418" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1772  %tmp_231 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_77, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1773  %tmp_232 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_77, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2420" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1774  %add_ln703_189 = add i5 1, %tmp_231

]]></Node>
<StgValue><ssdm name="add_ln703_189"/></StgValue>
</operation>

<operation id="2421" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1775  %select_ln851_77 = select i1 %icmp_ln851_77, i5 %tmp_232, i5 %add_ln703_189

]]></Node>
<StgValue><ssdm name="select_ln851_77"/></StgValue>
</operation>

<operation id="2422" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1776  %select_ln850_77 = select i1 %tmp_230, i5 %select_ln851_77, i5 %tmp_232

]]></Node>
<StgValue><ssdm name="select_ln850_77"/></StgValue>
</operation>

<operation id="2423" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1785  %sext_ln1116_78 = sext i8 %temp_6_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_78"/></StgValue>
</operation>

<operation id="2424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1790  %sext_ln1118_78 = sext i8 %tempWeight_6_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="2425" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1791  %mul_ln1118_78 = mul i16 %sext_ln1118_78, %sext_ln1116_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_78"/></StgValue>
</operation>

<operation id="2426" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1792  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_78, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2427" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1793  %trunc_ln851_78 = trunc i16 %mul_ln1118_78 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_78"/></StgValue>
</operation>

<operation id="2428" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1794  %icmp_ln851_78 = icmp eq i6 %trunc_ln851_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_78"/></StgValue>
</operation>

<operation id="2429" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1795  %tmp_234 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_78, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2430" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1796  %tmp_235 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_78, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2431" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1797  %add_ln703_190 = add i5 1, %tmp_234

]]></Node>
<StgValue><ssdm name="add_ln703_190"/></StgValue>
</operation>

<operation id="2432" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1798  %select_ln851_78 = select i1 %icmp_ln851_78, i5 %tmp_235, i5 %add_ln703_190

]]></Node>
<StgValue><ssdm name="select_ln851_78"/></StgValue>
</operation>

<operation id="2433" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1799  %select_ln850_78 = select i1 %tmp_233, i5 %select_ln851_78, i5 %tmp_235

]]></Node>
<StgValue><ssdm name="select_ln850_78"/></StgValue>
</operation>

<operation id="2434" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1800  %shl_ln703_77 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_78, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_77"/></StgValue>
</operation>

<operation id="2435" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1830  %temp_0_V_load_10 = load i8* %temp_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_10"/></StgValue>
</operation>

<operation id="2436" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1835  %tempWeight_0_V_load_10 = load i8* %tempWeight_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_10"/></StgValue>
</operation>

<operation id="2437" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1854  %sext_ln1116_81 = sext i8 %temp_1_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_81"/></StgValue>
</operation>

<operation id="2438" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1859  %sext_ln1118_81 = sext i8 %tempWeight_1_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="2439" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1860  %mul_ln1118_81 = mul i16 %sext_ln1118_81, %sext_ln1116_81

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="2440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1861  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_81, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2441" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1862  %trunc_ln851_81 = trunc i16 %mul_ln1118_81 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_81"/></StgValue>
</operation>

<operation id="2442" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1863  %icmp_ln851_81 = icmp eq i6 %trunc_ln851_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_81"/></StgValue>
</operation>

<operation id="2443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1864  %tmp_243 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_81, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2444" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1865  %tmp_244 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_81, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2445" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1866  %add_ln703_193 = add i5 1, %tmp_243

]]></Node>
<StgValue><ssdm name="add_ln703_193"/></StgValue>
</operation>

<operation id="2446" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1867  %select_ln851_81 = select i1 %icmp_ln851_81, i5 %tmp_244, i5 %add_ln703_193

]]></Node>
<StgValue><ssdm name="select_ln851_81"/></StgValue>
</operation>

<operation id="2447" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1868  %select_ln850_81 = select i1 %tmp_242, i5 %select_ln851_81, i5 %tmp_244

]]></Node>
<StgValue><ssdm name="select_ln850_81"/></StgValue>
</operation>

<operation id="2448" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1876  %temp_2_V_load_10 = load i8* %temp_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_10"/></StgValue>
</operation>

<operation id="2449" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1881  %tempWeight_2_V_load_10 = load i8* %tempWeight_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_10"/></StgValue>
</operation>

<operation id="2450" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1900  %sext_ln1116_83 = sext i8 %temp_3_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_83"/></StgValue>
</operation>

<operation id="2451" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1905  %sext_ln1118_83 = sext i8 %tempWeight_3_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="2452" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1906  %mul_ln1118_83 = mul i16 %sext_ln1118_83, %sext_ln1116_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="2453" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1907  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_83, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1908  %trunc_ln851_83 = trunc i16 %mul_ln1118_83 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_83"/></StgValue>
</operation>

<operation id="2455" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1909  %icmp_ln851_83 = icmp eq i6 %trunc_ln851_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_83"/></StgValue>
</operation>

<operation id="2456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1910  %tmp_249 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_83, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1911  %tmp_250 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_83, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2458" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1912  %add_ln703_195 = add i5 1, %tmp_249

]]></Node>
<StgValue><ssdm name="add_ln703_195"/></StgValue>
</operation>

<operation id="2459" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1913  %select_ln851_83 = select i1 %icmp_ln851_83, i5 %tmp_250, i5 %add_ln703_195

]]></Node>
<StgValue><ssdm name="select_ln851_83"/></StgValue>
</operation>

<operation id="2460" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1914  %select_ln850_83 = select i1 %tmp_248, i5 %select_ln851_83, i5 %tmp_250

]]></Node>
<StgValue><ssdm name="select_ln850_83"/></StgValue>
</operation>

<operation id="2461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1915  %shl_ln703_82 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_83, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_82"/></StgValue>
</operation>

<operation id="2462" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1922  %temp_4_V_load_10 = load i8* %temp_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_10"/></StgValue>
</operation>

<operation id="2463" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1927  %tempWeight_4_V_load_10 = load i8* %tempWeight_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_10"/></StgValue>
</operation>

<operation id="2464" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1945  %temp_5_V_load_10 = load i8* %temp_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_10"/></StgValue>
</operation>

<operation id="2465" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1950  %tempWeight_5_V_load_10 = load i8* %tempWeight_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_10"/></StgValue>
</operation>

<operation id="2466" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1968  %temp_6_V_load_10 = load i8* %temp_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_10"/></StgValue>
</operation>

<operation id="2467" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1973  %tempWeight_6_V_load_10 = load i8* %tempWeight_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_10"/></StgValue>
</operation>

<operation id="2468" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1991  %temp_7_V_load_10 = load i8* %temp_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_10"/></StgValue>
</operation>

<operation id="2469" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1996  %tempWeight_7_V_load_10 = load i8* %tempWeight_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_10"/></StgValue>
</operation>

<operation id="2470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2015  %sext_ln1116_88 = sext i8 %temp_0_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_88"/></StgValue>
</operation>

<operation id="2471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2020  %sext_ln1118_88 = sext i8 %tempWeight_0_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="2472" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2021  %mul_ln1118_88 = mul i16 %sext_ln1118_88, %sext_ln1116_88

]]></Node>
<StgValue><ssdm name="mul_ln1118_88"/></StgValue>
</operation>

<operation id="2473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2022  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_88, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2023  %trunc_ln851_88 = trunc i16 %mul_ln1118_88 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_88"/></StgValue>
</operation>

<operation id="2475" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2024  %icmp_ln851_88 = icmp eq i6 %trunc_ln851_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_88"/></StgValue>
</operation>

<operation id="2476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2025  %tmp_264 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_88, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2477" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2026  %tmp_265 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_88, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2478" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2027  %add_ln703_200 = add i5 1, %tmp_264

]]></Node>
<StgValue><ssdm name="add_ln703_200"/></StgValue>
</operation>

<operation id="2479" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2028  %select_ln851_88 = select i1 %icmp_ln851_88, i5 %tmp_265, i5 %add_ln703_200

]]></Node>
<StgValue><ssdm name="select_ln851_88"/></StgValue>
</operation>

<operation id="2480" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2029  %select_ln850_88 = select i1 %tmp_263, i5 %select_ln851_88, i5 %tmp_265

]]></Node>
<StgValue><ssdm name="select_ln850_88"/></StgValue>
</operation>

<operation id="2481" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2037  %temp_1_V_load_11 = load i8* %temp_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_11"/></StgValue>
</operation>

<operation id="2482" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2042  %tempWeight_1_V_load_11 = load i8* %tempWeight_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_11"/></StgValue>
</operation>

<operation id="2483" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2060  %temp_2_V_load_11 = load i8* %temp_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_11"/></StgValue>
</operation>

<operation id="2484" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2065  %tempWeight_2_V_load_11 = load i8* %tempWeight_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_11"/></StgValue>
</operation>

<operation id="2485" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2084  %sext_ln1116_91 = sext i8 %temp_3_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_91"/></StgValue>
</operation>

<operation id="2486" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2089  %sext_ln1118_91 = sext i8 %tempWeight_3_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="2487" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2090  %mul_ln1118_91 = mul i16 %sext_ln1118_91, %sext_ln1116_91

]]></Node>
<StgValue><ssdm name="mul_ln1118_91"/></StgValue>
</operation>

<operation id="2488" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2091  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_91, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2489" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2092  %trunc_ln851_91 = trunc i16 %mul_ln1118_91 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_91"/></StgValue>
</operation>

<operation id="2490" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2093  %icmp_ln851_91 = icmp eq i6 %trunc_ln851_91, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_91"/></StgValue>
</operation>

<operation id="2491" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2094  %tmp_273 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_91, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2492" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2095  %tmp_274 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_91, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2493" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2096  %add_ln703_203 = add i5 1, %tmp_273

]]></Node>
<StgValue><ssdm name="add_ln703_203"/></StgValue>
</operation>

<operation id="2494" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2097  %select_ln851_91 = select i1 %icmp_ln851_91, i5 %tmp_274, i5 %add_ln703_203

]]></Node>
<StgValue><ssdm name="select_ln851_91"/></StgValue>
</operation>

<operation id="2495" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2098  %select_ln850_91 = select i1 %tmp_272, i5 %select_ln851_91, i5 %tmp_274

]]></Node>
<StgValue><ssdm name="select_ln850_91"/></StgValue>
</operation>

<operation id="2496" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2106  %temp_4_V_load_11 = load i8* %temp_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_11"/></StgValue>
</operation>

<operation id="2497" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2111  %tempWeight_4_V_load_11 = load i8* %tempWeight_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_11"/></StgValue>
</operation>

<operation id="2498" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2129  %temp_5_V_load_11 = load i8* %temp_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_11"/></StgValue>
</operation>

<operation id="2499" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2134  %tempWeight_5_V_load_11 = load i8* %tempWeight_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_11"/></StgValue>
</operation>

<operation id="2500" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2152  %temp_6_V_load_11 = load i8* %temp_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_11"/></StgValue>
</operation>

<operation id="2501" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2157  %tempWeight_6_V_load_11 = load i8* %tempWeight_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_11"/></StgValue>
</operation>

<operation id="2502" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2176  %sext_ln1116_95 = sext i8 %temp_7_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_95"/></StgValue>
</operation>

<operation id="2503" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2181  %sext_ln1118_95 = sext i8 %tempWeight_7_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="2504" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2182  %mul_ln1118_95 = mul i16 %sext_ln1118_95, %sext_ln1116_95

]]></Node>
<StgValue><ssdm name="mul_ln1118_95"/></StgValue>
</operation>

<operation id="2505" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2183  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_95, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2506" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2184  %trunc_ln851_95 = trunc i16 %mul_ln1118_95 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_95"/></StgValue>
</operation>

<operation id="2507" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2185  %icmp_ln851_95 = icmp eq i6 %trunc_ln851_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_95"/></StgValue>
</operation>

<operation id="2508" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2186  %tmp_285 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_95, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2509" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2187  %tmp_286 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_95, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2510" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2188  %add_ln703_207 = add i5 1, %tmp_285

]]></Node>
<StgValue><ssdm name="add_ln703_207"/></StgValue>
</operation>

<operation id="2511" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2189  %select_ln851_95 = select i1 %icmp_ln851_95, i5 %tmp_286, i5 %add_ln703_207

]]></Node>
<StgValue><ssdm name="select_ln851_95"/></StgValue>
</operation>

<operation id="2512" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2190  %select_ln850_95 = select i1 %tmp_284, i5 %select_ln851_95, i5 %tmp_286

]]></Node>
<StgValue><ssdm name="select_ln850_95"/></StgValue>
</operation>

<operation id="2513" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2192  %add_ln33_80 = add i10 96, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_80"/></StgValue>
</operation>

<operation id="2514" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2193  %zext_ln33_95 = zext i10 %add_ln33_80 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_95"/></StgValue>
</operation>

<operation id="2515" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2194  %add_ln35_96 = add i13 %zext_ln33_95, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_96"/></StgValue>
</operation>

<operation id="2516" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2195  %lshr_ln1116_88 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_80, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_88"/></StgValue>
</operation>

<operation id="2517" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2196  %zext_ln1116_89 = zext i7 %lshr_ln1116_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_89"/></StgValue>
</operation>

<operation id="2518" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2197  %temp_0_V_addr_13 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_13"/></StgValue>
</operation>

<operation id="2519" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2198  %temp_0_V_load_12 = load i8* %temp_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_12"/></StgValue>
</operation>

<operation id="2520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2200  %lshr_ln1117_95 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_96, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_95"/></StgValue>
</operation>

<operation id="2521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2201  %zext_ln1117_96 = zext i10 %lshr_ln1117_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_96"/></StgValue>
</operation>

<operation id="2522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2202  %tempWeight_0_V_addr_13 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_96

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_13"/></StgValue>
</operation>

<operation id="2523" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2203  %tempWeight_0_V_load_12 = load i8* %tempWeight_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_12"/></StgValue>
</operation>

<operation id="2524" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2221  %temp_1_V_load_12 = load i8* %temp_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_12"/></StgValue>
</operation>

<operation id="2525" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2226  %tempWeight_1_V_load_12 = load i8* %tempWeight_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_12"/></StgValue>
</operation>

<operation id="2526" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2238  %add_ln33_82 = add i10 98, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_82"/></StgValue>
</operation>

<operation id="2527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2239  %zext_ln33_97 = zext i10 %add_ln33_82 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_97"/></StgValue>
</operation>

<operation id="2528" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2240  %add_ln35_98 = add i13 %zext_ln33_97, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_98"/></StgValue>
</operation>

<operation id="2529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2241  %lshr_ln1116_90 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_82, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_90"/></StgValue>
</operation>

<operation id="2530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2242  %zext_ln1116_91 = zext i7 %lshr_ln1116_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_91"/></StgValue>
</operation>

<operation id="2531" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2243  %temp_2_V_addr_13 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_13"/></StgValue>
</operation>

<operation id="2532" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2244  %temp_2_V_load_12 = load i8* %temp_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_12"/></StgValue>
</operation>

<operation id="2533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2246  %lshr_ln1117_97 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_98, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_97"/></StgValue>
</operation>

<operation id="2534" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2247  %zext_ln1117_98 = zext i10 %lshr_ln1117_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_98"/></StgValue>
</operation>

<operation id="2535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2248  %tempWeight_2_V_addr_13 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_98

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_13"/></StgValue>
</operation>

<operation id="2536" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2249  %tempWeight_2_V_load_12 = load i8* %tempWeight_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_12"/></StgValue>
</operation>

<operation id="2537" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2261  %add_ln33_83 = add i10 99, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_83"/></StgValue>
</operation>

<operation id="2538" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2262  %zext_ln33_98 = zext i10 %add_ln33_83 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_98"/></StgValue>
</operation>

<operation id="2539" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2263  %add_ln35_99 = add i13 %zext_ln33_98, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_99"/></StgValue>
</operation>

<operation id="2540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2264  %lshr_ln1116_91 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_83, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_91"/></StgValue>
</operation>

<operation id="2541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2265  %zext_ln1116_92 = zext i7 %lshr_ln1116_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_92"/></StgValue>
</operation>

<operation id="2542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2266  %temp_3_V_addr_13 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_13"/></StgValue>
</operation>

<operation id="2543" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2267  %temp_3_V_load_12 = load i8* %temp_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_12"/></StgValue>
</operation>

<operation id="2544" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2269  %lshr_ln1117_98 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_99, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_98"/></StgValue>
</operation>

<operation id="2545" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2270  %zext_ln1117_99 = zext i10 %lshr_ln1117_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_99"/></StgValue>
</operation>

<operation id="2546" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2271  %tempWeight_3_V_addr_13 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_99

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_13"/></StgValue>
</operation>

<operation id="2547" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2272  %tempWeight_3_V_load_12 = load i8* %tempWeight_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_12"/></StgValue>
</operation>

<operation id="2548" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2284  %add_ln33_84 = add i10 100, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_84"/></StgValue>
</operation>

<operation id="2549" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2285  %zext_ln33_99 = zext i10 %add_ln33_84 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_99"/></StgValue>
</operation>

<operation id="2550" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2286  %add_ln35_100 = add i13 %zext_ln33_99, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_100"/></StgValue>
</operation>

<operation id="2551" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2287  %lshr_ln1116_92 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_84, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_92"/></StgValue>
</operation>

<operation id="2552" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2288  %zext_ln1116_93 = zext i7 %lshr_ln1116_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_93"/></StgValue>
</operation>

<operation id="2553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2289  %temp_4_V_addr_13 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_13"/></StgValue>
</operation>

<operation id="2554" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2290  %temp_4_V_load_12 = load i8* %temp_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_12"/></StgValue>
</operation>

<operation id="2555" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2292  %lshr_ln1117_99 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_100, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_99"/></StgValue>
</operation>

<operation id="2556" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2293  %zext_ln1117_100 = zext i10 %lshr_ln1117_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_100"/></StgValue>
</operation>

<operation id="2557" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2294  %tempWeight_4_V_addr_13 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_100

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_13"/></StgValue>
</operation>

<operation id="2558" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2295  %tempWeight_4_V_load_12 = load i8* %tempWeight_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_12"/></StgValue>
</operation>

<operation id="2559" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2307  %add_ln33_85 = add i10 101, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_85"/></StgValue>
</operation>

<operation id="2560" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2308  %zext_ln33_100 = zext i10 %add_ln33_85 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_100"/></StgValue>
</operation>

<operation id="2561" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2309  %add_ln35_101 = add i13 %zext_ln33_100, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_101"/></StgValue>
</operation>

<operation id="2562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2310  %lshr_ln1116_93 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_85, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_93"/></StgValue>
</operation>

<operation id="2563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2311  %zext_ln1116_94 = zext i7 %lshr_ln1116_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_94"/></StgValue>
</operation>

<operation id="2564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2312  %temp_5_V_addr_13 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_94

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_13"/></StgValue>
</operation>

<operation id="2565" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2313  %temp_5_V_load_12 = load i8* %temp_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_12"/></StgValue>
</operation>

<operation id="2566" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2315  %lshr_ln1117_100 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_101, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_100"/></StgValue>
</operation>

<operation id="2567" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2316  %zext_ln1117_101 = zext i10 %lshr_ln1117_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_101"/></StgValue>
</operation>

<operation id="2568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2317  %tempWeight_5_V_addr_13 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_101

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_13"/></StgValue>
</operation>

<operation id="2569" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2318  %tempWeight_5_V_load_12 = load i8* %tempWeight_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_12"/></StgValue>
</operation>

<operation id="2570" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2330  %add_ln33_86 = add i10 102, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_86"/></StgValue>
</operation>

<operation id="2571" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2331  %zext_ln33_101 = zext i10 %add_ln33_86 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_101"/></StgValue>
</operation>

<operation id="2572" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2332  %add_ln35_102 = add i13 %zext_ln33_101, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_102"/></StgValue>
</operation>

<operation id="2573" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2333  %lshr_ln1116_94 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_86, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_94"/></StgValue>
</operation>

<operation id="2574" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2334  %zext_ln1116_95 = zext i7 %lshr_ln1116_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_95"/></StgValue>
</operation>

<operation id="2575" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2335  %temp_6_V_addr_13 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_95

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_13"/></StgValue>
</operation>

<operation id="2576" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2336  %temp_6_V_load_12 = load i8* %temp_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_12"/></StgValue>
</operation>

<operation id="2577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2338  %lshr_ln1117_101 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_102, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_101"/></StgValue>
</operation>

<operation id="2578" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2339  %zext_ln1117_102 = zext i10 %lshr_ln1117_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_102"/></StgValue>
</operation>

<operation id="2579" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2340  %tempWeight_6_V_addr_13 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_102

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_13"/></StgValue>
</operation>

<operation id="2580" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2341  %tempWeight_6_V_load_12 = load i8* %tempWeight_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_12"/></StgValue>
</operation>

<operation id="2581" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2353  %add_ln33_87 = add i10 103, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_87"/></StgValue>
</operation>

<operation id="2582" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2354  %zext_ln33_102 = zext i10 %add_ln33_87 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_102"/></StgValue>
</operation>

<operation id="2583" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2355  %add_ln35_103 = add i13 %zext_ln33_102, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_103"/></StgValue>
</operation>

<operation id="2584" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2356  %lshr_ln1116_95 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_87, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_95"/></StgValue>
</operation>

<operation id="2585" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2357  %zext_ln1116_96 = zext i7 %lshr_ln1116_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_96"/></StgValue>
</operation>

<operation id="2586" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2358  %temp_7_V_addr_13 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_96

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_13"/></StgValue>
</operation>

<operation id="2587" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2359  %temp_7_V_load_12 = load i8* %temp_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_12"/></StgValue>
</operation>

<operation id="2588" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2361  %lshr_ln1117_102 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_103, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_102"/></StgValue>
</operation>

<operation id="2589" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2362  %zext_ln1117_103 = zext i10 %lshr_ln1117_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_103"/></StgValue>
</operation>

<operation id="2590" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2363  %tempWeight_7_V_addr_13 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_103

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_13"/></StgValue>
</operation>

<operation id="2591" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2364  %tempWeight_7_V_load_12 = load i8* %tempWeight_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_12"/></StgValue>
</operation>

<operation id="2592" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2382  %temp_0_V_load_13 = load i8* %temp_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_13"/></StgValue>
</operation>

<operation id="2593" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2387  %tempWeight_0_V_load_13 = load i8* %tempWeight_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_13"/></StgValue>
</operation>

<operation id="2594" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2399  %add_ln33_89 = add i10 105, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_89"/></StgValue>
</operation>

<operation id="2595" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2400  %zext_ln33_104 = zext i10 %add_ln33_89 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_104"/></StgValue>
</operation>

<operation id="2596" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2401  %add_ln35_105 = add i13 %zext_ln33_104, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_105"/></StgValue>
</operation>

<operation id="2597" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2402  %lshr_ln1116_97 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_89, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_97"/></StgValue>
</operation>

<operation id="2598" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2403  %zext_ln1116_98 = zext i7 %lshr_ln1116_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_98"/></StgValue>
</operation>

<operation id="2599" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2404  %temp_1_V_addr_14 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_98

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_14"/></StgValue>
</operation>

<operation id="2600" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2405  %temp_1_V_load_13 = load i8* %temp_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_13"/></StgValue>
</operation>

<operation id="2601" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2407  %lshr_ln1117_104 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_105, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_104"/></StgValue>
</operation>

<operation id="2602" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2408  %zext_ln1117_105 = zext i10 %lshr_ln1117_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_105"/></StgValue>
</operation>

<operation id="2603" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2409  %tempWeight_1_V_addr_14 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_105

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_14"/></StgValue>
</operation>

<operation id="2604" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2410  %tempWeight_1_V_load_13 = load i8* %tempWeight_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_13"/></StgValue>
</operation>

<operation id="2605" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2422  %add_ln33_90 = add i10 106, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_90"/></StgValue>
</operation>

<operation id="2606" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2423  %zext_ln33_105 = zext i10 %add_ln33_90 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_105"/></StgValue>
</operation>

<operation id="2607" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2424  %add_ln35_106 = add i13 %zext_ln33_105, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_106"/></StgValue>
</operation>

<operation id="2608" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2425  %lshr_ln1116_98 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_90, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_98"/></StgValue>
</operation>

<operation id="2609" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2426  %zext_ln1116_99 = zext i7 %lshr_ln1116_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_99"/></StgValue>
</operation>

<operation id="2610" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2427  %temp_2_V_addr_14 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_99

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_14"/></StgValue>
</operation>

<operation id="2611" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2428  %temp_2_V_load_13 = load i8* %temp_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_13"/></StgValue>
</operation>

<operation id="2612" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2430  %lshr_ln1117_105 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_106, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_105"/></StgValue>
</operation>

<operation id="2613" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2431  %zext_ln1117_106 = zext i10 %lshr_ln1117_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_106"/></StgValue>
</operation>

<operation id="2614" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2432  %tempWeight_2_V_addr_14 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_106

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_14"/></StgValue>
</operation>

<operation id="2615" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2433  %tempWeight_2_V_load_13 = load i8* %tempWeight_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_13"/></StgValue>
</operation>

<operation id="2616" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2451  %temp_3_V_load_13 = load i8* %temp_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_13"/></StgValue>
</operation>

<operation id="2617" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2456  %tempWeight_3_V_load_13 = load i8* %tempWeight_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_13"/></StgValue>
</operation>

<operation id="2618" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2468  %add_ln33_92 = add i10 108, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_92"/></StgValue>
</operation>

<operation id="2619" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2469  %zext_ln33_107 = zext i10 %add_ln33_92 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_107"/></StgValue>
</operation>

<operation id="2620" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2470  %add_ln35_108 = add i13 %zext_ln33_107, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_108"/></StgValue>
</operation>

<operation id="2621" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2471  %lshr_ln1116_100 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_92, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_100"/></StgValue>
</operation>

<operation id="2622" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2472  %zext_ln1116_101 = zext i7 %lshr_ln1116_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_101"/></StgValue>
</operation>

<operation id="2623" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2473  %temp_4_V_addr_14 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_101

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_14"/></StgValue>
</operation>

<operation id="2624" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2474  %temp_4_V_load_13 = load i8* %temp_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_13"/></StgValue>
</operation>

<operation id="2625" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2476  %lshr_ln1117_107 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_108, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_107"/></StgValue>
</operation>

<operation id="2626" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2477  %zext_ln1117_108 = zext i10 %lshr_ln1117_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_108"/></StgValue>
</operation>

<operation id="2627" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2478  %tempWeight_4_V_addr_14 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_108

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_14"/></StgValue>
</operation>

<operation id="2628" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2479  %tempWeight_4_V_load_13 = load i8* %tempWeight_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_13"/></StgValue>
</operation>

<operation id="2629" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2491  %add_ln33_93 = add i10 109, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_93"/></StgValue>
</operation>

<operation id="2630" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2492  %zext_ln33_108 = zext i10 %add_ln33_93 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_108"/></StgValue>
</operation>

<operation id="2631" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2493  %add_ln35_109 = add i13 %zext_ln33_108, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_109"/></StgValue>
</operation>

<operation id="2632" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2494  %lshr_ln1116_101 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_93, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_101"/></StgValue>
</operation>

<operation id="2633" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2495  %zext_ln1116_102 = zext i7 %lshr_ln1116_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_102"/></StgValue>
</operation>

<operation id="2634" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2496  %temp_5_V_addr_14 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_102

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_14"/></StgValue>
</operation>

<operation id="2635" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2497  %temp_5_V_load_13 = load i8* %temp_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_13"/></StgValue>
</operation>

<operation id="2636" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2499  %lshr_ln1117_108 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_109, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_108"/></StgValue>
</operation>

<operation id="2637" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2500  %zext_ln1117_109 = zext i10 %lshr_ln1117_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_109"/></StgValue>
</operation>

<operation id="2638" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2501  %tempWeight_5_V_addr_14 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_109

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_14"/></StgValue>
</operation>

<operation id="2639" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2502  %tempWeight_5_V_load_13 = load i8* %tempWeight_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_13"/></StgValue>
</operation>

<operation id="2640" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:2514  %add_ln33_94 = add i10 110, %i3_0_0

]]></Node>
<StgValue><ssdm name="add_ln33_94"/></StgValue>
</operation>

<operation id="2641" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:2515  %zext_ln33_109 = zext i10 %add_ln33_94 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_109"/></StgValue>
</operation>

<operation id="2642" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2516  %add_ln35_110 = add i13 %zext_ln33_109, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_110"/></StgValue>
</operation>

<operation id="2643" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2517  %lshr_ln1116_102 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_94, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_102"/></StgValue>
</operation>

<operation id="2644" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2518  %zext_ln1116_103 = zext i7 %lshr_ln1116_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_103"/></StgValue>
</operation>

<operation id="2645" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2519  %temp_6_V_addr_14 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_103

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_14"/></StgValue>
</operation>

<operation id="2646" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2520  %temp_6_V_load_13 = load i8* %temp_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_13"/></StgValue>
</operation>

<operation id="2647" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2522  %lshr_ln1117_109 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_110, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_109"/></StgValue>
</operation>

<operation id="2648" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:2523  %zext_ln1117_110 = zext i10 %lshr_ln1117_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_110"/></StgValue>
</operation>

<operation id="2649" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2524  %tempWeight_6_V_addr_14 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_110

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_14"/></StgValue>
</operation>

<operation id="2650" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2525  %tempWeight_6_V_load_13 = load i8* %tempWeight_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_13"/></StgValue>
</operation>

<operation id="2651" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2543  %temp_7_V_load_13 = load i8* %temp_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_13"/></StgValue>
</operation>

<operation id="2652" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2548  %tempWeight_7_V_load_13 = load i8* %tempWeight_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_13"/></StgValue>
</operation>

<operation id="2653" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2602  %add_ln703_42 = add i8 %shl_ln703_44, %shl_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="2654" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2604  %add_ln703_44 = add i8 %add_ln703_43, %add_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="2655" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2607  %add_ln703_47 = add i8 %add_ln703_46, %shl_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="2656" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2608  %add_ln703_48 = add i8 %shl_ln703_51, %shl_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="2657" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2610  %add_ln703_50 = add i8 %add_ln703_49, %add_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="2658" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2611  %add_ln703_51 = add i8 %add_ln703_50, %add_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="2659" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2615  %add_ln703_55 = add i8 %shl_ln703_56, %shl_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="2660" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2616  %add_ln703_56 = add i8 %add_ln703_55, %shl_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="2661" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2617  %add_ln703_57 = add i8 %shl_ln703_58, %shl_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="2662" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2619  %add_ln703_59 = add i8 %add_ln703_58, %add_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="2663" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2621  %add_ln703_61 = add i8 %shl_ln703_63, %shl_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="2664" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2624  %add_ln703_64 = add i8 %shl_ln703_67, %shl_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="2665" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2634  %add_ln703_74 = add i8 %shl_ln703_77, %shl_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln703_74"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2666" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1455  %shl_ln703_62 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_63, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_62"/></StgValue>
</operation>

<operation id="2667" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1524  %shl_ln703_65 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_66, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_65"/></StgValue>
</operation>

<operation id="2668" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1547  %shl_ln703_66 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_67, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_66"/></StgValue>
</operation>

<operation id="2669" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1616  %shl_ln703_69 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_70, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_69"/></StgValue>
</operation>

<operation id="2670" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1639  %shl_ln703_70 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_71, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_70"/></StgValue>
</operation>

<operation id="2671" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1662  %shl_ln703_71 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_72, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_71"/></StgValue>
</operation>

<operation id="2672" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1716  %sext_ln1116_75 = sext i8 %temp_3_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_75"/></StgValue>
</operation>

<operation id="2673" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1721  %sext_ln1118_75 = sext i8 %tempWeight_3_V_load_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="2674" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1722  %mul_ln1118_75 = mul i16 %sext_ln1118_75, %sext_ln1116_75

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="2675" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1723  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_75, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2676" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1724  %trunc_ln851_75 = trunc i16 %mul_ln1118_75 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_75"/></StgValue>
</operation>

<operation id="2677" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1725  %icmp_ln851_75 = icmp eq i6 %trunc_ln851_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_75"/></StgValue>
</operation>

<operation id="2678" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1726  %tmp_225 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_75, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2679" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1727  %tmp_226 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_75, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2680" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1728  %add_ln703_187 = add i5 1, %tmp_225

]]></Node>
<StgValue><ssdm name="add_ln703_187"/></StgValue>
</operation>

<operation id="2681" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1729  %select_ln851_75 = select i1 %icmp_ln851_75, i5 %tmp_226, i5 %add_ln703_187

]]></Node>
<StgValue><ssdm name="select_ln851_75"/></StgValue>
</operation>

<operation id="2682" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1730  %select_ln850_75 = select i1 %tmp_224, i5 %select_ln851_75, i5 %tmp_226

]]></Node>
<StgValue><ssdm name="select_ln850_75"/></StgValue>
</operation>

<operation id="2683" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1731  %shl_ln703_74 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_75, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_74"/></StgValue>
</operation>

<operation id="2684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1831  %sext_ln1116_80 = sext i8 %temp_0_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_80"/></StgValue>
</operation>

<operation id="2685" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1836  %sext_ln1118_80 = sext i8 %tempWeight_0_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="2686" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1837  %mul_ln1118_80 = mul i16 %sext_ln1118_80, %sext_ln1116_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_80"/></StgValue>
</operation>

<operation id="2687" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1838  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_80, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2688" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1839  %trunc_ln851_80 = trunc i16 %mul_ln1118_80 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_80"/></StgValue>
</operation>

<operation id="2689" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1840  %icmp_ln851_80 = icmp eq i6 %trunc_ln851_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_80"/></StgValue>
</operation>

<operation id="2690" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1841  %tmp_240 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_80, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2691" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1842  %tmp_241 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_80, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2692" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1843  %add_ln703_192 = add i5 1, %tmp_240

]]></Node>
<StgValue><ssdm name="add_ln703_192"/></StgValue>
</operation>

<operation id="2693" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1844  %select_ln851_80 = select i1 %icmp_ln851_80, i5 %tmp_241, i5 %add_ln703_192

]]></Node>
<StgValue><ssdm name="select_ln851_80"/></StgValue>
</operation>

<operation id="2694" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1845  %select_ln850_80 = select i1 %tmp_239, i5 %select_ln851_80, i5 %tmp_241

]]></Node>
<StgValue><ssdm name="select_ln850_80"/></StgValue>
</operation>

<operation id="2695" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1877  %sext_ln1116_82 = sext i8 %temp_2_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_82"/></StgValue>
</operation>

<operation id="2696" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1882  %sext_ln1118_82 = sext i8 %tempWeight_2_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="2697" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1883  %mul_ln1118_82 = mul i16 %sext_ln1118_82, %sext_ln1116_82

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="2698" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1884  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_82, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2699" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1885  %trunc_ln851_82 = trunc i16 %mul_ln1118_82 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_82"/></StgValue>
</operation>

<operation id="2700" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1886  %icmp_ln851_82 = icmp eq i6 %trunc_ln851_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_82"/></StgValue>
</operation>

<operation id="2701" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1887  %tmp_246 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_82, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2702" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1888  %tmp_247 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_82, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2703" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1889  %add_ln703_194 = add i5 1, %tmp_246

]]></Node>
<StgValue><ssdm name="add_ln703_194"/></StgValue>
</operation>

<operation id="2704" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1890  %select_ln851_82 = select i1 %icmp_ln851_82, i5 %tmp_247, i5 %add_ln703_194

]]></Node>
<StgValue><ssdm name="select_ln851_82"/></StgValue>
</operation>

<operation id="2705" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1891  %select_ln850_82 = select i1 %tmp_245, i5 %select_ln851_82, i5 %tmp_247

]]></Node>
<StgValue><ssdm name="select_ln850_82"/></StgValue>
</operation>

<operation id="2706" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1892  %shl_ln703_81 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_82, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_81"/></StgValue>
</operation>

<operation id="2707" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1923  %sext_ln1116_84 = sext i8 %temp_4_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_84"/></StgValue>
</operation>

<operation id="2708" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1928  %sext_ln1118_84 = sext i8 %tempWeight_4_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="2709" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1929  %mul_ln1118_84 = mul i16 %sext_ln1118_84, %sext_ln1116_84

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="2710" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1930  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_84, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2711" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1931  %trunc_ln851_84 = trunc i16 %mul_ln1118_84 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_84"/></StgValue>
</operation>

<operation id="2712" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1932  %icmp_ln851_84 = icmp eq i6 %trunc_ln851_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_84"/></StgValue>
</operation>

<operation id="2713" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1933  %tmp_252 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_84, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2714" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1934  %tmp_253 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_84, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2715" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1935  %add_ln703_196 = add i5 1, %tmp_252

]]></Node>
<StgValue><ssdm name="add_ln703_196"/></StgValue>
</operation>

<operation id="2716" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1936  %select_ln851_84 = select i1 %icmp_ln851_84, i5 %tmp_253, i5 %add_ln703_196

]]></Node>
<StgValue><ssdm name="select_ln851_84"/></StgValue>
</operation>

<operation id="2717" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1937  %select_ln850_84 = select i1 %tmp_251, i5 %select_ln851_84, i5 %tmp_253

]]></Node>
<StgValue><ssdm name="select_ln850_84"/></StgValue>
</operation>

<operation id="2718" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1969  %sext_ln1116_86 = sext i8 %temp_6_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_86"/></StgValue>
</operation>

<operation id="2719" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1974  %sext_ln1118_86 = sext i8 %tempWeight_6_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="2720" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1975  %mul_ln1118_86 = mul i16 %sext_ln1118_86, %sext_ln1116_86

]]></Node>
<StgValue><ssdm name="mul_ln1118_86"/></StgValue>
</operation>

<operation id="2721" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1976  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_86, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2722" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1977  %trunc_ln851_86 = trunc i16 %mul_ln1118_86 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_86"/></StgValue>
</operation>

<operation id="2723" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1978  %icmp_ln851_86 = icmp eq i6 %trunc_ln851_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_86"/></StgValue>
</operation>

<operation id="2724" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1979  %tmp_258 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_86, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2725" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1980  %tmp_259 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_86, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2726" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1981  %add_ln703_198 = add i5 1, %tmp_258

]]></Node>
<StgValue><ssdm name="add_ln703_198"/></StgValue>
</operation>

<operation id="2727" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1982  %select_ln851_86 = select i1 %icmp_ln851_86, i5 %tmp_259, i5 %add_ln703_198

]]></Node>
<StgValue><ssdm name="select_ln851_86"/></StgValue>
</operation>

<operation id="2728" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1983  %select_ln850_86 = select i1 %tmp_257, i5 %select_ln851_86, i5 %tmp_259

]]></Node>
<StgValue><ssdm name="select_ln850_86"/></StgValue>
</operation>

<operation id="2729" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1984  %shl_ln703_85 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_86, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_85"/></StgValue>
</operation>

<operation id="2730" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1992  %sext_ln1116_87 = sext i8 %temp_7_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_87"/></StgValue>
</operation>

<operation id="2731" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1997  %sext_ln1118_87 = sext i8 %tempWeight_7_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="2732" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1998  %mul_ln1118_87 = mul i16 %sext_ln1118_87, %sext_ln1116_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_87"/></StgValue>
</operation>

<operation id="2733" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1999  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_87, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2734" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2000  %trunc_ln851_87 = trunc i16 %mul_ln1118_87 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_87"/></StgValue>
</operation>

<operation id="2735" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2001  %icmp_ln851_87 = icmp eq i6 %trunc_ln851_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_87"/></StgValue>
</operation>

<operation id="2736" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2002  %tmp_261 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_87, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2737" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2003  %tmp_262 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_87, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2738" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2004  %add_ln703_199 = add i5 1, %tmp_261

]]></Node>
<StgValue><ssdm name="add_ln703_199"/></StgValue>
</operation>

<operation id="2739" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2005  %select_ln851_87 = select i1 %icmp_ln851_87, i5 %tmp_262, i5 %add_ln703_199

]]></Node>
<StgValue><ssdm name="select_ln851_87"/></StgValue>
</operation>

<operation id="2740" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2006  %select_ln850_87 = select i1 %tmp_260, i5 %select_ln851_87, i5 %tmp_262

]]></Node>
<StgValue><ssdm name="select_ln850_87"/></StgValue>
</operation>

<operation id="2741" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2061  %sext_ln1116_90 = sext i8 %temp_2_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_90"/></StgValue>
</operation>

<operation id="2742" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2066  %sext_ln1118_90 = sext i8 %tempWeight_2_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="2743" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2067  %mul_ln1118_90 = mul i16 %sext_ln1118_90, %sext_ln1116_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_90"/></StgValue>
</operation>

<operation id="2744" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2068  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_90, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2745" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2069  %trunc_ln851_90 = trunc i16 %mul_ln1118_90 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_90"/></StgValue>
</operation>

<operation id="2746" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2070  %icmp_ln851_90 = icmp eq i6 %trunc_ln851_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_90"/></StgValue>
</operation>

<operation id="2747" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2071  %tmp_270 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_90, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2748" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2072  %tmp_271 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_90, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2749" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2073  %add_ln703_202 = add i5 1, %tmp_270

]]></Node>
<StgValue><ssdm name="add_ln703_202"/></StgValue>
</operation>

<operation id="2750" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2074  %select_ln851_90 = select i1 %icmp_ln851_90, i5 %tmp_271, i5 %add_ln703_202

]]></Node>
<StgValue><ssdm name="select_ln851_90"/></StgValue>
</operation>

<operation id="2751" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2075  %select_ln850_90 = select i1 %tmp_269, i5 %select_ln851_90, i5 %tmp_271

]]></Node>
<StgValue><ssdm name="select_ln850_90"/></StgValue>
</operation>

<operation id="2752" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2076  %shl_ln703_89 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_90, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_89"/></StgValue>
</operation>

<operation id="2753" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2130  %sext_ln1116_93 = sext i8 %temp_5_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_93"/></StgValue>
</operation>

<operation id="2754" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2135  %sext_ln1118_93 = sext i8 %tempWeight_5_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="2755" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2136  %mul_ln1118_93 = mul i16 %sext_ln1118_93, %sext_ln1116_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_93"/></StgValue>
</operation>

<operation id="2756" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2137  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_93, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2757" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2138  %trunc_ln851_93 = trunc i16 %mul_ln1118_93 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_93"/></StgValue>
</operation>

<operation id="2758" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2139  %icmp_ln851_93 = icmp eq i6 %trunc_ln851_93, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_93"/></StgValue>
</operation>

<operation id="2759" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2140  %tmp_279 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_93, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2760" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2141  %tmp_280 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_93, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2761" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2142  %add_ln703_205 = add i5 1, %tmp_279

]]></Node>
<StgValue><ssdm name="add_ln703_205"/></StgValue>
</operation>

<operation id="2762" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2143  %select_ln851_93 = select i1 %icmp_ln851_93, i5 %tmp_280, i5 %add_ln703_205

]]></Node>
<StgValue><ssdm name="select_ln851_93"/></StgValue>
</operation>

<operation id="2763" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2144  %select_ln850_93 = select i1 %tmp_278, i5 %select_ln851_93, i5 %tmp_280

]]></Node>
<StgValue><ssdm name="select_ln850_93"/></StgValue>
</operation>

<operation id="2764" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2145  %shl_ln703_92 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_93, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_92"/></StgValue>
</operation>

<operation id="2765" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2153  %sext_ln1116_94 = sext i8 %temp_6_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_94"/></StgValue>
</operation>

<operation id="2766" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2158  %sext_ln1118_94 = sext i8 %tempWeight_6_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="2767" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2159  %mul_ln1118_94 = mul i16 %sext_ln1118_94, %sext_ln1116_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_94"/></StgValue>
</operation>

<operation id="2768" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2160  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_94, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2769" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2161  %trunc_ln851_94 = trunc i16 %mul_ln1118_94 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_94"/></StgValue>
</operation>

<operation id="2770" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2162  %icmp_ln851_94 = icmp eq i6 %trunc_ln851_94, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_94"/></StgValue>
</operation>

<operation id="2771" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2163  %tmp_282 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_94, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2772" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2164  %tmp_283 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_94, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2773" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2165  %add_ln703_206 = add i5 1, %tmp_282

]]></Node>
<StgValue><ssdm name="add_ln703_206"/></StgValue>
</operation>

<operation id="2774" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2166  %select_ln851_94 = select i1 %icmp_ln851_94, i5 %tmp_283, i5 %add_ln703_206

]]></Node>
<StgValue><ssdm name="select_ln851_94"/></StgValue>
</operation>

<operation id="2775" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2167  %select_ln850_94 = select i1 %tmp_281, i5 %select_ln851_94, i5 %tmp_283

]]></Node>
<StgValue><ssdm name="select_ln850_94"/></StgValue>
</operation>

<operation id="2776" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2198  %temp_0_V_load_12 = load i8* %temp_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_12"/></StgValue>
</operation>

<operation id="2777" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2203  %tempWeight_0_V_load_12 = load i8* %tempWeight_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_12"/></StgValue>
</operation>

<operation id="2778" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2222  %sext_ln1116_97 = sext i8 %temp_1_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_97"/></StgValue>
</operation>

<operation id="2779" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2227  %sext_ln1118_97 = sext i8 %tempWeight_1_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="2780" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2228  %mul_ln1118_97 = mul i16 %sext_ln1118_97, %sext_ln1116_97

]]></Node>
<StgValue><ssdm name="mul_ln1118_97"/></StgValue>
</operation>

<operation id="2781" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2229  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_97, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2782" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2230  %trunc_ln851_97 = trunc i16 %mul_ln1118_97 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_97"/></StgValue>
</operation>

<operation id="2783" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2231  %icmp_ln851_97 = icmp eq i6 %trunc_ln851_97, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_97"/></StgValue>
</operation>

<operation id="2784" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2232  %tmp_291 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_97, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2785" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2233  %tmp_292 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_97, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2786" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2234  %add_ln703_209 = add i5 1, %tmp_291

]]></Node>
<StgValue><ssdm name="add_ln703_209"/></StgValue>
</operation>

<operation id="2787" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2235  %select_ln851_97 = select i1 %icmp_ln851_97, i5 %tmp_292, i5 %add_ln703_209

]]></Node>
<StgValue><ssdm name="select_ln851_97"/></StgValue>
</operation>

<operation id="2788" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2236  %select_ln850_97 = select i1 %tmp_290, i5 %select_ln851_97, i5 %tmp_292

]]></Node>
<StgValue><ssdm name="select_ln850_97"/></StgValue>
</operation>

<operation id="2789" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2237  %shl_ln703_96 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_97, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_96"/></StgValue>
</operation>

<operation id="2790" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2244  %temp_2_V_load_12 = load i8* %temp_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_12"/></StgValue>
</operation>

<operation id="2791" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2249  %tempWeight_2_V_load_12 = load i8* %tempWeight_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_12"/></StgValue>
</operation>

<operation id="2792" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2267  %temp_3_V_load_12 = load i8* %temp_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_12"/></StgValue>
</operation>

<operation id="2793" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2272  %tempWeight_3_V_load_12 = load i8* %tempWeight_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_12"/></StgValue>
</operation>

<operation id="2794" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2290  %temp_4_V_load_12 = load i8* %temp_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_12"/></StgValue>
</operation>

<operation id="2795" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2295  %tempWeight_4_V_load_12 = load i8* %tempWeight_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_12"/></StgValue>
</operation>

<operation id="2796" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2313  %temp_5_V_load_12 = load i8* %temp_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_12"/></StgValue>
</operation>

<operation id="2797" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2318  %tempWeight_5_V_load_12 = load i8* %tempWeight_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_12"/></StgValue>
</operation>

<operation id="2798" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2336  %temp_6_V_load_12 = load i8* %temp_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_12"/></StgValue>
</operation>

<operation id="2799" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2341  %tempWeight_6_V_load_12 = load i8* %tempWeight_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_12"/></StgValue>
</operation>

<operation id="2800" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2359  %temp_7_V_load_12 = load i8* %temp_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_12"/></StgValue>
</operation>

<operation id="2801" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2364  %tempWeight_7_V_load_12 = load i8* %tempWeight_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_12"/></StgValue>
</operation>

<operation id="2802" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2383  %sext_ln1116_104 = sext i8 %temp_0_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_104"/></StgValue>
</operation>

<operation id="2803" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2388  %sext_ln1118_104 = sext i8 %tempWeight_0_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="2804" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2389  %mul_ln1118_104 = mul i16 %sext_ln1118_104, %sext_ln1116_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="2805" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2390  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_104, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2391  %trunc_ln851_104 = trunc i16 %mul_ln1118_104 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_104"/></StgValue>
</operation>

<operation id="2807" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2392  %icmp_ln851_104 = icmp eq i6 %trunc_ln851_104, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_104"/></StgValue>
</operation>

<operation id="2808" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2393  %tmp_312 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_104, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2394  %tmp_313 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_104, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2810" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2395  %add_ln703_216 = add i5 1, %tmp_312

]]></Node>
<StgValue><ssdm name="add_ln703_216"/></StgValue>
</operation>

<operation id="2811" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2396  %select_ln851_104 = select i1 %icmp_ln851_104, i5 %tmp_313, i5 %add_ln703_216

]]></Node>
<StgValue><ssdm name="select_ln851_104"/></StgValue>
</operation>

<operation id="2812" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2397  %select_ln850_104 = select i1 %tmp_311, i5 %select_ln851_104, i5 %tmp_313

]]></Node>
<StgValue><ssdm name="select_ln850_104"/></StgValue>
</operation>

<operation id="2813" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2398  %shl_ln703_103 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_104, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_103"/></StgValue>
</operation>

<operation id="2814" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2405  %temp_1_V_load_13 = load i8* %temp_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_13"/></StgValue>
</operation>

<operation id="2815" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2410  %tempWeight_1_V_load_13 = load i8* %tempWeight_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_13"/></StgValue>
</operation>

<operation id="2816" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2428  %temp_2_V_load_13 = load i8* %temp_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_13"/></StgValue>
</operation>

<operation id="2817" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2433  %tempWeight_2_V_load_13 = load i8* %tempWeight_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_13"/></StgValue>
</operation>

<operation id="2818" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2452  %sext_ln1116_107 = sext i8 %temp_3_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_107"/></StgValue>
</operation>

<operation id="2819" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2457  %sext_ln1118_107 = sext i8 %tempWeight_3_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="2820" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2458  %mul_ln1118_107 = mul i16 %sext_ln1118_107, %sext_ln1116_107

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="2821" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2459  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_107, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2822" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2460  %trunc_ln851_107 = trunc i16 %mul_ln1118_107 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_107"/></StgValue>
</operation>

<operation id="2823" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2461  %icmp_ln851_107 = icmp eq i6 %trunc_ln851_107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_107"/></StgValue>
</operation>

<operation id="2824" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2462  %tmp_321 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_107, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2825" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2463  %tmp_322 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_107, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2826" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2464  %add_ln703_219 = add i5 1, %tmp_321

]]></Node>
<StgValue><ssdm name="add_ln703_219"/></StgValue>
</operation>

<operation id="2827" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2465  %select_ln851_107 = select i1 %icmp_ln851_107, i5 %tmp_322, i5 %add_ln703_219

]]></Node>
<StgValue><ssdm name="select_ln851_107"/></StgValue>
</operation>

<operation id="2828" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2466  %select_ln850_107 = select i1 %tmp_320, i5 %select_ln851_107, i5 %tmp_322

]]></Node>
<StgValue><ssdm name="select_ln850_107"/></StgValue>
</operation>

<operation id="2829" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2467  %shl_ln703_106 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_107, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_106"/></StgValue>
</operation>

<operation id="2830" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2474  %temp_4_V_load_13 = load i8* %temp_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_13"/></StgValue>
</operation>

<operation id="2831" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2479  %tempWeight_4_V_load_13 = load i8* %tempWeight_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_13"/></StgValue>
</operation>

<operation id="2832" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2497  %temp_5_V_load_13 = load i8* %temp_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_13"/></StgValue>
</operation>

<operation id="2833" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2502  %tempWeight_5_V_load_13 = load i8* %tempWeight_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_13"/></StgValue>
</operation>

<operation id="2834" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:2520  %temp_6_V_load_13 = load i8* %temp_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_13"/></StgValue>
</operation>

<operation id="2835" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:2525  %tempWeight_6_V_load_13 = load i8* %tempWeight_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_13"/></StgValue>
</operation>

<operation id="2836" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2544  %sext_ln1116_111 = sext i8 %temp_7_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_111"/></StgValue>
</operation>

<operation id="2837" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2549  %sext_ln1118_111 = sext i8 %tempWeight_7_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="2838" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2550  %mul_ln1118_111 = mul i16 %sext_ln1118_111, %sext_ln1116_111

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="2839" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2551  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_111, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2840" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2552  %trunc_ln851_111 = trunc i16 %mul_ln1118_111 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_111"/></StgValue>
</operation>

<operation id="2841" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2553  %icmp_ln851_111 = icmp eq i6 %trunc_ln851_111, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_111"/></StgValue>
</operation>

<operation id="2842" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2554  %tmp_333 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_111, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2843" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2555  %tmp_334 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_111, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2844" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2556  %add_ln703_223 = add i5 1, %tmp_333

]]></Node>
<StgValue><ssdm name="add_ln703_223"/></StgValue>
</operation>

<operation id="2845" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2557  %select_ln851_111 = select i1 %icmp_ln851_111, i5 %tmp_334, i5 %add_ln703_223

]]></Node>
<StgValue><ssdm name="select_ln851_111"/></StgValue>
</operation>

<operation id="2846" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2558  %select_ln850_111 = select i1 %tmp_332, i5 %select_ln851_111, i5 %tmp_334

]]></Node>
<StgValue><ssdm name="select_ln850_111"/></StgValue>
</operation>

<operation id="2847" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2559  %shl_ln703_110 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_111, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_110"/></StgValue>
</operation>

<operation id="2848" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2599  %add_ln703_39 = add i8 %add_ln703_38, %add_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="2849" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2605  %add_ln703_45 = add i8 %add_ln703_44, %add_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="2850" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2612  %add_ln703_52 = add i8 %add_ln703_51, %add_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="2851" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2613  %add_ln703_53 = add i8 %add_ln703_52, %add_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="2852" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2622  %add_ln703_62 = add i8 %add_ln703_61, %shl_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="2853" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2623  %add_ln703_63 = add i8 %shl_ln703_65, %shl_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="2854" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2625  %add_ln703_65 = add i8 %add_ln703_64, %add_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="2855" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2626  %add_ln703_66 = add i8 %add_ln703_65, %add_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="2856" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2628  %add_ln703_68 = add i8 %shl_ln703_70, %shl_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="2857" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2629  %add_ln703_69 = add i8 %add_ln703_68, %shl_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="2858" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2631  %add_ln703_71 = add i8 %shl_ln703_74, %shl_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="2859" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2637  %add_ln703_77 = add i8 %shl_ln703_81, %shl_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2860" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1685  %shl_ln703_72 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_73, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_72"/></StgValue>
</operation>

<operation id="2861" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1708  %shl_ln703_73 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_74, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_73"/></StgValue>
</operation>

<operation id="2862" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1777  %shl_ln703_76 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_77, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_76"/></StgValue>
</operation>

<operation id="2863" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1846  %shl_ln703_79 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_80, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_79"/></StgValue>
</operation>

<operation id="2864" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1869  %shl_ln703_80 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_81, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_80"/></StgValue>
</operation>

<operation id="2865" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1946  %sext_ln1116_85 = sext i8 %temp_5_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_85"/></StgValue>
</operation>

<operation id="2866" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1951  %sext_ln1118_85 = sext i8 %tempWeight_5_V_load_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="2867" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1952  %mul_ln1118_85 = mul i16 %sext_ln1118_85, %sext_ln1116_85

]]></Node>
<StgValue><ssdm name="mul_ln1118_85"/></StgValue>
</operation>

<operation id="2868" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1953  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_85, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2869" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:1954  %trunc_ln851_85 = trunc i16 %mul_ln1118_85 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_85"/></StgValue>
</operation>

<operation id="2870" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1955  %icmp_ln851_85 = icmp eq i6 %trunc_ln851_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_85"/></StgValue>
</operation>

<operation id="2871" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1956  %tmp_255 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_85, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2872" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1957  %tmp_256 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_85, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2873" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:1958  %add_ln703_197 = add i5 1, %tmp_255

]]></Node>
<StgValue><ssdm name="add_ln703_197"/></StgValue>
</operation>

<operation id="2874" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1959  %select_ln851_85 = select i1 %icmp_ln851_85, i5 %tmp_256, i5 %add_ln703_197

]]></Node>
<StgValue><ssdm name="select_ln851_85"/></StgValue>
</operation>

<operation id="2875" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1960  %select_ln850_85 = select i1 %tmp_254, i5 %select_ln851_85, i5 %tmp_256

]]></Node>
<StgValue><ssdm name="select_ln850_85"/></StgValue>
</operation>

<operation id="2876" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1961  %shl_ln703_84 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_85, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_84"/></StgValue>
</operation>

<operation id="2877" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2038  %sext_ln1116_89 = sext i8 %temp_1_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_89"/></StgValue>
</operation>

<operation id="2878" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2043  %sext_ln1118_89 = sext i8 %tempWeight_1_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="2879" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2044  %mul_ln1118_89 = mul i16 %sext_ln1118_89, %sext_ln1116_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_89"/></StgValue>
</operation>

<operation id="2880" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2045  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_89, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2881" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2046  %trunc_ln851_89 = trunc i16 %mul_ln1118_89 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_89"/></StgValue>
</operation>

<operation id="2882" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2047  %icmp_ln851_89 = icmp eq i6 %trunc_ln851_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_89"/></StgValue>
</operation>

<operation id="2883" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2048  %tmp_267 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_89, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2884" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2049  %tmp_268 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_89, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2885" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2050  %add_ln703_201 = add i5 1, %tmp_267

]]></Node>
<StgValue><ssdm name="add_ln703_201"/></StgValue>
</operation>

<operation id="2886" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2051  %select_ln851_89 = select i1 %icmp_ln851_89, i5 %tmp_268, i5 %add_ln703_201

]]></Node>
<StgValue><ssdm name="select_ln851_89"/></StgValue>
</operation>

<operation id="2887" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2052  %select_ln850_89 = select i1 %tmp_266, i5 %select_ln851_89, i5 %tmp_268

]]></Node>
<StgValue><ssdm name="select_ln850_89"/></StgValue>
</operation>

<operation id="2888" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2053  %shl_ln703_88 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_89, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_88"/></StgValue>
</operation>

<operation id="2889" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2107  %sext_ln1116_92 = sext i8 %temp_4_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_92"/></StgValue>
</operation>

<operation id="2890" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2112  %sext_ln1118_92 = sext i8 %tempWeight_4_V_load_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="2891" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2113  %mul_ln1118_92 = mul i16 %sext_ln1118_92, %sext_ln1116_92

]]></Node>
<StgValue><ssdm name="mul_ln1118_92"/></StgValue>
</operation>

<operation id="2892" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2114  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_92, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2893" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2115  %trunc_ln851_92 = trunc i16 %mul_ln1118_92 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_92"/></StgValue>
</operation>

<operation id="2894" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2116  %icmp_ln851_92 = icmp eq i6 %trunc_ln851_92, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_92"/></StgValue>
</operation>

<operation id="2895" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2117  %tmp_276 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_92, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2896" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2118  %tmp_277 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_92, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2897" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2119  %add_ln703_204 = add i5 1, %tmp_276

]]></Node>
<StgValue><ssdm name="add_ln703_204"/></StgValue>
</operation>

<operation id="2898" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2120  %select_ln851_92 = select i1 %icmp_ln851_92, i5 %tmp_277, i5 %add_ln703_204

]]></Node>
<StgValue><ssdm name="select_ln851_92"/></StgValue>
</operation>

<operation id="2899" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2121  %select_ln850_92 = select i1 %tmp_275, i5 %select_ln851_92, i5 %tmp_277

]]></Node>
<StgValue><ssdm name="select_ln850_92"/></StgValue>
</operation>

<operation id="2900" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2122  %shl_ln703_91 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_92, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_91"/></StgValue>
</operation>

<operation id="2901" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2199  %sext_ln1116_96 = sext i8 %temp_0_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_96"/></StgValue>
</operation>

<operation id="2902" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2204  %sext_ln1118_96 = sext i8 %tempWeight_0_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="2903" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2205  %mul_ln1118_96 = mul i16 %sext_ln1118_96, %sext_ln1116_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_96"/></StgValue>
</operation>

<operation id="2904" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2206  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_96, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2905" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2207  %trunc_ln851_96 = trunc i16 %mul_ln1118_96 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_96"/></StgValue>
</operation>

<operation id="2906" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2208  %icmp_ln851_96 = icmp eq i6 %trunc_ln851_96, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_96"/></StgValue>
</operation>

<operation id="2907" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2209  %tmp_288 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_96, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2908" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2210  %tmp_289 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_96, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2909" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2211  %add_ln703_208 = add i5 1, %tmp_288

]]></Node>
<StgValue><ssdm name="add_ln703_208"/></StgValue>
</operation>

<operation id="2910" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2212  %select_ln851_96 = select i1 %icmp_ln851_96, i5 %tmp_289, i5 %add_ln703_208

]]></Node>
<StgValue><ssdm name="select_ln851_96"/></StgValue>
</operation>

<operation id="2911" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2213  %select_ln850_96 = select i1 %tmp_287, i5 %select_ln851_96, i5 %tmp_289

]]></Node>
<StgValue><ssdm name="select_ln850_96"/></StgValue>
</operation>

<operation id="2912" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2214  %shl_ln703_95 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_96, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_95"/></StgValue>
</operation>

<operation id="2913" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2245  %sext_ln1116_98 = sext i8 %temp_2_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_98"/></StgValue>
</operation>

<operation id="2914" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2250  %sext_ln1118_98 = sext i8 %tempWeight_2_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="2915" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2251  %mul_ln1118_98 = mul i16 %sext_ln1118_98, %sext_ln1116_98

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="2916" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2252  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_98, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2917" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2253  %trunc_ln851_98 = trunc i16 %mul_ln1118_98 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_98"/></StgValue>
</operation>

<operation id="2918" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2254  %icmp_ln851_98 = icmp eq i6 %trunc_ln851_98, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_98"/></StgValue>
</operation>

<operation id="2919" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2255  %tmp_294 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_98, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2920" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2256  %tmp_295 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_98, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2921" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2257  %add_ln703_210 = add i5 1, %tmp_294

]]></Node>
<StgValue><ssdm name="add_ln703_210"/></StgValue>
</operation>

<operation id="2922" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2258  %select_ln851_98 = select i1 %icmp_ln851_98, i5 %tmp_295, i5 %add_ln703_210

]]></Node>
<StgValue><ssdm name="select_ln851_98"/></StgValue>
</operation>

<operation id="2923" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2259  %select_ln850_98 = select i1 %tmp_293, i5 %select_ln851_98, i5 %tmp_295

]]></Node>
<StgValue><ssdm name="select_ln850_98"/></StgValue>
</operation>

<operation id="2924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2268  %sext_ln1116_99 = sext i8 %temp_3_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_99"/></StgValue>
</operation>

<operation id="2925" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2273  %sext_ln1118_99 = sext i8 %tempWeight_3_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="2926" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2274  %mul_ln1118_99 = mul i16 %sext_ln1118_99, %sext_ln1116_99

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="2927" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2275  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_99, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2928" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2276  %trunc_ln851_99 = trunc i16 %mul_ln1118_99 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_99"/></StgValue>
</operation>

<operation id="2929" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2277  %icmp_ln851_99 = icmp eq i6 %trunc_ln851_99, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_99"/></StgValue>
</operation>

<operation id="2930" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2278  %tmp_297 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_99, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2931" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2279  %tmp_298 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_99, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2932" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2280  %add_ln703_211 = add i5 1, %tmp_297

]]></Node>
<StgValue><ssdm name="add_ln703_211"/></StgValue>
</operation>

<operation id="2933" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2281  %select_ln851_99 = select i1 %icmp_ln851_99, i5 %tmp_298, i5 %add_ln703_211

]]></Node>
<StgValue><ssdm name="select_ln851_99"/></StgValue>
</operation>

<operation id="2934" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2282  %select_ln850_99 = select i1 %tmp_296, i5 %select_ln851_99, i5 %tmp_298

]]></Node>
<StgValue><ssdm name="select_ln850_99"/></StgValue>
</operation>

<operation id="2935" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2291  %sext_ln1116_100 = sext i8 %temp_4_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_100"/></StgValue>
</operation>

<operation id="2936" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2296  %sext_ln1118_100 = sext i8 %tempWeight_4_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="2937" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2297  %mul_ln1118_100 = mul i16 %sext_ln1118_100, %sext_ln1116_100

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="2938" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2298  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_100, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2939" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2299  %trunc_ln851_100 = trunc i16 %mul_ln1118_100 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_100"/></StgValue>
</operation>

<operation id="2940" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2300  %icmp_ln851_100 = icmp eq i6 %trunc_ln851_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_100"/></StgValue>
</operation>

<operation id="2941" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2301  %tmp_300 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_100, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2942" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2302  %tmp_301 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_100, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2943" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2303  %add_ln703_212 = add i5 1, %tmp_300

]]></Node>
<StgValue><ssdm name="add_ln703_212"/></StgValue>
</operation>

<operation id="2944" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2304  %select_ln851_100 = select i1 %icmp_ln851_100, i5 %tmp_301, i5 %add_ln703_212

]]></Node>
<StgValue><ssdm name="select_ln851_100"/></StgValue>
</operation>

<operation id="2945" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2305  %select_ln850_100 = select i1 %tmp_299, i5 %select_ln851_100, i5 %tmp_301

]]></Node>
<StgValue><ssdm name="select_ln850_100"/></StgValue>
</operation>

<operation id="2946" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2314  %sext_ln1116_101 = sext i8 %temp_5_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_101"/></StgValue>
</operation>

<operation id="2947" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2319  %sext_ln1118_101 = sext i8 %tempWeight_5_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="2948" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2320  %mul_ln1118_101 = mul i16 %sext_ln1118_101, %sext_ln1116_101

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="2949" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2321  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_101, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2950" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2322  %trunc_ln851_101 = trunc i16 %mul_ln1118_101 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_101"/></StgValue>
</operation>

<operation id="2951" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2323  %icmp_ln851_101 = icmp eq i6 %trunc_ln851_101, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_101"/></StgValue>
</operation>

<operation id="2952" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2324  %tmp_303 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_101, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2953" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2325  %tmp_304 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_101, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2954" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2326  %add_ln703_213 = add i5 1, %tmp_303

]]></Node>
<StgValue><ssdm name="add_ln703_213"/></StgValue>
</operation>

<operation id="2955" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2327  %select_ln851_101 = select i1 %icmp_ln851_101, i5 %tmp_304, i5 %add_ln703_213

]]></Node>
<StgValue><ssdm name="select_ln851_101"/></StgValue>
</operation>

<operation id="2956" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2328  %select_ln850_101 = select i1 %tmp_302, i5 %select_ln851_101, i5 %tmp_304

]]></Node>
<StgValue><ssdm name="select_ln850_101"/></StgValue>
</operation>

<operation id="2957" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2337  %sext_ln1116_102 = sext i8 %temp_6_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_102"/></StgValue>
</operation>

<operation id="2958" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2342  %sext_ln1118_102 = sext i8 %tempWeight_6_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="2959" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2343  %mul_ln1118_102 = mul i16 %sext_ln1118_102, %sext_ln1116_102

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="2960" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2344  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_102, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2961" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2345  %trunc_ln851_102 = trunc i16 %mul_ln1118_102 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_102"/></StgValue>
</operation>

<operation id="2962" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2346  %icmp_ln851_102 = icmp eq i6 %trunc_ln851_102, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_102"/></StgValue>
</operation>

<operation id="2963" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2347  %tmp_306 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_102, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2964" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2348  %tmp_307 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_102, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2965" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2349  %add_ln703_214 = add i5 1, %tmp_306

]]></Node>
<StgValue><ssdm name="add_ln703_214"/></StgValue>
</operation>

<operation id="2966" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2350  %select_ln851_102 = select i1 %icmp_ln851_102, i5 %tmp_307, i5 %add_ln703_214

]]></Node>
<StgValue><ssdm name="select_ln851_102"/></StgValue>
</operation>

<operation id="2967" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2351  %select_ln850_102 = select i1 %tmp_305, i5 %select_ln851_102, i5 %tmp_307

]]></Node>
<StgValue><ssdm name="select_ln850_102"/></StgValue>
</operation>

<operation id="2968" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2360  %sext_ln1116_103 = sext i8 %temp_7_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_103"/></StgValue>
</operation>

<operation id="2969" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2365  %sext_ln1118_103 = sext i8 %tempWeight_7_V_load_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="2970" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2366  %mul_ln1118_103 = mul i16 %sext_ln1118_103, %sext_ln1116_103

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="2971" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2367  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_103, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2972" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2368  %trunc_ln851_103 = trunc i16 %mul_ln1118_103 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_103"/></StgValue>
</operation>

<operation id="2973" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2369  %icmp_ln851_103 = icmp eq i6 %trunc_ln851_103, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_103"/></StgValue>
</operation>

<operation id="2974" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2370  %tmp_309 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_103, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2975" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2371  %tmp_310 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_103, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2976" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2372  %add_ln703_215 = add i5 1, %tmp_309

]]></Node>
<StgValue><ssdm name="add_ln703_215"/></StgValue>
</operation>

<operation id="2977" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2373  %select_ln851_103 = select i1 %icmp_ln851_103, i5 %tmp_310, i5 %add_ln703_215

]]></Node>
<StgValue><ssdm name="select_ln851_103"/></StgValue>
</operation>

<operation id="2978" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2374  %select_ln850_103 = select i1 %tmp_308, i5 %select_ln851_103, i5 %tmp_310

]]></Node>
<StgValue><ssdm name="select_ln850_103"/></StgValue>
</operation>

<operation id="2979" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2375  %shl_ln703_102 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_103, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_102"/></StgValue>
</operation>

<operation id="2980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2406  %sext_ln1116_105 = sext i8 %temp_1_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_105"/></StgValue>
</operation>

<operation id="2981" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2411  %sext_ln1118_105 = sext i8 %tempWeight_1_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="2982" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2412  %mul_ln1118_105 = mul i16 %sext_ln1118_105, %sext_ln1116_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="2983" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2413  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_105, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2984" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2414  %trunc_ln851_105 = trunc i16 %mul_ln1118_105 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_105"/></StgValue>
</operation>

<operation id="2985" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2415  %icmp_ln851_105 = icmp eq i6 %trunc_ln851_105, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_105"/></StgValue>
</operation>

<operation id="2986" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2416  %tmp_315 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_105, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2987" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2417  %tmp_316 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_105, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2988" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2418  %add_ln703_217 = add i5 1, %tmp_315

]]></Node>
<StgValue><ssdm name="add_ln703_217"/></StgValue>
</operation>

<operation id="2989" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2419  %select_ln851_105 = select i1 %icmp_ln851_105, i5 %tmp_316, i5 %add_ln703_217

]]></Node>
<StgValue><ssdm name="select_ln851_105"/></StgValue>
</operation>

<operation id="2990" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2420  %select_ln850_105 = select i1 %tmp_314, i5 %select_ln851_105, i5 %tmp_316

]]></Node>
<StgValue><ssdm name="select_ln850_105"/></StgValue>
</operation>

<operation id="2991" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2429  %sext_ln1116_106 = sext i8 %temp_2_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_106"/></StgValue>
</operation>

<operation id="2992" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2434  %sext_ln1118_106 = sext i8 %tempWeight_2_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="2993" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2435  %mul_ln1118_106 = mul i16 %sext_ln1118_106, %sext_ln1116_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="2994" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2436  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_106, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2995" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2437  %trunc_ln851_106 = trunc i16 %mul_ln1118_106 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_106"/></StgValue>
</operation>

<operation id="2996" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2438  %icmp_ln851_106 = icmp eq i6 %trunc_ln851_106, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_106"/></StgValue>
</operation>

<operation id="2997" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2439  %tmp_318 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_106, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2440  %tmp_319 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_106, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2999" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2441  %add_ln703_218 = add i5 1, %tmp_318

]]></Node>
<StgValue><ssdm name="add_ln703_218"/></StgValue>
</operation>

<operation id="3000" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2442  %select_ln851_106 = select i1 %icmp_ln851_106, i5 %tmp_319, i5 %add_ln703_218

]]></Node>
<StgValue><ssdm name="select_ln851_106"/></StgValue>
</operation>

<operation id="3001" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2443  %select_ln850_106 = select i1 %tmp_317, i5 %select_ln851_106, i5 %tmp_319

]]></Node>
<StgValue><ssdm name="select_ln850_106"/></StgValue>
</operation>

<operation id="3002" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2444  %shl_ln703_105 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_106, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_105"/></StgValue>
</operation>

<operation id="3003" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2475  %sext_ln1116_108 = sext i8 %temp_4_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_108"/></StgValue>
</operation>

<operation id="3004" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2480  %sext_ln1118_108 = sext i8 %tempWeight_4_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="3005" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2481  %mul_ln1118_108 = mul i16 %sext_ln1118_108, %sext_ln1116_108

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="3006" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2482  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_108, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3007" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2483  %trunc_ln851_108 = trunc i16 %mul_ln1118_108 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_108"/></StgValue>
</operation>

<operation id="3008" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2484  %icmp_ln851_108 = icmp eq i6 %trunc_ln851_108, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_108"/></StgValue>
</operation>

<operation id="3009" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2485  %tmp_324 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_108, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="3010" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2486  %tmp_325 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_108, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="3011" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2487  %add_ln703_220 = add i5 1, %tmp_324

]]></Node>
<StgValue><ssdm name="add_ln703_220"/></StgValue>
</operation>

<operation id="3012" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2488  %select_ln851_108 = select i1 %icmp_ln851_108, i5 %tmp_325, i5 %add_ln703_220

]]></Node>
<StgValue><ssdm name="select_ln851_108"/></StgValue>
</operation>

<operation id="3013" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2489  %select_ln850_108 = select i1 %tmp_323, i5 %select_ln851_108, i5 %tmp_325

]]></Node>
<StgValue><ssdm name="select_ln850_108"/></StgValue>
</operation>

<operation id="3014" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2498  %sext_ln1116_109 = sext i8 %temp_5_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_109"/></StgValue>
</operation>

<operation id="3015" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2503  %sext_ln1118_109 = sext i8 %tempWeight_5_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="3016" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2504  %mul_ln1118_109 = mul i16 %sext_ln1118_109, %sext_ln1116_109

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="3017" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2505  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_109, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="3018" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2506  %trunc_ln851_109 = trunc i16 %mul_ln1118_109 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_109"/></StgValue>
</operation>

<operation id="3019" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2507  %icmp_ln851_109 = icmp eq i6 %trunc_ln851_109, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_109"/></StgValue>
</operation>

<operation id="3020" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2508  %tmp_327 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_109, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="3021" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2509  %tmp_328 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_109, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="3022" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2510  %add_ln703_221 = add i5 1, %tmp_327

]]></Node>
<StgValue><ssdm name="add_ln703_221"/></StgValue>
</operation>

<operation id="3023" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2511  %select_ln851_109 = select i1 %icmp_ln851_109, i5 %tmp_328, i5 %add_ln703_221

]]></Node>
<StgValue><ssdm name="select_ln851_109"/></StgValue>
</operation>

<operation id="3024" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2512  %select_ln850_109 = select i1 %tmp_326, i5 %select_ln851_109, i5 %tmp_328

]]></Node>
<StgValue><ssdm name="select_ln850_109"/></StgValue>
</operation>

<operation id="3025" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2521  %sext_ln1116_110 = sext i8 %temp_6_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1116_110"/></StgValue>
</operation>

<operation id="3026" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:2526  %sext_ln1118_110 = sext i8 %tempWeight_6_V_load_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="3027" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2527  %mul_ln1118_110 = mul i16 %sext_ln1118_110, %sext_ln1116_110

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="3028" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2528  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %mul_ln1118_110, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="3029" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:2529  %trunc_ln851_110 = trunc i16 %mul_ln1118_110 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln851_110"/></StgValue>
</operation>

<operation id="3030" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2530  %icmp_ln851_110 = icmp eq i6 %trunc_ln851_110, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_110"/></StgValue>
</operation>

<operation id="3031" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2531  %tmp_330 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_110, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="3032" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2532  %tmp_331 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul_ln1118_110, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="3033" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2533  %add_ln703_222 = add i5 1, %tmp_330

]]></Node>
<StgValue><ssdm name="add_ln703_222"/></StgValue>
</operation>

<operation id="3034" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2534  %select_ln851_110 = select i1 %icmp_ln851_110, i5 %tmp_331, i5 %add_ln703_222

]]></Node>
<StgValue><ssdm name="select_ln851_110"/></StgValue>
</operation>

<operation id="3035" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:2535  %select_ln850_110 = select i1 %tmp_329, i5 %select_ln851_110, i5 %tmp_331

]]></Node>
<StgValue><ssdm name="select_ln850_110"/></StgValue>
</operation>

<operation id="3036" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2536  %shl_ln703_109 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_110, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_109"/></StgValue>
</operation>

<operation id="3037" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2586  %add_ln703_26 = add i8 %add_ln703_25, %add_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="3038" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2614  %add_ln703_54 = add i8 %add_ln703_53, %add_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="3039" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2620  %add_ln703_60 = add i8 %add_ln703_59, %add_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="3040" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2627  %add_ln703_67 = add i8 %add_ln703_66, %add_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="3041" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2630  %add_ln703_70 = add i8 %shl_ln703_72, %shl_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="3042" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2632  %add_ln703_72 = add i8 %add_ln703_71, %add_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="3043" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2635  %add_ln703_75 = add i8 %add_ln703_74, %shl_ln703_76

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>

<operation id="3044" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2636  %add_ln703_76 = add i8 %shl_ln703_79, %shl_ln703_80

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="3045" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2638  %add_ln703_78 = add i8 %add_ln703_77, %add_ln703_76

]]></Node>
<StgValue><ssdm name="add_ln703_78"/></StgValue>
</operation>

<operation id="3046" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2639  %add_ln703_79 = add i8 %add_ln703_78, %add_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="3047" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2642  %add_ln703_82 = add i8 %shl_ln703_84, %shl_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="3048" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2645  %add_ln703_85 = add i8 %shl_ln703_88, %shl_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="3049" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2648  %add_ln703_88 = add i8 %shl_ln703_91, %shl_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="3050" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2651  %add_ln703_91 = add i8 %shl_ln703_95, %shl_ln703_96

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="3051" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2658  %add_ln703_98 = add i8 %shl_ln703_102, %shl_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="3052" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2661  %add_ln703_101 = add i8 %shl_ln703_105, %shl_ln703_106

]]></Node>
<StgValue><ssdm name="add_ln703_101"/></StgValue>
</operation>

<operation id="3053" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2664  %add_ln703_104 = add i8 %shl_ln703_109, %shl_ln703_110

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3054" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:1938  %shl_ln703_83 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_84, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_83"/></StgValue>
</operation>

<operation id="3055" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2007  %shl_ln703_86 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_87, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_86"/></StgValue>
</operation>

<operation id="3056" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2030  %shl_ln703_87 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_88, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_87"/></StgValue>
</operation>

<operation id="3057" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2099  %shl_ln703_90 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_91, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_90"/></StgValue>
</operation>

<operation id="3058" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2168  %shl_ln703_93 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_94, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_93"/></StgValue>
</operation>

<operation id="3059" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2191  %shl_ln703_94 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_95, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_94"/></StgValue>
</operation>

<operation id="3060" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2260  %shl_ln703_97 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_98, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_97"/></StgValue>
</operation>

<operation id="3061" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2283  %shl_ln703_98 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_99, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_98"/></StgValue>
</operation>

<operation id="3062" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2306  %shl_ln703_99 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_100, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_99"/></StgValue>
</operation>

<operation id="3063" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2329  %shl_ln703_100 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_101, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_100"/></StgValue>
</operation>

<operation id="3064" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2352  %shl_ln703_101 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_102, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_101"/></StgValue>
</operation>

<operation id="3065" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2421  %shl_ln703_104 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_105, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_104"/></StgValue>
</operation>

<operation id="3066" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2490  %shl_ln703_107 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_108, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_107"/></StgValue>
</operation>

<operation id="3067" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:2513  %shl_ln703_108 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln850_109, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_108"/></StgValue>
</operation>

<operation id="3068" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2633  %add_ln703_73 = add i8 %add_ln703_72, %add_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="3069" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2640  %add_ln703_80 = add i8 %add_ln703_79, %add_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="3070" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2643  %add_ln703_83 = add i8 %add_ln703_82, %shl_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="3071" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2644  %add_ln703_84 = add i8 %shl_ln703_86, %shl_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="3072" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2646  %add_ln703_86 = add i8 %add_ln703_85, %add_ln703_84

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="3073" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2647  %add_ln703_87 = add i8 %add_ln703_86, %add_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="3074" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2649  %add_ln703_89 = add i8 %add_ln703_88, %shl_ln703_90

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="3075" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2650  %add_ln703_90 = add i8 %shl_ln703_93, %shl_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln703_90"/></StgValue>
</operation>

<operation id="3076" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2652  %add_ln703_92 = add i8 %add_ln703_91, %add_ln703_90

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="3077" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2653  %add_ln703_93 = add i8 %add_ln703_92, %add_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="3078" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2655  %add_ln703_95 = add i8 %shl_ln703_98, %shl_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="3079" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2656  %add_ln703_96 = add i8 %add_ln703_95, %shl_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="3080" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2657  %add_ln703_97 = add i8 %shl_ln703_100, %shl_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="3081" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2659  %add_ln703_99 = add i8 %add_ln703_98, %add_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="3082" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2662  %add_ln703_102 = add i8 %add_ln703_101, %shl_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="3083" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2663  %add_ln703_103 = add i8 %shl_ln703_107, %shl_ln703_108

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="3084" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2665  %add_ln703_105 = add i8 %add_ln703_104, %add_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>

<operation id="3085" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2666  %add_ln703_106 = add i8 %add_ln703_105, %add_ln703_102

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3086" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2654  %add_ln703_94 = add i8 %add_ln703_93, %add_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln703_94"/></StgValue>
</operation>

<operation id="3087" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2660  %add_ln703_100 = add i8 %add_ln703_99, %add_ln703_96

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="3088" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2667  %add_ln703_107 = add i8 %add_ln703_106, %add_ln703_100

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="3089" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2668  %add_ln703_108 = add i8 %add_ln703_107, %add_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3090" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2641  %add_ln703_81 = add i8 %add_ln703_80, %add_ln703_67

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="3091" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2669  %add_ln703_109 = add i8 %add_ln703_108, %add_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>

<operation id="3092" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2670  %add_ln703_110 = add i8 %add_ln703_109, %add_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="3093" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2671  %add_ln703_111 = add i8 %p_Val2_1_0, %add_ln703_110

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="3094" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:2673  br label %5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3095" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %fcBias_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fcBias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3096" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %fcBias_V_addr_1, i8 %p_Val2_1_0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3097" st_id="45" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="3098" st_id="46" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="3099" st_id="47" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="3100" st_id="48" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="3101" st_id="49" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>

<operation id="3102" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader2622

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
