
*** Running vivado
    with args -log pass_through_axi_ethernet_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pass_through_axi_ethernet_0_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/jonathanb/.Xilinx/Vivado/Vivado_init.tcl'
source pass_through_axi_ethernet_0_1.tcl -notrace
Command: synth_design -top pass_through_axi_ethernet_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18777
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2616.062 ; gain = 0.000 ; free physical = 6208 ; free virtual = 12794
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pass_through_axi_ethernet_0_1' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_7409' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_7409_c_counter_binary_0_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409_c_counter_binary_0_0' (1#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_c_counter_binary_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Q' of module 'bd_7409_c_counter_binary_0_0' is unconnected for instance 'c_counter_binary_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:301]
WARNING: [Synth 8-7023] instance 'c_counter_binary_0' of module 'bd_7409_c_counter_binary_0_0' has 4 connections declared, but only 3 given [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:301]
INFO: [Synth 8-6157] synthesizing module 'bd_7409_c_shift_ram_0_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409_c_shift_ram_0_0' (2#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7409_eth_buf_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_eth_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409_eth_buf_0' (3#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_eth_buf_0_stub.v:6]
WARNING: [Synth 8-7071] port 'RESET2PCSPMA' of module 'bd_7409_eth_buf_0' is unconnected for instance 'eth_buf' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
WARNING: [Synth 8-7071] port 'PHY_RST_N' of module 'bd_7409_eth_buf_0' is unconnected for instance 'eth_buf' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
WARNING: [Synth 8-7071] port 'mdio_o_top' of module 'bd_7409_eth_buf_0' is unconnected for instance 'eth_buf' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
WARNING: [Synth 8-7071] port 'mdio_t_top' of module 'bd_7409_eth_buf_0' is unconnected for instance 'eth_buf' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
WARNING: [Synth 8-7071] port 'mdc_top' of module 'bd_7409_eth_buf_0' is unconnected for instance 'eth_buf' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
WARNING: [Synth 8-7071] port 'mdio_i_temac' of module 'bd_7409_eth_buf_0' is unconnected for instance 'eth_buf' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
WARNING: [Synth 8-7023] instance 'eth_buf' of module 'bd_7409_eth_buf_0' has 102 connections declared, but only 96 given [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:311]
INFO: [Synth 8-6157] synthesizing module 'bd_7409_mac_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409_mac_0' (4#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_mac_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rx_axis_filter_tuser' of module 'bd_7409_mac_0' is unconnected for instance 'mac' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:408]
WARNING: [Synth 8-7071] port 'tx_enable' of module 'bd_7409_mac_0' is unconnected for instance 'mac' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:408]
WARNING: [Synth 8-7071] port 'tx_statistics_vector' of module 'bd_7409_mac_0' is unconnected for instance 'mac' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:408]
WARNING: [Synth 8-7071] port 'tx_statistics_valid' of module 'bd_7409_mac_0' is unconnected for instance 'mac' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:408]
WARNING: [Synth 8-7071] port 'speedis100' of module 'bd_7409_mac_0' is unconnected for instance 'mac' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:408]
WARNING: [Synth 8-7023] instance 'mac' of module 'bd_7409_mac_0' has 62 connections declared, but only 57 given [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:408]
INFO: [Synth 8-6157] synthesizing module 'bd_7409_util_vector_logic_0_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409_util_vector_logic_0_0' (5#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/.Xil/Vivado-18706-jonathanb-ZenBook-UX534FTC-UX534FT/realtime/bd_7409_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_7409_xlconstant_0_0' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_4/synth/bd_7409_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (6#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409_xlconstant_0_0' (7#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_4/synth/bd_7409_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_7409' (8#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/synth/bd_7409.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pass_through_axi_ethernet_0_1' (9#1) [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2616.062 ; gain = 0.000 ; free physical = 5980 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2616.062 ; gain = 0.000 ; free physical = 6888 ; free virtual = 13489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2616.062 ; gain = 0.000 ; free physical = 6894 ; free virtual = 13495
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.062 ; gain = 0.000 ; free physical = 6832 ; free virtual = 13433
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/bd_7409_eth_buf_0/bd_5d9f_0_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_0/bd_7409_eth_buf_0/bd_5d9f_0_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc] for cell 'inst/mac'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc] for cell 'inst/mac'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_2/bd_7409_c_shift_ram_0_0/bd_5d9f_0_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_2/bd_7409_c_shift_ram_0_0/bd_5d9f_0_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_3/bd_7409_c_counter_binary_0_0/bd_5d9f_0_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_3/bd_7409_c_counter_binary_0_0/bd_5d9f_0_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_5/bd_7409_util_vector_logic_0_0/bd_5d9f_0_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_5/bd_7409_util_vector_logic_0_0/bd_5d9f_0_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gmii_rx_clk' already exists, overwriting the previous clock with the same name. [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1_ooc.xdc:39]
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/pass_through_axi_ethernet_0_1_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/pass_through_axi_ethernet_0_1_board.xdc] for cell 'inst'
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/synth/pass_through_axi_ethernet_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pass_through_axi_ethernet_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pass_through_axi_ethernet_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.094 ; gain = 0.000 ; free physical = 6776 ; free virtual = 13396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.094 ; gain = 0.000 ; free physical = 6775 ; free virtual = 13395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6875 ; free virtual = 13469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6875 ; free virtual = 13469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  /home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.gen/sources_1/bd/pass_through/ip/pass_through_axi_ethernet_0_1/bd_0/ip/ip_1/bd_7409_mac_0/bd_7409_mac_0_in_context.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/eth_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/c_shift_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6875 ; free virtual = 13469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6877 ; free virtual = 13471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6853 ; free virtual = 13460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gmii_rx_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6730 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6730 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6728 ; free virtual = 13337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_7409_c_counter_binary_0_0  |         1|
|2     |bd_7409_c_shift_ram_0_0       |         1|
|3     |bd_7409_eth_buf_0             |         1|
|4     |bd_7409_mac_0                 |         1|
|5     |bd_7409_util_vector_logic_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_7409_c_counter_binary_0  |     1|
|2     |bd_7409_c_shift_ram_0       |     1|
|3     |bd_7409_eth_buf             |     1|
|4     |bd_7409_mac                 |     1|
|5     |bd_7409_util_vector_logic_0 |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6739 ; free virtual = 13336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2680.094 ; gain = 0.000 ; free physical = 6795 ; free virtual = 13393
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6795 ; free virtual = 13393
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.094 ; gain = 0.000 ; free physical = 6791 ; free virtual = 13388
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.094 ; gain = 0.000 ; free physical = 6803 ; free virtual = 13414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ce72e02e
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2680.094 ; gain = 64.031 ; free physical = 6997 ; free virtual = 13609
INFO: [Common 17-1381] The checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/pass_through_axi_ethernet_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pass_through_axi_ethernet_0_1, cache-ID = 0bb3aa56eec5370a
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jonathanb/VivadoProjects/ethernet_pass_through/ethernet_pass_through.runs/pass_through_axi_ethernet_0_1_synth_1/pass_through_axi_ethernet_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pass_through_axi_ethernet_0_1_utilization_synth.rpt -pb pass_through_axi_ethernet_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 25 16:17:44 2022...
