Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 507849BBE8
	for <lists+qemu-devel@lfdr.de>; Sat, 24 Aug 2019 07:09:27 +0200 (CEST)
Received: from localhost ([::1]:35938 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1i1OIn-0008Pk-TW
	for lists+qemu-devel@lfdr.de; Sat, 24 Aug 2019 01:09:25 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:51275)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <bmeng.cn@gmail.com>) id 1i1OHd-0007wm-9D
 for qemu-devel@nongnu.org; Sat, 24 Aug 2019 01:08:15 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <bmeng.cn@gmail.com>) id 1i1OHb-00078h-GR
 for qemu-devel@nongnu.org; Sat, 24 Aug 2019 01:08:13 -0400
Received: from mail-ed1-x544.google.com ([2a00:1450:4864:20::544]:37376)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <bmeng.cn@gmail.com>)
 id 1i1OHb-00073a-81; Sat, 24 Aug 2019 01:08:11 -0400
Received: by mail-ed1-x544.google.com with SMTP id f22so16874873edt.4;
 Fri, 23 Aug 2019 22:08:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=Z22vsngj3kk9yTnCI6YOPWVfXTIPJinSO3Q3aN6m5Is=;
 b=gCr8aNUPo+HFkaEdkJHpmJ6wU4kGbN4LDTC/SRETjwwhrj7cHs4OzRfXyPzUuQ3/T8
 CIwNTsHOzOgNCLTmPcztYzxZLqAOSfYajqHZ3B8/fEx1K7/aHd837mydl8oH/LeyPhiJ
 sNdKTukVgQTc09PLnSCVekmqVq3ejya8ydkDQ/BY3rljGmy4QOnqkHkJbx+QINFc4a1g
 HoXAVSVBiQYfC8kEOZu53+EA3Ehpj96HyBhe9wlmOdcnUjZvatldNN41wxuyzrOvJAfP
 /f5BkQZrGXxwxwFixvv3gMqJa83omu3+o6ISRqjrTR//xnY/rfbwDeoF1PwgRdEweVnS
 DKNA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=Z22vsngj3kk9yTnCI6YOPWVfXTIPJinSO3Q3aN6m5Is=;
 b=EwtYu2isU4heJ0CIM/WRDHPenynaU3u289QtlbFK3iv4oFvAJN2Gm/vUOgfupfrvxO
 hFdGxK3Gnafm4aSSfCL5ABpQil//iLmuPhCp7Rl3xXy0ZAYQPM7KWkxVB9jjQdzSp4Nm
 CqbNcgXTHSErG5q6J4vIlTQirOe47NmPuXfaSpU8C7DGV+uMaGrvyKqTIESChIpes92X
 Rp5AIj6U8v9Nlz/+YTNxX0X51rWeE9vGF2UbxGU8a26q2kCnBynG2WIy8bHV0u97o3EL
 cjTQg1APSxbMYM/fUU11OXQO64SgLTHNHbv0sA2/P73wg0mAIixRBP87zd8SwegUb3PR
 mPaw==
X-Gm-Message-State: APjAAAVra0hHna4NwA5+yrql0RdZtt+eoxh0iqHR4Hr+zg8fVFPEGEjg
 1/fZisAHsGY+/5c2BN/DIvg4ZGU0BucPHpmJfyQ=
X-Google-Smtp-Source: APXvYqw8KdP2jSs8JAHjJLxLypDbvPobmt09D5RvUm5ChAOuAdCebaQY1a6CgGG3Sr3tejTE248TSEIBz3qOj5WijiA=
X-Received: by 2002:a17:906:b345:: with SMTP id
 cd5mr7314204ejb.239.1566623287137; 
 Fri, 23 Aug 2019 22:08:07 -0700 (PDT)
MIME-Version: 1.0
References: <1566537069-22741-1-git-send-email-bmeng.cn@gmail.com>
 <CAKmqyKOnEtyzW-=Lpe3kWPkQ2OwwPShtC7E=wmaUGRmns97D2w@mail.gmail.com>
In-Reply-To: <CAKmqyKOnEtyzW-=Lpe3kWPkQ2OwwPShtC7E=wmaUGRmns97D2w@mail.gmail.com>
From: Bin Meng <bmeng.cn@gmail.com>
Date: Sat, 24 Aug 2019 13:07:54 +0800
Message-ID: <CAEUhbmXMdXgM15tfZ1eyUzxU4ycMzWa5hPsqLHnxvxQocjvT8A@mail.gmail.com>
To: Alistair Francis <alistair23@gmail.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2a00:1450:4864:20::544
Subject: Re: [Qemu-devel] [PATCH v5 00/30] riscv: sifive_u: Improve the
 emulation fidelity of sifive_u machine
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Palmer Dabbelt <palmer@sifive.com>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi Alistair,

On Sat, Aug 24, 2019 at 1:29 AM Alistair Francis <alistair23@gmail.com> wrote:
>
> On Thu, Aug 22, 2019 at 10:15 PM Bin Meng <bmeng.cn@gmail.com> wrote:
> >
> > As of today, the QEMU 'sifive_u' machine is a special target that does
> > not boot the upstream OpenSBI/U-Boot firmware images built for the real
> > SiFive HiFive Unleashed board. Hence OpenSBI supports a special platform
> > "qemu/sifive_u". For U-Boot, the sifive_fu540_defconfig is referenced
> > in the OpenSBI doc as its payload, but that does not boot at all due
> > to various issues in current QEMU 'sifive_u' machine codes.
> >
> > This series aims to improve the emulation fidelity of sifive_u machine,
> > so that the upstream OpenSBI, U-Boot and kernel images built for the
> > SiFive HiFive Unleashed board can be used out of the box without any
> > special hack.
> >
> > The major changes include:
> > - Heterogeneous harts creation supported, so that we can create a CPU
> >   that exactly mirrors the real hardware: 1 E51 + 4 U54.
> > - Implemented a PRCI model for FU540
> > - Implemented an OTP model for FU540, primarily used for storing serial
> >   number of the board
> > - Fixed GEM support that was seriously broken on sifive_u
> > - Synced device tree with upstream Linux kernel on sifive_u
> >
> > OpenSBI v0.4 image built for sifive/fu540 is included as the default
> > bios image for 'sifive_u' machine.
> >
> > The series is tested against OpenSBI v0.4 image for sifive/fu540
> > paltform, U-Boot v2019.10-rc1 image for sifive_fu540_defconfig,
> > and Linux kernel v5.3-rc3 image with the following patch:
> >
> > macb: Update compatibility string for SiFive FU540-C000 [1]
> >
> > OpenSBI + U-Boot, ping/tftpboot with U-Boot MACB driver works well.
> > Boot Linux 64-bit defconfig image, verified that system console on
> > the serial 0 and ping host work pretty well.
> >
> > An OpenSBI patch [2] was sent to drop the special "qemu/sifive_u" platform
> > support in OpenSBI. The original plan was to get the drop patch applied
> > after this QEMU series is merged. However after discussion in the OpenSBI
> > mailing list, it seems the best option for us is to let OpenSBI continue
> > shipping the special "qemu/sifive_u" platform support to work with QEMU
> > version <= 4.1 and deprecate the support sometime in the future. A patch
> > will need to be sent to OpenSBI mailing list to update its document.
> >
> > v4 is now rebased on Palmer's QEMU RISC-V repo "for-master" branch.
> > Dropped the following v3 patch that was already done by someone else.
> > - riscv: sifive_u: Generate an aliases node in the device tree
> > - riscv: sifive_u: Support loading initramfs
> >
> > The following v3 patch was dropped too due to a different cluster approach
> > suggested by Richard Henderson is used in v4:
> > - riscv: hart: Support heterogeneous harts population
> >
> > [1]: https://patchwork.kernel.org/patch/11050003/
> > [2]: http://lists.infradead.org/pipermail/opensbi/2019-August/000335.html
> >
> > Changes in v5:
> > - new patch to change to use qemu_log_mask(LOG_GUEST_ERROR,...) instead
> >   in various sifive models
> > - new patch to remove the unnecessary include of target/riscv/cpu.h
> > - change to use defines instead of enums
> > - change to use qemu_log_mask(LOG_GUEST_ERROR,...) in sifive_u_prci
> > - creating a 32-bit val variable and using that instead of casting
> >   everywhere in sifive_u_prci_write()
> > - move all register initialization to sifive_u_prci_reset() function
> > - drop sifive_u_prci_create()
> > - s/codes that worked/code that works/g
> > - create sifive_u_prci block directly in the machine codes, instead
> >   of calling sifive_u_prci_create()
> > - change to use defines instead of enums
> > - change to use qemu_log_mask(LOG_GUEST_ERROR,...) in sifive_u_otp
> > - creating a 32-bit val variable and using that instead of casting
> >   everywhere in sifive_u_otp_write()
> > - move all register initialization to sifive_u_otp_reset() function
> > - drop sifive_u_otp_create()
> > - create sifive_u_otp block directly in the machine codes, instead
> >   of calling sifive_u_otp_create()
> > - add the missing "local-mac-address" property in the ethernet node
> >
> > Changes in v4:
> > - remove 2 more "linux,phandle" instances in sifive_u.c and spike.c
> >   after rebasing on Palmer's QEMU RISC-V tree
> > - change create_fdt() to return void in sifive_u.c too, after rebasing
> >   on Palmer's QEMU RISC-V tree
> > - new patch to remove executable attribute of opensbi images
> > - prefix all macros/variables/functions with SIFIVE_E/sifive_e
> >   in the sifive_e_prci driver
> > - new patch to add a "hartid-base" property to RISC-V hart array
> > - changed to create clusters for each cpu type
> > - prefix all macros/variables/functions with SIFIVE_U/sifive_u
> >   in the sifive_u_prci driver
> > - prefix all macros/variables/functions with SIFIVE_U/sifive_u
> >   in the sifive_u_otp driver
> > - new patch to remove handcrafted clock nodes for UART and ethernet
> >
> > Changes in v3:
> > - changed to use macros for management and compute cpu count
> > - use management cpu count + 1 for the min_cpus
> > - update IRQ numbers of both UARTs to match hardware as well
> >
> > Changes in v2:
> > - keep the PLIC compatible string unchanged as OpenSBI uses that
> >   for DT fix up
> > - drop patch "riscv: sifive: Move sifive_mmio_emulate() to a common place"
> > - new patch "riscv: sifive_e: Drop sifive_mmio_emulate()"
> > - fixed the "interrupts-extended" property size
> > - update the file header to indicate at least 2 harts are created
> > - use create_unimplemented_device() to create the GEM management
> >   block instead of sifive_mmio_emulate()
> > - add "phy-handle" property to the ethernet node
> >
> > Bin Meng (30):
> >   riscv: hw: Remove superfluous "linux,phandle" property
> >   riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell
> >   riscv: hw: Remove not needed PLIC properties in device tree
> >   riscv: hw: Change create_fdt() to return void
> >   riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR,...) instead
> >   riscv: hw: Remove the unnecessary include of target/riscv/cpu.h
> >   riscv: roms: Remove executable attribute of opensbi images
> >   riscv: sifive_u: Remove the unnecessary include of prci header
> >   riscv: sifive: Rename sifive_prci.{c,h} to sifive_e_prci.{c,h}
> >   riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming
> >   riscv: sifive_e: prci: Update the PRCI register block size
> >   riscv: sifive_e: Drop sifive_mmio_emulate()
> >   riscv: Add a sifive_cpu.h to include both E and U cpu type defines
> >   riscv: hart: Extract hart realize to a separate routine
> >   riscv: hart: Add a "hartid-base" property to RISC-V hart array
> >   riscv: sifive_u: Update hart configuration to reflect the real FU540
> >     SoC
> >   riscv: sifive_u: Set the minimum number of cpus to 2
> >   riscv: sifive_u: Update PLIC hart topology configuration string
> >   riscv: sifive: Implement PRCI model for FU540
> >   riscv: sifive_u: Generate hfclk and rtcclk nodes
> >   riscv: sifive_u: Add PRCI block to the SoC
> >   riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
> >   riscv: sifive_u: Update UART base addresses and IRQs
> >   riscv: sifive_u: Change UART node name in device tree
> >   riscv: roms: Update default bios for sifive_u machine
> >   riscv: sifive: Implement a model for SiFive FU540 OTP
> >   riscv: sifive_u: Instantiate OTP memory with a serial number
> >   riscv: sifive_u: Fix broken GEM support
> >   riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernet
> >   riscv: sifive_u: Update model and compatible strings in device tree
>
> I can't see patch 12 and it looks like it didn't make it to the list either:
>
> https://patchew.org/QEMU/1566537069-22741-1-git-send-email-bmeng.cn@gmail.com/
>

Yes, it did not arrive at the mailing list for some weird unknown
reason. This was seen in previous version too. Suspect there is
something wrong with the QEMU mailing list.

But I think you should be able to find that in your inbox. I "bcc"
another email address of mine when sending patches and confirmed all
the patches in the series were received.

Regards,
Bin

