Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Mar 28 13:42:11 2022
| Host         : PC-1048-127 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zamek_vhdl_control_sets_placed.rpt
| Design       : zamek_vhdl
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     12 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            2 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | inst_a/debounce_0/reset_reg_n_0 |                                 |                1 |              2 |
|  clk_IBUF_BUFG | inst_b/debounce_0/reset_reg_n_0 |                                 |                1 |              2 |
|  clk_IBUF_BUFG | inst_c/debounce_0/reset_reg_n_0 |                                 |                1 |              2 |
|  clk_IBUF_BUFG |                                 |                                 |                3 |             12 |
|  clk_IBUF_BUFG |                                 | reset_IBUF                      |                2 |             12 |
|  clk_IBUF_BUFG | inst_a/debounce_0/ce            | inst_a/debounce_0/reset_reg_n_0 |                6 |             44 |
|  clk_IBUF_BUFG | inst_b/debounce_0/ce            | inst_b/debounce_0/reset_reg_n_0 |                6 |             44 |
|  clk_IBUF_BUFG | inst_c/debounce_0/ce            | inst_c/debounce_0/reset_reg_n_0 |                6 |             44 |
+----------------+---------------------------------+---------------------------------+------------------+----------------+


