
RTOS_Data_Logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c864  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800c9f8  0800c9f8  0001c9f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1bc  0800d1bc  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800d1bc  0800d1bc  0001d1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1c4  0800d1c4  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1c4  0800d1c4  0001d1c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d1c8  0800d1c8  0001d1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800d1cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020204  2**0
                  CONTENTS
 10 .bss          00012f4c  20000204  20000204  00020204  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20013150  20013150  00020204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018cd5  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000340e  00000000  00000000  00038f09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001630  00000000  00000000  0003c318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001500  00000000  00000000  0003d948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024761  00000000  00000000  0003ee48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a732  00000000  00000000  000635a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9abf  00000000  00000000  0007dcdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015779a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007034  00000000  00000000  001577ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9dc 	.word	0x0800c9dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800c9dc 	.word	0x0800c9dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f000 f8fb 	bl	80010b0 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	20d0      	movs	r0, #208	; 0xd0
 8000ec2:	f000 f8b1 	bl	8001028 <bme68x_get_regs>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 8000eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d114      	bne.n	8000efc <bme68x_init+0x50>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b61      	cmp	r3, #97	; 0x61
 8000ed8:	d10e      	bne.n	8000ef8 <bme68x_init+0x4c>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f002 f858 	bl	8002f90 <read_variant_id>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 8000ee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d107      	bne.n	8000efc <bme68x_init+0x50>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f001 ff4b 	bl	8002d88 <get_calib_data>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	73fb      	strb	r3, [r7, #15]
 8000ef6:	e001      	b.n	8000efc <bme68x_init+0x50>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 8000ef8:	23fd      	movs	r3, #253	; 0xfd
 8000efa:	73fb      	strb	r3, [r7, #15]
        }
    }
    return rslt;
 8000efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8000f08:	b5b0      	push	{r4, r5, r7, lr}
 8000f0a:	b08a      	sub	sp, #40	; 0x28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
 8000f14:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000f28:	6838      	ldr	r0, [r7, #0]
 8000f2a:	f001 fd07 	bl	800293c <null_ptr_check>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 8000f34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d16c      	bne.n	8001016 <bme68x_set_regs+0x10e>
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d069      	beq.n	8001016 <bme68x_set_regs+0x10e>
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d066      	beq.n	8001016 <bme68x_set_regs+0x10e>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d05d      	beq.n	800100a <bme68x_set_regs+0x102>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2b0a      	cmp	r3, #10
 8000f52:	d85a      	bhi.n	800100a <bme68x_set_regs+0x102>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 8000f54:	2300      	movs	r3, #0
 8000f56:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000f58:	e034      	b.n	8000fc4 <bme68x_set_regs+0xbc>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	7b1b      	ldrb	r3, [r3, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d118      	bne.n	8000f94 <bme68x_set_regs+0x8c>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000f62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	4413      	add	r3, r2
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	6839      	ldr	r1, [r7, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f001 fc24 	bl	80027ba <set_mem_page>
 8000f72:	4603      	mov	r3, r0
 8000f74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 8000f78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	781a      	ldrb	r2, [r3, #0]
 8000f80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	3328      	adds	r3, #40	; 0x28
 8000f8c:	443b      	add	r3, r7
 8000f8e:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000f92:	e009      	b.n	8000fa8 <bme68x_set_regs+0xa0>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 8000f94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f96:	68fa      	ldr	r2, [r7, #12]
 8000f98:	441a      	add	r2, r3
 8000f9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	7812      	ldrb	r2, [r2, #0]
 8000fa0:	3328      	adds	r3, #40	; 0x28
 8000fa2:	443b      	add	r3, r7
 8000fa4:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 8000fa8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	441a      	add	r2, r3
 8000fae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	7812      	ldrb	r2, [r2, #0]
 8000fb6:	3328      	adds	r3, #40	; 0x28
 8000fb8:	443b      	add	r3, r7
 8000fba:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000fbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000fc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d8c6      	bhi.n	8000f5a <bme68x_set_regs+0x52>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 8000fcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d11e      	bne.n	8001012 <bme68x_set_regs+0x10a>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8000fd8:	7c38      	ldrb	r0, [r7, #16]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	1e5a      	subs	r2, r3, #1
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685d      	ldr	r5, [r3, #4]
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	1c59      	adds	r1, r3, #1
 8000fea:	462b      	mov	r3, r5
 8000fec:	47a0      	blx	r4
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
                if (dev->intf_rslt != 0)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	f993 304c 	ldrsb.w	r3, [r3, #76]	; 0x4c
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d007      	beq.n	8001012 <bme68x_set_regs+0x10a>
                {
                    rslt = BME68X_E_COM_FAIL;
 8001002:	23fe      	movs	r3, #254	; 0xfe
 8001004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if (rslt == BME68X_OK)
 8001008:	e003      	b.n	8001012 <bme68x_set_regs+0x10a>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 800100a:	23fc      	movs	r3, #252	; 0xfc
 800100c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8001010:	e004      	b.n	800101c <bme68x_set_regs+0x114>
            if (rslt == BME68X_OK)
 8001012:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8001014:	e002      	b.n	800101c <bme68x_set_regs+0x114>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001016:	23ff      	movs	r3, #255	; 0xff
 8001018:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 800101c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001020:	4618      	mov	r0, r3
 8001022:	3728      	adds	r7, #40	; 0x28
 8001024:	46bd      	mov	sp, r7
 8001026:	bdb0      	pop	{r4, r5, r7, pc}

08001028 <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b087      	sub	sp, #28
 800102c:	af00      	add	r7, sp, #0
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	4603      	mov	r3, r0
 8001036:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001038:	6838      	ldr	r0, [r7, #0]
 800103a:	f001 fc7f 	bl	800293c <null_ptr_check>
 800103e:	4603      	mov	r3, r0
 8001040:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8001042:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d12a      	bne.n	80010a0 <bme68x_get_regs+0x78>
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d027      	beq.n	80010a0 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	7b1b      	ldrb	r3, [r3, #12]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d10e      	bne.n	8001076 <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	6839      	ldr	r1, [r7, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f001 fbac 	bl	80027ba <set_mem_page>
 8001062:	4603      	mov	r3, r0
 8001064:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 8001066:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d103      	bne.n	8001076 <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001074:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	7bf8      	ldrb	r0, [r7, #15]
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	68b9      	ldr	r1, [r7, #8]
 8001084:	47a0      	blx	r4
 8001086:	4603      	mov	r3, r0
 8001088:	461a      	mov	r2, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (dev->intf_rslt != 0)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	f993 304c 	ldrsb.w	r3, [r3, #76]	; 0x4c
 8001096:	2b00      	cmp	r3, #0
 8001098:	d004      	beq.n	80010a4 <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 800109a:	23fe      	movs	r3, #254	; 0xfe
 800109c:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 800109e:	e001      	b.n	80010a4 <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80010a0:	23ff      	movs	r3, #255	; 0xff
 80010a2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	371c      	adds	r7, #28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd90      	pop	{r4, r7, pc}

080010b0 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 80010b8:	23e0      	movs	r3, #224	; 0xe0
 80010ba:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 80010bc:	23b6      	movs	r3, #182	; 0xb6
 80010be:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f001 fc3b 	bl	800293c <null_ptr_check>
 80010c6:	4603      	mov	r3, r0
 80010c8:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d12b      	bne.n	800112a <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7b1b      	ldrb	r3, [r3, #12]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d104      	bne.n	80010e4 <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f001 fbd2 	bl	8002884 <get_mem_page>
 80010e0:	4603      	mov	r3, r0
 80010e2:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 80010e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d11e      	bne.n	800112a <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80010ec:	f107 010d 	add.w	r1, r7, #13
 80010f0:	f107 000e 	add.w	r0, r7, #14
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f7ff ff06 	bl	8000f08 <bme68x_set_regs>
 80010fc:	4603      	mov	r3, r0
 80010fe:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 8001100:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d110      	bne.n	800112a <bme68x_soft_reset+0x7a>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	6852      	ldr	r2, [r2, #4]
 8001110:	4611      	mov	r1, r2
 8001112:	f242 7010 	movw	r0, #10000	; 0x2710
 8001116:	4798      	blx	r3

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	7b1b      	ldrb	r3, [r3, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d104      	bne.n	800112a <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f001 fbaf 	bl	8002884 <get_mem_page>
 8001126:	4603      	mov	r3, r0
 8001128:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 800112a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8001142:	2300      	movs	r3, #0
 8001144:	77bb      	strb	r3, [r7, #30]
 8001146:	2301      	movs	r3, #1
 8001148:	777b      	strb	r3, [r7, #29]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 800114a:	4a7c      	ldr	r2, [pc, #496]	; (800133c <bme68x_set_conf+0x204>)
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001154:	6018      	str	r0, [r3, #0]
 8001156:	3304      	adds	r3, #4
 8001158:	7019      	strb	r1, [r3, #0]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 800115a:	2300      	movs	r3, #0
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	2300      	movs	r3, #0
 8001160:	743b      	strb	r3, [r7, #16]

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	6839      	ldr	r1, [r7, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f000 f94a 	bl	8001402 <bme68x_get_op_mode>
 800116e:	4603      	mov	r3, r0
 8001170:	77fb      	strb	r3, [r7, #31]
    if (rslt == BME68X_OK)
 8001172:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d105      	bne.n	8001186 <bme68x_set_conf+0x4e>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 800117a:	6839      	ldr	r1, [r7, #0]
 800117c:	2000      	movs	r0, #0
 800117e:	f000 f8df 	bl	8001340 <bme68x_set_op_mode>
 8001182:	4603      	mov	r3, r0
 8001184:	77fb      	strb	r3, [r7, #31]
    }

    if (conf == NULL)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d102      	bne.n	8001192 <bme68x_set_conf+0x5a>
    {
        rslt = BME68X_E_NULL_PTR;
 800118c:	23ff      	movs	r3, #255	; 0xff
 800118e:	77fb      	strb	r3, [r7, #31]
 8001190:	e0b2      	b.n	80012f8 <bme68x_set_conf+0x1c0>
    }
    else if (rslt == BME68X_OK)
 8001192:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001196:	2b00      	cmp	r3, #0
 8001198:	f040 80ae 	bne.w	80012f8 <bme68x_set_conf+0x1c0>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 800119c:	7d38      	ldrb	r0, [r7, #20]
 800119e:	f107 010c 	add.w	r1, r7, #12
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	2205      	movs	r2, #5
 80011a6:	f7ff ff3f 	bl	8001028 <bme68x_get_regs>
 80011aa:	4603      	mov	r3, r0
 80011ac:	77fb      	strb	r3, [r7, #31]
        dev->info_msg = BME68X_OK;
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        if (rslt == BME68X_OK)
 80011b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d108      	bne.n	80011d0 <bme68x_set_conf+0x98>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3303      	adds	r3, #3
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	2107      	movs	r1, #7
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 fb8b 	bl	80028e2 <boundary_check>
 80011cc:	4603      	mov	r3, r0
 80011ce:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 80011d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d108      	bne.n	80011ea <bme68x_set_conf+0xb2>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3301      	adds	r3, #1
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	2105      	movs	r1, #5
 80011e0:	4618      	mov	r0, r3
 80011e2:	f001 fb7e 	bl	80028e2 <boundary_check>
 80011e6:	4603      	mov	r3, r0
 80011e8:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 80011ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d108      	bne.n	8001204 <bme68x_set_conf+0xcc>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3302      	adds	r3, #2
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	2105      	movs	r1, #5
 80011fa:	4618      	mov	r0, r3
 80011fc:	f001 fb71 	bl	80028e2 <boundary_check>
 8001200:	4603      	mov	r3, r0
 8001202:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001204:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d107      	bne.n	800121c <bme68x_set_conf+0xe4>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	2105      	movs	r1, #5
 8001212:	4618      	mov	r0, r3
 8001214:	f001 fb65 	bl	80028e2 <boundary_check>
 8001218:	4603      	mov	r3, r0
 800121a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 800121c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d108      	bne.n	8001236 <bme68x_set_conf+0xfe>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3304      	adds	r3, #4
 8001228:	683a      	ldr	r2, [r7, #0]
 800122a:	2108      	movs	r1, #8
 800122c:	4618      	mov	r0, r3
 800122e:	f001 fb58 	bl	80028e2 <boundary_check>
 8001232:	4603      	mov	r3, r0
 8001234:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001236:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d15c      	bne.n	80012f8 <bme68x_set_conf+0x1c0>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 800123e:	7c3b      	ldrb	r3, [r7, #16]
 8001240:	b25b      	sxtb	r3, r3
 8001242:	f023 031c 	bic.w	r3, r3, #28
 8001246:	b25a      	sxtb	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	78db      	ldrb	r3, [r3, #3]
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	b25b      	sxtb	r3, r3
 8001250:	f003 031c 	and.w	r3, r3, #28
 8001254:	b25b      	sxtb	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	b25b      	sxtb	r3, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	743b      	strb	r3, [r7, #16]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	b25b      	sxtb	r3, r3
 8001262:	f003 031f 	and.w	r3, r3, #31
 8001266:	b25a      	sxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	785b      	ldrb	r3, [r3, #1]
 800126c:	015b      	lsls	r3, r3, #5
 800126e:	b25b      	sxtb	r3, r3
 8001270:	4313      	orrs	r3, r2
 8001272:	b25b      	sxtb	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	73fb      	strb	r3, [r7, #15]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	b25b      	sxtb	r3, r3
 800127c:	f023 031c 	bic.w	r3, r3, #28
 8001280:	b25a      	sxtb	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	789b      	ldrb	r3, [r3, #2]
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	b25b      	sxtb	r3, r3
 800128a:	f003 031c 	and.w	r3, r3, #28
 800128e:	b25b      	sxtb	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b25b      	sxtb	r3, r3
 8001294:	b2db      	uxtb	r3, r3
 8001296:	73fb      	strb	r3, [r7, #15]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 8001298:	7b7b      	ldrb	r3, [r7, #13]
 800129a:	b25b      	sxtb	r3, r3
 800129c:	f023 0307 	bic.w	r3, r3, #7
 80012a0:	b25a      	sxtb	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	f003 0307 	and.w	r3, r3, #7
 80012ac:	b25b      	sxtb	r3, r3
 80012ae:	4313      	orrs	r3, r2
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	737b      	strb	r3, [r7, #13]
            if (conf->odr != BME68X_ODR_NONE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	791b      	ldrb	r3, [r3, #4]
 80012ba:	2b08      	cmp	r3, #8
 80012bc:	d004      	beq.n	80012c8 <bme68x_set_conf+0x190>
            {
                odr20 = conf->odr;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	791b      	ldrb	r3, [r3, #4]
 80012c2:	77bb      	strb	r3, [r7, #30]
                odr3 = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	777b      	strb	r3, [r7, #29]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 80012c8:	7c3b      	ldrb	r3, [r7, #16]
 80012ca:	b25b      	sxtb	r3, r3
 80012cc:	f003 031f 	and.w	r3, r3, #31
 80012d0:	b25a      	sxtb	r2, r3
 80012d2:	7fbb      	ldrb	r3, [r7, #30]
 80012d4:	015b      	lsls	r3, r3, #5
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	743b      	strb	r3, [r7, #16]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 80012e0:	7b3b      	ldrb	r3, [r7, #12]
 80012e2:	b25b      	sxtb	r3, r3
 80012e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012e8:	b25a      	sxtb	r2, r3
 80012ea:	7f7b      	ldrb	r3, [r7, #29]
 80012ec:	01db      	lsls	r3, r3, #7
 80012ee:	b25b      	sxtb	r3, r3
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	733b      	strb	r3, [r7, #12]
        }
    }

    if (rslt == BME68X_OK)
 80012f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d109      	bne.n	8001314 <bme68x_set_conf+0x1dc>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8001300:	f107 010c 	add.w	r1, r7, #12
 8001304:	f107 0014 	add.w	r0, r7, #20
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	2205      	movs	r2, #5
 800130c:	f7ff fdfc 	bl	8000f08 <bme68x_set_regs>
 8001310:	4603      	mov	r3, r0
 8001312:	77fb      	strb	r3, [r7, #31]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8001314:	7f3b      	ldrb	r3, [r7, #28]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00a      	beq.n	8001330 <bme68x_set_conf+0x1f8>
 800131a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d106      	bne.n	8001330 <bme68x_set_conf+0x1f8>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8001322:	7f3b      	ldrb	r3, [r7, #28]
 8001324:	6839      	ldr	r1, [r7, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f80a 	bl	8001340 <bme68x_set_op_mode>
 800132c:	4603      	mov	r3, r0
 800132e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001330:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3720      	adds	r7, #32
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	0800c9f8 	.word	0x0800c9f8

08001340 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	6039      	str	r1, [r7, #0]
 800134a:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8001350:	2374      	movs	r3, #116	; 0x74
 8001352:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8001354:	f107 010d 	add.w	r1, r7, #13
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	2201      	movs	r2, #1
 800135c:	2074      	movs	r0, #116	; 0x74
 800135e:	f7ff fe63 	bl	8001028 <bme68x_get_regs>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 8001366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d11d      	bne.n	80013aa <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 800136e:	7b7b      	ldrb	r3, [r7, #13]
 8001370:	f003 0303 	and.w	r3, r3, #3
 8001374:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d016      	beq.n	80013aa <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 800137c:	7b7b      	ldrb	r3, [r7, #13]
 800137e:	f023 0303 	bic.w	r3, r3, #3
 8001382:	b2db      	uxtb	r3, r3
 8001384:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001386:	f107 010d 	add.w	r1, r7, #13
 800138a:	f107 000c 	add.w	r0, r7, #12
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	2201      	movs	r2, #1
 8001392:	f7ff fdb9 	bl	8000f08 <bme68x_set_regs>
 8001396:	4603      	mov	r3, r0
 8001398:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	6852      	ldr	r2, [r2, #4]
 80013a2:	4611      	mov	r1, r2
 80013a4:	f242 7010 	movw	r0, #10000	; 0x2710
 80013a8:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d003      	beq.n	80013b8 <bme68x_set_op_mode+0x78>
 80013b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0cd      	beq.n	8001354 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d01b      	beq.n	80013f6 <bme68x_set_op_mode+0xb6>
 80013be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d117      	bne.n	80013f6 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 80013c6:	7b7b      	ldrb	r3, [r7, #13]
 80013c8:	b25b      	sxtb	r3, r3
 80013ca:	f023 0303 	bic.w	r3, r3, #3
 80013ce:	b25a      	sxtb	r2, r3
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	b25b      	sxtb	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b25b      	sxtb	r3, r3
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 80013e2:	f107 010d 	add.w	r1, r7, #13
 80013e6:	f107 000c 	add.w	r0, r7, #12
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	2201      	movs	r2, #1
 80013ee:	f7ff fd8b 	bl	8000f08 <bme68x_set_regs>
 80013f2:	4603      	mov	r3, r0
 80013f4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80013f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00f      	beq.n	8001432 <bme68x_get_op_mode+0x30>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8001412:	f107 010e 	add.w	r1, r7, #14
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	2201      	movs	r2, #1
 800141a:	2074      	movs	r0, #116	; 0x74
 800141c:	f7ff fe04 	bl	8001028 <bme68x_get_regs>
 8001420:	4603      	mov	r3, r0
 8001422:	73fb      	strb	r3, [r7, #15]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	b2da      	uxtb	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	701a      	strb	r2, [r3, #0]
 8001430:	e001      	b.n	8001436 <bme68x_get_op_mode+0x34>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001432:	23ff      	movs	r3, #255	; 0xff
 8001434:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001436:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	; 0x28
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
 8001450:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8001456:	4a34      	ldr	r2, [pc, #208]	; (8001528 <bme68x_get_meas_dur+0xe4>)
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001460:	6018      	str	r0, [r3, #0]
 8001462:	3304      	adds	r3, #4
 8001464:	8019      	strh	r1, [r3, #0]

    if (conf != NULL)
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d058      	beq.n	800151e <bme68x_get_meas_dur+0xda>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	3301      	adds	r3, #1
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	2105      	movs	r1, #5
 8001474:	4618      	mov	r0, r3
 8001476:	f001 fa34 	bl	80028e2 <boundary_check>
 800147a:	4603      	mov	r3, r0
 800147c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (rslt == BME68X_OK)
 8001480:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001484:	2b00      	cmp	r3, #0
 8001486:	d109      	bne.n	800149c <bme68x_get_meas_dur+0x58>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	3302      	adds	r3, #2
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	2105      	movs	r1, #5
 8001490:	4618      	mov	r0, r3
 8001492:	f001 fa26 	bl	80028e2 <boundary_check>
 8001496:	4603      	mov	r3, r0
 8001498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }

        if (rslt == BME68X_OK)
 800149c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d108      	bne.n	80014b6 <bme68x_get_meas_dur+0x72>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	2105      	movs	r1, #5
 80014aa:	4618      	mov	r0, r3
 80014ac:	f001 fa19 	bl	80028e2 <boundary_check>
 80014b0:	4603      	mov	r3, r0
 80014b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }

        if (rslt == BME68X_OK)
 80014b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d12f      	bne.n	800151e <bme68x_get_meas_dur+0xda>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	785b      	ldrb	r3, [r3, #1]
 80014c2:	3328      	adds	r3, #40	; 0x28
 80014c4:	443b      	add	r3, r7
 80014c6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80014ca:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	789b      	ldrb	r3, [r3, #2]
 80014d0:	3328      	adds	r3, #40	; 0x28
 80014d2:	443b      	add	r3, r7
 80014d4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80014d8:	461a      	mov	r2, r3
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	4413      	add	r3, r2
 80014de:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	3328      	adds	r3, #40	; 0x28
 80014e6:	443b      	add	r3, r7
 80014e8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80014ec:	461a      	mov	r2, r3
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	4413      	add	r3, r2
 80014f2:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f240 72ab 	movw	r2, #1963	; 0x7ab
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8001500:	6a3b      	ldr	r3, [r7, #32]
 8001502:	f203 7374 	addw	r3, r3, #1908	; 0x774
 8001506:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	f603 1351 	addw	r3, r3, #2385	; 0x951
 800150e:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d003      	beq.n	800151e <bme68x_get_meas_dur+0xda>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8001516:	6a3b      	ldr	r3, [r7, #32]
 8001518:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800151c:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 800151e:	6a3b      	ldr	r3, [r7, #32]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3728      	adds	r7, #40	; 0x28
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	0800ca00 	.word	0x0800ca00

0800152c <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 800152c:	b5b0      	push	{r4, r5, r7, lr}
 800152e:	b09a      	sub	sp, #104	; 0x68
 8001530:	af00      	add	r7, sp, #0
 8001532:	60b9      	str	r1, [r7, #8]
 8001534:	607a      	str	r2, [r7, #4]
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	4603      	mov	r3, r0
 800153a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8001542:	2300      	movs	r3, #0
 8001544:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8001548:	2300      	movs	r3, #0
 800154a:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
    struct bme68x_data *field_ptr[3] = { 0 };
 800154e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
    struct bme68x_data field_data[3] = { { 0 } };
 800155a:	f107 0310 	add.w	r3, r7, #16
 800155e:	2248      	movs	r2, #72	; 0x48
 8001560:	2100      	movs	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f008 fb48 	bl	8009bf8 <memset>

    field_ptr[0] = &field_data[0];
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	65bb      	str	r3, [r7, #88]	; 0x58
    field_ptr[1] = &field_data[1];
 800156e:	f107 0310 	add.w	r3, r7, #16
 8001572:	3318      	adds	r3, #24
 8001574:	65fb      	str	r3, [r7, #92]	; 0x5c
    field_ptr[2] = &field_data[2];
 8001576:	f107 0310 	add.w	r3, r7, #16
 800157a:	3330      	adds	r3, #48	; 0x30
 800157c:	663b      	str	r3, [r7, #96]	; 0x60

    rslt = null_ptr_check(dev);
 800157e:	6838      	ldr	r0, [r7, #0]
 8001580:	f001 f9dc 	bl	800293c <null_ptr_check>
 8001584:	4603      	mov	r3, r0
 8001586:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if ((rslt == BME68X_OK) && (data != NULL))
 800158a:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 800158e:	2b00      	cmp	r3, #0
 8001590:	f040 80c1 	bne.w	8001716 <bme68x_get_data+0x1ea>
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 80bd 	beq.w	8001716 <bme68x_get_data+0x1ea>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d11c      	bne.n	80015dc <bme68x_get_data+0xb0>
        {
            rslt = read_field_data(0, data, dev);
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	68b9      	ldr	r1, [r7, #8]
 80015a6:	2000      	movs	r0, #0
 80015a8:	f000 fd8b 	bl	80020c2 <read_field_data>
 80015ac:	4603      	mov	r3, r0
 80015ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            if (rslt == BME68X_OK)
 80015b2:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	f040 80a1 	bne.w	80016fe <bme68x_get_data+0x1d2>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b25b      	sxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	da03      	bge.n	80015ce <bme68x_get_data+0xa2>
                {
                    new_fields = 1;
 80015c6:	2301      	movs	r3, #1
 80015c8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 80015cc:	e097      	b.n	80016fe <bme68x_get_data+0x1d2>
                }
                else
                {
                    new_fields = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    rslt = BME68X_W_NO_NEW_DATA;
 80015d4:	2302      	movs	r3, #2
 80015d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80015da:	e090      	b.n	80016fe <bme68x_get_data+0x1d2>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d003      	beq.n	80015ea <bme68x_get_data+0xbe>
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	f040 8087 	bne.w	80016f8 <bme68x_get_data+0x1cc>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 80015ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015ee:	6839      	ldr	r1, [r7, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 feb0 	bl	8002356 <read_all_field_data>
 80015f6:	4603      	mov	r3, r0
 80015f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

            new_fields = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8001602:	2300      	movs	r3, #0
 8001604:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8001608:	e014      	b.n	8001634 <bme68x_get_data+0x108>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 800160a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	3368      	adds	r3, #104	; 0x68
 8001612:	443b      	add	r3, r7
 8001614:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b25b      	sxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	da04      	bge.n	800162a <bme68x_get_data+0xfe>
                {
                    new_fields++;
 8001620:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8001624:	3301      	adds	r3, #1
 8001626:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 800162a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800162e:	3301      	adds	r3, #1
 8001630:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8001634:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001638:	2b02      	cmp	r3, #2
 800163a:	d803      	bhi.n	8001644 <bme68x_get_data+0x118>
 800163c:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0e2      	beq.n	800160a <bme68x_get_data+0xde>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8001644:	2300      	movs	r3, #0
 8001646:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 800164a:	e01c      	b.n	8001686 <bme68x_get_data+0x15a>
            {
                for (j = i + 1; j < 3; j++)
 800164c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001650:	3301      	adds	r3, #1
 8001652:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8001656:	e00d      	b.n	8001674 <bme68x_get_data+0x148>
                {
                    sort_sensor_data(i, j, field_ptr);
 8001658:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800165c:	f897 1065 	ldrb.w	r1, [r7, #101]	; 0x65
 8001660:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001664:	4618      	mov	r0, r3
 8001666:	f001 fb15 	bl	8002c94 <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 800166a:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800166e:	3301      	adds	r3, #1
 8001670:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 8001674:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001678:	2b02      	cmp	r3, #2
 800167a:	d9ed      	bls.n	8001658 <bme68x_get_data+0x12c>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 800167c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001680:	3301      	adds	r3, #1
 8001682:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8001686:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800168a:	2b01      	cmp	r3, #1
 800168c:	d803      	bhi.n	8001696 <bme68x_get_data+0x16a>
 800168e:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0da      	beq.n	800164c <bme68x_get_data+0x120>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8001696:	2300      	movs	r3, #0
 8001698:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 800169c:	e01c      	b.n	80016d8 <bme68x_get_data+0x1ac>
            {
                data[i] = *field_ptr[i];
 800169e:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	3368      	adds	r3, #104	; 0x68
 80016a6:	443b      	add	r3, r7
 80016a8:	f853 1c10 	ldr.w	r1, [r3, #-16]
 80016ac:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 80016b0:	4613      	mov	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	4413      	add	r3, r2
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	461a      	mov	r2, r3
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	4413      	add	r3, r2
 80016be:	461c      	mov	r4, r3
 80016c0:	460d      	mov	r5, r1
 80016c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016c6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80016ca:	e884 0003 	stmia.w	r4, {r0, r1}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80016ce:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80016d2:	3301      	adds	r3, #1
 80016d4:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 80016d8:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d803      	bhi.n	80016e8 <bme68x_get_data+0x1bc>
 80016e0:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0da      	beq.n	800169e <bme68x_get_data+0x172>
            }

            if (new_fields == 0)
 80016e8:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d106      	bne.n	80016fe <bme68x_get_data+0x1d2>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 80016f0:	2302      	movs	r3, #2
 80016f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
            if (new_fields == 0)
 80016f6:	e002      	b.n	80016fe <bme68x_get_data+0x1d2>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 80016f8:	2301      	movs	r3, #1
 80016fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        }

        if (n_data == NULL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d103      	bne.n	800170c <bme68x_get_data+0x1e0>
        {
            rslt = BME68X_E_NULL_PTR;
 8001704:	23ff      	movs	r3, #255	; 0xff
 8001706:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        if (n_data == NULL)
 800170a:	e007      	b.n	800171c <bme68x_get_data+0x1f0>
        }
        else
        {
            *n_data = new_fields;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8001712:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8001714:	e002      	b.n	800171c <bme68x_get_data+0x1f0>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001716:	23ff      	movs	r3, #255	; 0xff
 8001718:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    }

    return rslt;
 800171c:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
}
 8001720:	4618      	mov	r0, r3
 8001722:	3768      	adds	r7, #104	; 0x68
 8001724:	46bd      	mov	sp, r7
 8001726:	bdb0      	pop	{r4, r5, r7, pc}

08001728 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t nb_conv = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	773b      	strb	r3, [r7, #28]
    uint8_t hctrl, run_gas = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	777b      	strb	r3, [r7, #29]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 800173e:	f247 1370 	movw	r3, #29040	; 0x7170
 8001742:	82bb      	strh	r3, [r7, #20]

    if (conf != NULL)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d06e      	beq.n	8001828 <bme68x_set_heatr_conf+0x100>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 800174a:	6879      	ldr	r1, [r7, #4]
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff fdf7 	bl	8001340 <bme68x_set_op_mode>
 8001752:	4603      	mov	r3, r0
 8001754:	77fb      	strb	r3, [r7, #31]
        if (rslt == BME68X_OK)
 8001756:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d108      	bne.n	8001770 <bme68x_set_heatr_conf+0x48>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 800175e:	f107 021c 	add.w	r2, r7, #28
 8001762:	7bf9      	ldrb	r1, [r7, #15]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68b8      	ldr	r0, [r7, #8]
 8001768:	f001 f908 	bl	800297c <set_conf>
 800176c:	4603      	mov	r3, r0
 800176e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001770:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d159      	bne.n	800182c <bme68x_set_heatr_conf+0x104>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 8001778:	f107 0118 	add.w	r1, r7, #24
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2202      	movs	r2, #2
 8001780:	2070      	movs	r0, #112	; 0x70
 8001782:	f7ff fc51 	bl	8001028 <bme68x_get_regs>
 8001786:	4603      	mov	r3, r0
 8001788:	77fb      	strb	r3, [r7, #31]
            if (rslt == BME68X_OK)
 800178a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d14c      	bne.n	800182c <bme68x_set_heatr_conf+0x104>
            {
                if (conf->enable == BME68X_ENABLE)
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d10b      	bne.n	80017b2 <bme68x_set_heatr_conf+0x8a>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 800179a:	2300      	movs	r3, #0
 800179c:	77bb      	strb	r3, [r7, #30]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d102      	bne.n	80017ac <bme68x_set_heatr_conf+0x84>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 80017a6:	2302      	movs	r3, #2
 80017a8:	777b      	strb	r3, [r7, #29]
 80017aa:	e006      	b.n	80017ba <bme68x_set_heatr_conf+0x92>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 80017ac:	2301      	movs	r3, #1
 80017ae:	777b      	strb	r3, [r7, #29]
 80017b0:	e003      	b.n	80017ba <bme68x_set_heatr_conf+0x92>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 80017b2:	2301      	movs	r3, #1
 80017b4:	77bb      	strb	r3, [r7, #30]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 80017b6:	2300      	movs	r3, #0
 80017b8:	777b      	strb	r3, [r7, #29]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 80017ba:	7e3b      	ldrb	r3, [r7, #24]
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	f023 0308 	bic.w	r3, r3, #8
 80017c2:	b25a      	sxtb	r2, r3
 80017c4:	7fbb      	ldrb	r3, [r7, #30]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	f003 0308 	and.w	r3, r3, #8
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	4313      	orrs	r3, r2
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	763b      	strb	r3, [r7, #24]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 80017d8:	7e7b      	ldrb	r3, [r7, #25]
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	f023 030f 	bic.w	r3, r3, #15
 80017e0:	b25a      	sxtb	r2, r3
 80017e2:	7f3b      	ldrb	r3, [r7, #28]
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	f003 030f 	and.w	r3, r3, #15
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	767b      	strb	r3, [r7, #25]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 80017f4:	7e7b      	ldrb	r3, [r7, #25]
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80017fc:	b25a      	sxtb	r2, r3
 80017fe:	7f7b      	ldrb	r3, [r7, #29]
 8001800:	011b      	lsls	r3, r3, #4
 8001802:	b25b      	sxtb	r3, r3
 8001804:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001808:	b25b      	sxtb	r3, r3
 800180a:	4313      	orrs	r3, r2
 800180c:	b25b      	sxtb	r3, r3
 800180e:	b2db      	uxtb	r3, r3
 8001810:	767b      	strb	r3, [r7, #25]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 8001812:	f107 0118 	add.w	r1, r7, #24
 8001816:	f107 0014 	add.w	r0, r7, #20
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2202      	movs	r2, #2
 800181e:	f7ff fb73 	bl	8000f08 <bme68x_set_regs>
 8001822:	4603      	mov	r3, r0
 8001824:	77fb      	strb	r3, [r7, #31]
 8001826:	e001      	b.n	800182c <bme68x_set_heatr_conf+0x104>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001828:	23ff      	movs	r3, #255	; 0xff
 800182a:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800182c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3720      	adds	r7, #32
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 8001838:	b480      	push	{r7}
 800183a:	b087      	sub	sp, #28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800184c:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001930 <calc_temperature+0xf8>
 8001850:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	8bdb      	ldrh	r3, [r3, #30]
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001860:	ed9f 6a34 	vldr	s12, [pc, #208]	; 8001934 <calc_temperature+0xfc>
 8001864:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001868:	ee37 7a67 	vsub.f32	s14, s14, s15
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001872:	ee07 3a90 	vmov	s15, r3
 8001876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800187a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187e:	edc7 7a05 	vstr	s15, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	ee07 3a90 	vmov	s15, r3
 8001888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800188c:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001938 <calc_temperature+0x100>
 8001890:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	8bdb      	ldrh	r3, [r3, #30]
 8001898:	ee07 3a90 	vmov	s15, r3
 800189c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018a0:	ed9f 6a26 	vldr	s12, [pc, #152]	; 800193c <calc_temperature+0x104>
 80018a4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80018a8:	ee37 7a67 	vsub.f32	s14, s14, s15
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018b6:	ed9f 6a20 	vldr	s12, [pc, #128]	; 8001938 <calc_temperature+0x100>
 80018ba:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	8bdb      	ldrh	r3, [r3, #30]
 80018c2:	ee07 3a90 	vmov	s15, r3
 80018c6:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80018ca:	eddf 5a1c 	vldr	s11, [pc, #112]	; 800193c <calc_temperature+0x104>
 80018ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80018d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80018d6:	ee27 7a27 	vmul.f32	s14, s14, s15
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 80018e0:	ee07 3a90 	vmov	s15, r3
 80018e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018e8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80018ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
    var2 =
 80018f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f4:	edc7 7a04 	vstr	s15, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 80018f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80018fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001910:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001940 <calc_temperature+0x108>
 8001914:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001918:	edc7 7a03 	vstr	s15, [r7, #12]

    return calc_temp;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	ee07 3a90 	vmov	s15, r3
}
 8001922:	eeb0 0a67 	vmov.f32	s0, s15
 8001926:	371c      	adds	r7, #28
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	46800000 	.word	0x46800000
 8001934:	44800000 	.word	0x44800000
 8001938:	48000000 	.word	0x48000000
 800193c:	46000000 	.word	0x46000000
 8001940:	45a00000 	.word	0x45a00000

08001944 <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 8001944:	b480      	push	{r7}
 8001946:	b087      	sub	sp, #28
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001954:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001958:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800195c:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8001b98 <calc_pressure+0x254>
 8001960:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001964:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 8001968:	edd7 7a04 	vldr	s15, [r7, #16]
 800196c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	f993 302e 	ldrsb.w	r3, [r3, #46]	; 0x2e
 8001976:	ee07 3a90 	vmov	s15, r3
 800197a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800197e:	ed9f 6a87 	vldr	s12, [pc, #540]	; 8001b9c <calc_pressure+0x258>
 8001982:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800198a:	edc7 7a03 	vstr	s15, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001994:	ee07 3a90 	vmov	s15, r3
 8001998:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800199c:	edd7 7a04 	vldr	s15, [r7, #16]
 80019a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80019ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b0:	edc7 7a03 	vstr	s15, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 80019b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80019bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80019c6:	ee07 3a90 	vmov	s15, r3
 80019ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ce:	eddf 6a74 	vldr	s13, [pc, #464]	; 8001ba0 <calc_pressure+0x25c>
 80019d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019da:	edc7 7a03 	vstr	s15, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	f993 3028 	ldrsb.w	r3, [r3, #40]	; 0x28
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80019f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	eddf 6a69 	vldr	s13, [pc, #420]	; 8001ba4 <calc_pressure+0x260>
 8001a00:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001a0a:	ee07 3a90 	vmov	s15, r3
 8001a0e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a12:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a1e:	eddf 6a62 	vldr	s13, [pc, #392]	; 8001ba8 <calc_pressure+0x264>
 8001a22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a26:	edc7 7a04 	vstr	s15, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 8001a2a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a2e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8001bac <calc_pressure+0x268>
 8001a32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001a3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a42:	ee07 3a90 	vmov	s15, r3
 8001a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4e:	edc7 7a04 	vstr	s15, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	ee07 3a90 	vmov	s15, r3
 8001a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a5c:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001bb0 <calc_pressure+0x26c>
 8001a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a64:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 8001a68:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a70:	ee17 3a90 	vmov	r3, s15
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f000 8081 	beq.w	8001b7c <calc_pressure+0x238>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 8001a7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a7e:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8001bb4 <calc_pressure+0x270>
 8001a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a86:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a8e:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001bb8 <calc_pressure+0x274>
 8001a92:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001a96:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a9e:	edc7 7a05 	vstr	s15, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001aa8:	ee07 3a90 	vmov	s15, r3
 8001aac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ab4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ab8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001abc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ac0:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001bbc <calc_pressure+0x278>
 8001ac4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac8:	edc7 7a04 	vstr	s15, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ada:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001bac <calc_pressure+0x268>
 8001ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aea:	edc7 7a03 	vstr	s15, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 8001aee:	edd7 7a05 	vldr	s15, [r7, #20]
 8001af2:	eddf 6a33 	vldr	s13, [pc, #204]	; 8001bc0 <calc_pressure+0x27c>
 8001af6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001afa:	edd7 6a05 	vldr	s13, [r7, #20]
 8001afe:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8001bc0 <calc_pressure+0x27c>
 8001b02:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b0a:	edd7 6a05 	vldr	s13, [r7, #20]
 8001b0e:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8001bc0 <calc_pressure+0x27c>
 8001b12:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b20:	ee07 3a90 	vmov	s15, r3
 8001b24:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b28:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 8001b9c <calc_pressure+0x258>
 8001b2c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b34:	edc7 7a02 	vstr	s15, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 8001b38:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b44:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f993 302f 	ldrsb.w	r3, [r3, #47]	; 0x2f
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5a:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001bc4 <calc_pressure+0x280>
 8001b5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b66:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001b6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b6e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b76:	edc7 7a05 	vstr	s15, [r7, #20]
 8001b7a:	e002      	b.n	8001b82 <calc_pressure+0x23e>
    }
    else
    {
        calc_pres = 0;
 8001b7c:	f04f 0300 	mov.w	r3, #0
 8001b80:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	ee07 3a90 	vmov	s15, r3
}
 8001b88:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8c:	371c      	adds	r7, #28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	477a0000 	.word	0x477a0000
 8001b9c:	48000000 	.word	0x48000000
 8001ba0:	47800000 	.word	0x47800000
 8001ba4:	46800000 	.word	0x46800000
 8001ba8:	49000000 	.word	0x49000000
 8001bac:	47000000 	.word	0x47000000
 8001bb0:	49800000 	.word	0x49800000
 8001bb4:	45800000 	.word	0x45800000
 8001bb8:	45c35000 	.word	0x45c35000
 8001bbc:	4f000000 	.word	0x4f000000
 8001bc0:	43800000 	.word	0x43800000
 8001bc4:	43000000 	.word	0x43000000

08001bc8 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b089      	sub	sp, #36	; 0x24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	6039      	str	r1, [r7, #0]
 8001bd2:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001bda:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8001d44 <calc_humidity+0x17c>
 8001bde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be2:	edc7 7a06 	vstr	s15, [r7, #24]
    var1 = (float)((float)hum_adc) -
 8001be6:	88fb      	ldrh	r3, [r7, #6]
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	8a1b      	ldrh	r3, [r3, #16]
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bfc:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001c00:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001c0a:	ee07 3a90 	vmov	s15, r3
 8001c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c12:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001c16:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8001c1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c22:	ee76 7aa7 	vadd.f32	s15, s13, s15
    var1 = (float)((float)hum_adc) -
 8001c26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c2a:	edc7 7a05 	vstr	s15, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	8a5b      	ldrh	r3, [r3, #18]
 8001c32:	ee07 3a90 	vmov	s15, r3
 8001c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c3a:	eddf 6a43 	vldr	s13, [pc, #268]	; 8001d48 <calc_humidity+0x180>
 8001c3e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c50:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8001d4c <calc_humidity+0x184>
 8001c54:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001c58:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c64:	ee77 6aa6 	vadd.f32	s13, s15, s13
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001c6e:	ee07 3a90 	vmov	s15, r3
 8001c72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c76:	eddf 5a36 	vldr	s11, [pc, #216]	; 8001d50 <calc_humidity+0x188>
 8001c7a:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8001c7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c82:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c86:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c8a:	ee66 7a27 	vmul.f32	s15, s12, s15
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8001c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 8001c92:	ee67 7a27 	vmul.f32	s15, s14, s15
    var2 = var1 *
 8001c96:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9e:	edc7 7a04 	vstr	s15, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	7ddb      	ldrb	r3, [r3, #23]
 8001ca6:	ee07 3a90 	vmov	s15, r3
 8001caa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cae:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001d4c <calc_humidity+0x184>
 8001cb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cb6:	edc7 7a03 	vstr	s15, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001cc0:	ee07 3a90 	vmov	s15, r3
 8001cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc8:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001d54 <calc_humidity+0x18c>
 8001ccc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cd0:	edc7 7a02 	vstr	s15, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 8001cd4:	ed97 7a02 	vldr	s14, [r7, #8]
 8001cd8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ce0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ce4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ce8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cf0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d00:	edc7 7a07 	vstr	s15, [r7, #28]
    if (calc_hum > 100.0f)
 8001d04:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d08:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001d58 <calc_humidity+0x190>
 8001d0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	dd02      	ble.n	8001d1c <calc_humidity+0x154>
    {
        calc_hum = 100.0f;
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <calc_humidity+0x194>)
 8001d18:	61fb      	str	r3, [r7, #28]
 8001d1a:	e009      	b.n	8001d30 <calc_humidity+0x168>
    }
    else if (calc_hum < 0.0f)
 8001d1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d28:	d502      	bpl.n	8001d30 <calc_humidity+0x168>
    {
        calc_hum = 0.0f;
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	ee07 3a90 	vmov	s15, r3
}
 8001d36:	eeb0 0a67 	vmov.f32	s0, s15
 8001d3a:	3724      	adds	r7, #36	; 0x24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	45a00000 	.word	0x45a00000
 8001d48:	48800000 	.word	0x48800000
 8001d4c:	46800000 	.word	0x46800000
 8001d50:	49800000 	.word	0x49800000
 8001d54:	4a000000 	.word	0x4a000000
 8001d58:	42c80000 	.word	0x42c80000
 8001d5c:	42c80000 	.word	0x42c80000

08001d60 <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 8001d60:	b4b0      	push	{r4, r5, r7}
 8001d62:	b0a9      	sub	sp, #164	; 0xa4
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	603a      	str	r2, [r7, #0]
 8001d6a:	80fb      	strh	r3, [r7, #6]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	ee07 3a90 	vmov	s15, r3
 8001d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d7a:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 8001d7e:	797b      	ldrb	r3, [r7, #5]
 8001d80:	2201      	movs	r2, #1
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	ee07 3a90 	vmov	s15, r3
 8001d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d8e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
    const float lookup_k1_range[16] = {
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <calc_gas_resistance_low+0x12c>)
 8001d94:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8001d98:	461d      	mov	r5, r3
 8001d9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001da0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001da6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001daa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 8001dae:	4b38      	ldr	r3, [pc, #224]	; (8001e90 <calc_gas_resistance_low+0x130>)
 8001db0:	f107 0408 	add.w	r4, r7, #8
 8001db4:	461d      	mov	r5, r3
 8001db6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001db8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dc2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001dc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	f993 303e 	ldrsb.w	r3, [r3, #62]	; 0x3e
 8001dd0:	ee07 3a90 	vmov	s15, r3
 8001dd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001ddc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001e94 <calc_gas_resistance_low+0x134>
 8001de4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001de8:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 8001dec:	797b      	ldrb	r3, [r7, #5]
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	33a0      	adds	r3, #160	; 0xa0
 8001df2:	443b      	add	r3, r7
 8001df4:	3b58      	subs	r3, #88	; 0x58
 8001df6:	ed93 7a00 	vldr	s14, [r3]
 8001dfa:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001e98 <calc_gas_resistance_low+0x138>
 8001dfe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e0a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e12:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 8001e16:	797b      	ldrb	r3, [r7, #5]
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	33a0      	adds	r3, #160	; 0xa0
 8001e1c:	443b      	add	r3, r7
 8001e1e:	3b98      	subs	r3, #152	; 0x98
 8001e20:	ed93 7a00 	vldr	s14, [r3]
 8001e24:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001e98 <calc_gas_resistance_low+0x138>
 8001e28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e34:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 8001e38:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001e3c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001e9c <calc_gas_resistance_low+0x13c>
 8001e40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e44:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001e48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e4c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001e50:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001ea0 <calc_gas_resistance_low+0x140>
 8001e54:	ee37 6ae6 	vsub.f32	s12, s15, s13
 8001e58:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 8001e5c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001e60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e74:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

    return calc_gas_res;
 8001e78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001e7c:	ee07 3a90 	vmov	s15, r3
}
 8001e80:	eeb0 0a67 	vmov.f32	s0, s15
 8001e84:	37a4      	adds	r7, #164	; 0xa4
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bcb0      	pop	{r4, r5, r7}
 8001e8a:	4770      	bx	lr
 8001e8c:	0800ca08 	.word	0x0800ca08
 8001e90:	0800ca48 	.word	0x0800ca48
 8001e94:	44a78000 	.word	0x44a78000
 8001e98:	42c80000 	.word	0x42c80000
 8001e9c:	340637bd 	.word	0x340637bd
 8001ea0:	44000000 	.word	0x44000000

08001ea4 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	460a      	mov	r2, r1
 8001eae:	80fb      	strh	r3, [r7, #6]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8001eb4:	797b      	ldrb	r3, [r7, #5]
 8001eb6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001eba:	fa22 f303 	lsr.w	r3, r2, r3
 8001ebe:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
 8001ec2:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001ec6:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	4413      	add	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ed8:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	ee07 3a90 	vmov	s15, r3
 8001ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ee4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001f14 <calc_gas_resistance_high+0x70>
 8001ee8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	ee07 3a90 	vmov	s15, r3
 8001ef2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ef6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001efa:	edc7 7a03 	vstr	s15, [r7, #12]

    return calc_gas_res;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	ee07 3a90 	vmov	s15, r3
}
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	371c      	adds	r7, #28
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	49742400 	.word	0x49742400

08001f18 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b08b      	sub	sp, #44	; 0x2c
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	81fb      	strh	r3, [r7, #14]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 8001f24:	89fb      	ldrh	r3, [r7, #14]
 8001f26:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001f2a:	d902      	bls.n	8001f32 <calc_res_heat+0x1a>
    {
        temp = 400;
 8001f2c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001f30:	81fb      	strh	r3, [r7, #14]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	f993 3019 	ldrsb.w	r3, [r3, #25]
 8001f38:	ee07 3a90 	vmov	s15, r3
 8001f3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f40:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f48:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800205c <calc_res_heat+0x144>
 8001f4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f50:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001f5a:	ee07 3a90 	vmov	s15, r3
 8001f5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f62:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8002060 <calc_res_heat+0x148>
 8001f66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f6a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002064 <calc_res_heat+0x14c>
 8001f6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f72:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002068 <calc_res_heat+0x150>
 8001f76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f7a:	edc7 7a08 	vstr	s15, [r7, #32]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001f84:	ee07 3a90 	vmov	s15, r3
 8001f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f8c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800206c <calc_res_heat+0x154>
 8001f90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f94:	edc7 7a07 	vstr	s15, [r7, #28]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 8001f98:	89fb      	ldrh	r3, [r7, #14]
 8001f9a:	ee07 3a90 	vmov	s15, r3
 8001f9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fa2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001faa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001fae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fb2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fba:	edc7 7a06 	vstr	s15, [r7, #24]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001fc4:	ee07 3a90 	vmov	s15, r3
 8001fc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fcc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fdc:	edc7 7a05 	vstr	s15, [r7, #20]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001ff2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ff6:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ffe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002002:	ee27 7a27 	vmul.f32	s14, s14, s15
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	f993 303d 	ldrsb.w	r3, [r3, #61]	; 0x3d
 800200c:	ee07 3a90 	vmov	s15, r3
 8002010:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002014:	eddf 6a16 	vldr	s13, [pc, #88]	; 8002070 <calc_res_heat+0x158>
 8002018:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800201c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002020:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8002024:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002028:	eec6 7a26 	vdiv.f32	s15, s12, s13
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 800202c:	ee67 7a27 	vmul.f32	s15, s14, s15
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8002030:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002034:	ee77 7ac7 	vsub.f32	s15, s15, s14
        (uint8_t)(3.4f *
 8002038:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002074 <calc_res_heat+0x15c>
 800203c:	ee67 7a87 	vmul.f32	s15, s15, s14
    res_heat =
 8002040:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002044:	edc7 7a01 	vstr	s15, [r7, #4]
 8002048:	793b      	ldrb	r3, [r7, #4]
 800204a:	74fb      	strb	r3, [r7, #19]
                   25));

    return res_heat;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
}
 800204e:	4618      	mov	r0, r3
 8002050:	372c      	adds	r7, #44	; 0x2c
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	42440000 	.word	0x42440000
 8002060:	47000000 	.word	0x47000000
 8002064:	3a03126f 	.word	0x3a03126f
 8002068:	3b1a0275 	.word	0x3b1a0275
 800206c:	44800000 	.word	0x44800000
 8002070:	3b03126f 	.word	0x3b03126f
 8002074:	4059999a 	.word	0x4059999a

08002078 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	73fb      	strb	r3, [r7, #15]
    uint8_t durval;

    if (dur >= 0xfc0)
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	f5b3 6f7c 	cmp.w	r3, #4032	; 0xfc0
 800208c:	d308      	bcc.n	80020a0 <calc_gas_wait+0x28>
    {
        durval = 0xff; /* Max duration*/
 800208e:	23ff      	movs	r3, #255	; 0xff
 8002090:	73bb      	strb	r3, [r7, #14]
 8002092:	e00f      	b.n	80020b4 <calc_gas_wait+0x3c>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 8002094:	88fb      	ldrh	r3, [r7, #6]
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	3301      	adds	r3, #1
 800209e:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 80020a0:	88fb      	ldrh	r3, [r7, #6]
 80020a2:	2b3f      	cmp	r3, #63	; 0x3f
 80020a4:	d8f6      	bhi.n	8002094 <calc_gas_wait+0x1c>
        }

        durval = (uint8_t)(dur + (factor * 64));
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	019b      	lsls	r3, r3, #6
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	4413      	add	r3, r2
 80020b2:	73bb      	strb	r3, [r7, #14]
    }

    return durval;
 80020b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b08e      	sub	sp, #56	; 0x38
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME68X_OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 80020d6:	2300      	movs	r3, #0
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]
 80020e4:	609a      	str	r2, [r3, #8]
 80020e6:	731a      	strb	r2, [r3, #12]
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 80020e8:	2305      	movs	r3, #5
 80020ea:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    while ((tries) && (rslt == BME68X_OK))
 80020ee:	e123      	b.n	8002338 <read_field_data+0x276>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	461a      	mov	r2, r3
 80020f4:	0112      	lsls	r2, r2, #4
 80020f6:	4413      	add	r3, r2
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	331d      	adds	r3, #29
 80020fc:	b2d8      	uxtb	r0, r3
 80020fe:	f107 0110 	add.w	r1, r7, #16
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2211      	movs	r2, #17
 8002106:	f7fe ff8f 	bl	8001028 <bme68x_get_regs>
 800210a:	4603      	mov	r3, r0
 800210c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d103      	bne.n	800211e <read_field_data+0x5c>
        {
            rslt = BME68X_E_NULL_PTR;
 8002116:	23ff      	movs	r3, #255	; 0xff
 8002118:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            break;
 800211c:	e115      	b.n	800234a <read_field_data+0x288>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 800211e:	7c3b      	ldrb	r3, [r7, #16]
 8002120:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002124:	b2da      	uxtb	r2, r3
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 800212a:	7c3b      	ldrb	r3, [r7, #16]
 800212c:	f003 030f 	and.w	r3, r3, #15
 8002130:	b2da      	uxtb	r2, r3
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8002136:	7c7a      	ldrb	r2, [r7, #17]
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 800213c:	7cbb      	ldrb	r3, [r7, #18]
 800213e:	031a      	lsls	r2, r3, #12
 8002140:	7cfb      	ldrb	r3, [r7, #19]
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	4313      	orrs	r3, r2
 8002146:	7d3a      	ldrb	r2, [r7, #20]
 8002148:	0912      	lsrs	r2, r2, #4
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	4313      	orrs	r3, r2
 800214e:	633b      	str	r3, [r7, #48]	; 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 8002150:	7d7b      	ldrb	r3, [r7, #21]
 8002152:	031a      	lsls	r2, r3, #12
 8002154:	7dbb      	ldrb	r3, [r7, #22]
 8002156:	011b      	lsls	r3, r3, #4
 8002158:	4313      	orrs	r3, r2
 800215a:	7dfa      	ldrb	r2, [r7, #23]
 800215c:	0912      	lsrs	r2, r2, #4
 800215e:	b2d2      	uxtb	r2, r2
 8002160:	4313      	orrs	r3, r2
 8002162:	62fb      	str	r3, [r7, #44]	; 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8002164:	7e3b      	ldrb	r3, [r7, #24]
 8002166:	b29b      	uxth	r3, r3
 8002168:	021b      	lsls	r3, r3, #8
 800216a:	b29a      	uxth	r2, r3
 800216c:	7e7b      	ldrb	r3, [r7, #25]
 800216e:	b29b      	uxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	857b      	strh	r3, [r7, #42]	; 0x2a
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 8002174:	7f7b      	ldrb	r3, [r7, #29]
 8002176:	b29b      	uxth	r3, r3
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	b29a      	uxth	r2, r3
 800217c:	7fbb      	ldrb	r3, [r7, #30]
 800217e:	099b      	lsrs	r3, r3, #6
 8002180:	b2db      	uxtb	r3, r3
 8002182:	b29b      	uxth	r3, r3
 8002184:	4313      	orrs	r3, r2
 8002186:	853b      	strh	r3, [r7, #40]	; 0x28
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8002188:	7ffb      	ldrb	r3, [r7, #31]
 800218a:	b29b      	uxth	r3, r3
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	b29a      	uxth	r2, r3
 8002190:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002194:	099b      	lsrs	r3, r3, #6
 8002196:	b2db      	uxtb	r3, r3
 8002198:	b29b      	uxth	r3, r3
 800219a:	4313      	orrs	r3, r2
 800219c:	84fb      	strh	r3, [r7, #38]	; 0x26
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 800219e:	7fbb      	ldrb	r3, [r7, #30]
 80021a0:	f003 030f 	and.w	r3, r3, #15
 80021a4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 80021a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021ac:	f003 030f 	and.w	r3, r3, #15
 80021b0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d11c      	bne.n	80021f6 <read_field_data+0x134>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	b25a      	sxtb	r2, r3
 80021c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021c6:	b25b      	sxtb	r3, r3
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	b25b      	sxtb	r3, r3
 80021ce:	4313      	orrs	r3, r2
 80021d0:	b25b      	sxtb	r3, r3
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	b25a      	sxtb	r2, r3
 80021de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021e2:	b25b      	sxtb	r3, r3
 80021e4:	f003 0310 	and.w	r3, r3, #16
 80021e8:	b25b      	sxtb	r3, r3
 80021ea:	4313      	orrs	r3, r2
 80021ec:	b25b      	sxtb	r3, r3
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	701a      	strb	r2, [r3, #0]
 80021f4:	e019      	b.n	800222a <read_field_data+0x168>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	b25a      	sxtb	r2, r3
 80021fc:	7fbb      	ldrb	r3, [r7, #30]
 80021fe:	b25b      	sxtb	r3, r3
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	b25b      	sxtb	r3, r3
 8002206:	4313      	orrs	r3, r2
 8002208:	b25b      	sxtb	r3, r3
 800220a:	b2da      	uxtb	r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	b25a      	sxtb	r2, r3
 8002216:	7fbb      	ldrb	r3, [r7, #30]
 8002218:	b25b      	sxtb	r3, r3
 800221a:	f003 0310 	and.w	r3, r3, #16
 800221e:	b25b      	sxtb	r3, r3
 8002220:	4313      	orrs	r3, r2
 8002222:	b25b      	sxtb	r3, r3
 8002224:	b2da      	uxtb	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	b25b      	sxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	da70      	bge.n	8002316 <read_field_data+0x254>
 8002234:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002238:	2b00      	cmp	r3, #0
 800223a:	d16c      	bne.n	8002316 <read_field_data+0x254>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	785b      	ldrb	r3, [r3, #1]
 8002240:	335a      	adds	r3, #90	; 0x5a
 8002242:	b2d8      	uxtb	r0, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	1cd9      	adds	r1, r3, #3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f7fe feec 	bl	8001028 <bme68x_get_regs>
 8002250:	4603      	mov	r3, r0
 8002252:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            if (rslt == BME68X_OK)
 8002256:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10c      	bne.n	8002278 <read_field_data+0x1b6>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	785b      	ldrb	r3, [r3, #1]
 8002262:	3350      	adds	r3, #80	; 0x50
 8002264:	b2d8      	uxtb	r0, r3
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	1d19      	adds	r1, r3, #4
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f7fe fedb 	bl	8001028 <bme68x_get_regs>
 8002272:	4603      	mov	r3, r0
 8002274:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            }

            if (rslt == BME68X_OK)
 8002278:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800227c:	2b00      	cmp	r3, #0
 800227e:	d10c      	bne.n	800229a <read_field_data+0x1d8>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	785b      	ldrb	r3, [r3, #1]
 8002284:	3364      	adds	r3, #100	; 0x64
 8002286:	b2d8      	uxtb	r0, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	1d59      	adds	r1, r3, #5
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f7fe feca 	bl	8001028 <bme68x_get_regs>
 8002294:	4603      	mov	r3, r0
 8002296:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            }

            if (rslt == BME68X_OK)
 800229a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d139      	bne.n	8002316 <read_field_data+0x254>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022a6:	f7ff fac7 	bl	8001838 <calc_temperature>
 80022aa:	eef0 7a40 	vmov.f32	s15, s0
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	edc3 7a02 	vstr	s15, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80022b8:	f7ff fb44 	bl	8001944 <calc_pressure>
 80022bc:	eef0 7a40 	vmov.f32	s15, s0
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	edc3 7a03 	vstr	s15, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 80022c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fc7c 	bl	8001bc8 <calc_humidity>
 80022d0:	eef0 7a40 	vmov.f32	s15, s0
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	edc3 7a04 	vstr	s15, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d10c      	bne.n	80022fc <read_field_data+0x23a>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 80022e2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80022e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80022e8:	4611      	mov	r1, r2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff fdda 	bl	8001ea4 <calc_gas_resistance_high>
 80022f0:	eef0 7a40 	vmov.f32	s15, s0
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	edc3 7a05 	vstr	s15, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 80022fa:	e026      	b.n	800234a <read_field_data+0x288>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 80022fc:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8002300:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fd2b 	bl	8001d60 <calc_gas_resistance_low>
 800230a:	eef0 7a40 	vmov.f32	s15, s0
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	edc3 7a05 	vstr	s15, [r3, #20]
                break;
 8002314:	e019      	b.n	800234a <read_field_data+0x288>
            }
        }

        if (rslt == BME68X_OK)
 8002316:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800231a:	2b00      	cmp	r3, #0
 800231c:	d107      	bne.n	800232e <read_field_data+0x26c>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6852      	ldr	r2, [r2, #4]
 8002326:	4611      	mov	r1, r2
 8002328:	f242 7010 	movw	r0, #10000	; 0x2710
 800232c:	4798      	blx	r3
        }

        tries--;
 800232e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002332:	3b01      	subs	r3, #1
 8002334:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    while ((tries) && (rslt == BME68X_OK))
 8002338:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800233c:	2b00      	cmp	r3, #0
 800233e:	d004      	beq.n	800234a <read_field_data+0x288>
 8002340:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002344:	2b00      	cmp	r3, #0
 8002346:	f43f aed3 	beq.w	80020f0 <read_field_data+0x2e>
    }

    return rslt;
 800234a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800234e:	4618      	mov	r0, r3
 8002350:	3738      	adds	r7, #56	; 0x38
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8002356:	b590      	push	{r4, r7, lr}
 8002358:	b09d      	sub	sp, #116	; 0x74
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8002366:	2300      	movs	r3, #0
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
 800236a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800236e:	222f      	movs	r2, #47	; 0x2f
 8002370:	2100      	movs	r1, #0
 8002372:	4618      	mov	r0, r3
 8002374:	f007 fc40 	bl	8009bf8 <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
 800238c:	615a      	str	r2, [r3, #20]
 800238e:	831a      	strh	r2, [r3, #24]
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10c      	bne.n	80023b2 <read_all_field_data+0x5c>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3304      	adds	r3, #4
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d107      	bne.n	80023b2 <read_all_field_data+0x5c>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3308      	adds	r3, #8
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d102      	bne.n	80023b2 <read_all_field_data+0x5c>
    {
        rslt = BME68X_E_NULL_PTR;
 80023ac:	23ff      	movs	r3, #255	; 0xff
 80023ae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }

    if (rslt == BME68X_OK)
 80023b2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d109      	bne.n	80023ce <read_all_field_data+0x78>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 80023ba:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	2233      	movs	r2, #51	; 0x33
 80023c2:	201d      	movs	r0, #29
 80023c4:	f7fe fe30 	bl	8001028 <bme68x_get_regs>
 80023c8:	4603      	mov	r3, r0
 80023ca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }

    if (rslt == BME68X_OK)
 80023ce:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d109      	bne.n	80023ea <read_all_field_data+0x94>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 80023d6:	f107 0108 	add.w	r1, r7, #8
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	221e      	movs	r2, #30
 80023de:	2050      	movs	r0, #80	; 0x50
 80023e0:	f7fe fe22 	bl	8001028 <bme68x_get_regs>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 80023f0:	e1d4      	b.n	800279c <read_all_field_data+0x446>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 80023f2:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80023f6:	461a      	mov	r2, r3
 80023f8:	0112      	lsls	r2, r2, #4
 80023fa:	4413      	add	r3, r2
 80023fc:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8002400:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002404:	3370      	adds	r3, #112	; 0x70
 8002406:	443b      	add	r3, r7
 8002408:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 800240c:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	440b      	add	r3, r1
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8002420:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002424:	3370      	adds	r3, #112	; 0x70
 8002426:	443b      	add	r3, r7
 8002428:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 800242c:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	440b      	add	r3, r1
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f002 020f 	and.w	r2, r2, #15
 800243c:	b2d2      	uxtb	r2, r2
 800243e:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8002440:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002444:	1c5a      	adds	r2, r3, #1
 8002446:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	440b      	add	r3, r1
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	3270      	adds	r2, #112	; 0x70
 8002454:	443a      	add	r2, r7
 8002456:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 800245a:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 800245c:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002460:	3302      	adds	r3, #2
 8002462:	3370      	adds	r3, #112	; 0x70
 8002464:	443b      	add	r3, r7
 8002466:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800246a:	031a      	lsls	r2, r3, #12
 800246c:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002470:	3303      	adds	r3, #3
 8002472:	3370      	adds	r3, #112	; 0x70
 8002474:	443b      	add	r3, r7
 8002476:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800247a:	011b      	lsls	r3, r3, #4
 800247c:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 800247e:	f897 206d 	ldrb.w	r2, [r7, #109]	; 0x6d
 8002482:	3204      	adds	r2, #4
 8002484:	3270      	adds	r2, #112	; 0x70
 8002486:	443a      	add	r2, r7
 8002488:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 800248c:	0912      	lsrs	r2, r2, #4
 800248e:	b2d2      	uxtb	r2, r2
        adc_pres =
 8002490:	4313      	orrs	r3, r2
 8002492:	66bb      	str	r3, [r7, #104]	; 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 8002494:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002498:	3305      	adds	r3, #5
 800249a:	3370      	adds	r3, #112	; 0x70
 800249c:	443b      	add	r3, r7
 800249e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80024a2:	031a      	lsls	r2, r3, #12
 80024a4:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80024a8:	3306      	adds	r3, #6
 80024aa:	3370      	adds	r3, #112	; 0x70
 80024ac:	443b      	add	r3, r7
 80024ae:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 80024b6:	f897 206d 	ldrb.w	r2, [r7, #109]	; 0x6d
 80024ba:	3207      	adds	r2, #7
 80024bc:	3270      	adds	r2, #112	; 0x70
 80024be:	443a      	add	r2, r7
 80024c0:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 80024c4:	0912      	lsrs	r2, r2, #4
 80024c6:	b2d2      	uxtb	r2, r2
        adc_temp =
 80024c8:	4313      	orrs	r3, r2
 80024ca:	667b      	str	r3, [r7, #100]	; 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 80024cc:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80024d0:	3308      	adds	r3, #8
 80024d2:	3370      	adds	r3, #112	; 0x70
 80024d4:	443b      	add	r3, r7
 80024d6:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80024da:	b29b      	uxth	r3, r3
 80024dc:	021b      	lsls	r3, r3, #8
 80024de:	b29a      	uxth	r2, r3
 80024e0:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80024e4:	3309      	adds	r3, #9
 80024e6:	3370      	adds	r3, #112	; 0x70
 80024e8:	443b      	add	r3, r7
 80024ea:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	4313      	orrs	r3, r2
 80024f2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 80024f6:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80024fa:	330d      	adds	r3, #13
 80024fc:	3370      	adds	r3, #112	; 0x70
 80024fe:	443b      	add	r3, r7
 8002500:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002504:	b29b      	uxth	r3, r3
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	b29a      	uxth	r2, r3
 800250a:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800250e:	330e      	adds	r3, #14
 8002510:	3370      	adds	r3, #112	; 0x70
 8002512:	443b      	add	r3, r7
 8002514:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002518:	099b      	lsrs	r3, r3, #6
 800251a:	b2db      	uxtb	r3, r3
 800251c:	b29b      	uxth	r3, r3
 800251e:	4313      	orrs	r3, r2
 8002520:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8002524:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002528:	330f      	adds	r3, #15
 800252a:	3370      	adds	r3, #112	; 0x70
 800252c:	443b      	add	r3, r7
 800252e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002532:	b29b      	uxth	r3, r3
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	b29a      	uxth	r2, r3
 8002538:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800253c:	3310      	adds	r3, #16
 800253e:	3370      	adds	r3, #112	; 0x70
 8002540:	443b      	add	r3, r7
 8002542:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002546:	099b      	lsrs	r3, r3, #6
 8002548:	b2db      	uxtb	r3, r3
 800254a:	b29b      	uxth	r3, r3
 800254c:	4313      	orrs	r3, r2
 800254e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8002552:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002556:	330e      	adds	r3, #14
 8002558:	3370      	adds	r3, #112	; 0x70
 800255a:	443b      	add	r3, r7
 800255c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002560:	f003 030f 	and.w	r3, r3, #15
 8002564:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8002568:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800256c:	3310      	adds	r3, #16
 800256e:	3370      	adds	r3, #112	; 0x70
 8002570:	443b      	add	r3, r7
 8002572:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d13a      	bne.n	80025fc <read_all_field_data+0x2a6>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8002586:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	4413      	add	r3, r2
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	b25a      	sxtb	r2, r3
 8002596:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800259a:	3310      	adds	r3, #16
 800259c:	3370      	adds	r3, #112	; 0x70
 800259e:	443b      	add	r3, r7
 80025a0:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80025a4:	b25b      	sxtb	r3, r3
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	b25b      	sxtb	r3, r3
 80025ac:	4313      	orrs	r3, r2
 80025ae:	b259      	sxtb	r1, r3
 80025b0:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	b2ca      	uxtb	r2, r1
 80025be:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 80025c0:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	b25a      	sxtb	r2, r3
 80025d0:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80025d4:	3310      	adds	r3, #16
 80025d6:	3370      	adds	r3, #112	; 0x70
 80025d8:	443b      	add	r3, r7
 80025da:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80025de:	b25b      	sxtb	r3, r3
 80025e0:	f003 0310 	and.w	r3, r3, #16
 80025e4:	b25b      	sxtb	r3, r3
 80025e6:	4313      	orrs	r3, r2
 80025e8:	b259      	sxtb	r1, r3
 80025ea:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	4413      	add	r3, r2
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	b2ca      	uxtb	r2, r1
 80025f8:	701a      	strb	r2, [r3, #0]
 80025fa:	e039      	b.n	8002670 <read_all_field_data+0x31a>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 80025fc:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	b25a      	sxtb	r2, r3
 800260c:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8002610:	330e      	adds	r3, #14
 8002612:	3370      	adds	r3, #112	; 0x70
 8002614:	443b      	add	r3, r7
 8002616:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800261a:	b25b      	sxtb	r3, r3
 800261c:	f003 0320 	and.w	r3, r3, #32
 8002620:	b25b      	sxtb	r3, r3
 8002622:	4313      	orrs	r3, r2
 8002624:	b259      	sxtb	r1, r3
 8002626:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	4413      	add	r3, r2
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	b2ca      	uxtb	r2, r1
 8002634:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 8002636:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	4413      	add	r3, r2
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	b25a      	sxtb	r2, r3
 8002646:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800264a:	330e      	adds	r3, #14
 800264c:	3370      	adds	r3, #112	; 0x70
 800264e:	443b      	add	r3, r7
 8002650:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002654:	b25b      	sxtb	r3, r3
 8002656:	f003 0310 	and.w	r3, r3, #16
 800265a:	b25b      	sxtb	r3, r3
 800265c:	4313      	orrs	r3, r2
 800265e:	b259      	sxtb	r1, r3
 8002660:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	4413      	add	r3, r2
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	b2ca      	uxtb	r2, r1
 800266e:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 8002670:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	785b      	ldrb	r3, [r3, #1]
 800267e:	4619      	mov	r1, r3
 8002680:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f101 0270 	add.w	r2, r1, #112	; 0x70
 8002690:	443a      	add	r2, r7
 8002692:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002696:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 8002698:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	4413      	add	r3, r2
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	785b      	ldrb	r3, [r3, #1]
 80026a6:	f103 020a 	add.w	r2, r3, #10
 80026aa:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	440b      	add	r3, r1
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3270      	adds	r2, #112	; 0x70
 80026b8:	443a      	add	r2, r7
 80026ba:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 80026be:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 80026c0:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	785b      	ldrb	r3, [r3, #1]
 80026ce:	f103 0214 	add.w	r2, r3, #20
 80026d2:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	440b      	add	r3, r1
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	3270      	adds	r2, #112	; 0x70
 80026e0:	443a      	add	r2, r7
 80026e2:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 80026e6:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 80026e8:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	681c      	ldr	r4, [r3, #0]
 80026f4:	6839      	ldr	r1, [r7, #0]
 80026f6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80026f8:	f7ff f89e 	bl	8001838 <calc_temperature>
 80026fc:	eef0 7a40 	vmov.f32	s15, s0
 8002700:	edc4 7a02 	vstr	s15, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 8002704:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	4413      	add	r3, r2
 800270e:	681c      	ldr	r4, [r3, #0]
 8002710:	6839      	ldr	r1, [r7, #0]
 8002712:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002714:	f7ff f916 	bl	8001944 <calc_pressure>
 8002718:	eef0 7a40 	vmov.f32	s15, s0
 800271c:	edc4 7a03 	vstr	s15, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 8002720:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	681c      	ldr	r4, [r3, #0]
 800272c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8002730:	6839      	ldr	r1, [r7, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff fa48 	bl	8001bc8 <calc_humidity>
 8002738:	eef0 7a40 	vmov.f32	s15, s0
 800273c:	edc4 7a04 	vstr	s15, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d112      	bne.n	800276e <read_all_field_data+0x418>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8002748:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	4413      	add	r3, r2
 8002752:	681c      	ldr	r4, [r3, #0]
 8002754:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8002758:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800275c:	4611      	mov	r1, r2
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fba0 	bl	8001ea4 <calc_gas_resistance_high>
 8002764:	eef0 7a40 	vmov.f32	s15, s0
 8002768:	edc4 7a05 	vstr	s15, [r4, #20]
 800276c:	e011      	b.n	8002792 <read_all_field_data+0x43c>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 800276e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	4413      	add	r3, r2
 8002778:	681c      	ldr	r4, [r3, #0]
 800277a:	f897 105d 	ldrb.w	r1, [r7, #93]	; 0x5d
 800277e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff faeb 	bl	8001d60 <calc_gas_resistance_low>
 800278a:	eef0 7a40 	vmov.f32	s15, s0
 800278e:	edc4 7a05 	vstr	s15, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8002792:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8002796:	3301      	adds	r3, #1
 8002798:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 800279c:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d804      	bhi.n	80027ae <read_all_field_data+0x458>
 80027a4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f43f ae22 	beq.w	80023f2 <read_all_field_data+0x9c>
        }
    }

    return rslt;
 80027ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3774      	adds	r7, #116	; 0x74
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd90      	pop	{r4, r7, pc}

080027ba <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 80027ba:	b590      	push	{r4, r7, lr}
 80027bc:	b085      	sub	sp, #20
 80027be:	af00      	add	r7, sp, #0
 80027c0:	4603      	mov	r3, r0
 80027c2:	6039      	str	r1, [r7, #0]
 80027c4:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 80027c6:	6838      	ldr	r0, [r7, #0]
 80027c8:	f000 f8b8 	bl	800293c <null_ptr_check>
 80027cc:	4603      	mov	r3, r0
 80027ce:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80027d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d14f      	bne.n	8002878 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 80027d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	da02      	bge.n	80027e6 <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 80027e0:	2300      	movs	r3, #0
 80027e2:	73bb      	strb	r3, [r7, #14]
 80027e4:	e001      	b.n	80027ea <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 80027e6:	2310      	movs	r3, #16
 80027e8:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	7b5b      	ldrb	r3, [r3, #13]
 80027ee:	7bba      	ldrb	r2, [r7, #14]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d041      	beq.n	8002878 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	7bba      	ldrb	r2, [r7, #14]
 80027f8:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f107 010d 	add.w	r1, r7, #13
 8002806:	2201      	movs	r2, #1
 8002808:	20f3      	movs	r0, #243	; 0xf3
 800280a:	47a0      	blx	r4
 800280c:	4603      	mov	r3, r0
 800280e:	461a      	mov	r2, r3
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            if (dev->intf_rslt != 0)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	f993 304c 	ldrsb.w	r3, [r3, #76]	; 0x4c
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 8002820:	23fe      	movs	r3, #254	; 0xfe
 8002822:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 8002824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d125      	bne.n	8002878 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 800282c:	7b7b      	ldrb	r3, [r7, #13]
 800282e:	f023 0310 	bic.w	r3, r3, #16
 8002832:	b2db      	uxtb	r3, r3
 8002834:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	7b5b      	ldrb	r3, [r3, #13]
 800283a:	b25b      	sxtb	r3, r3
 800283c:	f003 0310 	and.w	r3, r3, #16
 8002840:	b25a      	sxtb	r2, r3
 8002842:	7b7b      	ldrb	r3, [r7, #13]
 8002844:	b25b      	sxtb	r3, r3
 8002846:	4313      	orrs	r3, r2
 8002848:	b25b      	sxtb	r3, r3
 800284a:	b2db      	uxtb	r3, r3
 800284c:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f107 010d 	add.w	r1, r7, #13
 800285a:	2201      	movs	r2, #1
 800285c:	2073      	movs	r0, #115	; 0x73
 800285e:	47a0      	blx	r4
 8002860:	4603      	mov	r3, r0
 8002862:	461a      	mov	r2, r3
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
                if (dev->intf_rslt != 0)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f993 304c 	ldrsb.w	r3, [r3, #76]	; 0x4c
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 8002874:	23fe      	movs	r3, #254	; 0xfe
 8002876:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8002878:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	bd90      	pop	{r4, r7, pc}

08002884 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 8002884:	b590      	push	{r4, r7, lr}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f855 	bl	800293c <null_ptr_check>
 8002892:	4603      	mov	r3, r0
 8002894:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 8002896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d11b      	bne.n	80028d6 <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f107 010e 	add.w	r1, r7, #14
 80028aa:	2201      	movs	r2, #1
 80028ac:	20f3      	movs	r0, #243	; 0xf3
 80028ae:	47a0      	blx	r4
 80028b0:	4603      	mov	r3, r0
 80028b2:	461a      	mov	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (dev->intf_rslt != 0)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f993 304c 	ldrsb.w	r3, [r3, #76]	; 0x4c
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d002      	beq.n	80028ca <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 80028c4:	23fe      	movs	r3, #254	; 0xfe
 80028c6:	73fb      	strb	r3, [r7, #15]
 80028c8:	e005      	b.n	80028d6 <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 80028ca:	7bbb      	ldrb	r3, [r7, #14]
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 80028d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd90      	pop	{r4, r7, pc}

080028e2 <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b086      	sub	sp, #24
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	60f8      	str	r0, [r7, #12]
 80028ea:	460b      	mov	r3, r1
 80028ec:	607a      	str	r2, [r7, #4]
 80028ee:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f823 	bl	800293c <null_ptr_check>
 80028f6:	4603      	mov	r3, r0
 80028f8:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d015      	beq.n	800292c <boundary_check+0x4a>
 8002900:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d111      	bne.n	800292c <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	7afa      	ldrb	r2, [r7, #11]
 800290e:	429a      	cmp	r2, r3
 8002910:	d20e      	bcs.n	8002930 <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	7afa      	ldrb	r2, [r7, #11]
 8002916:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800291e:	f043 0301 	orr.w	r3, r3, #1
 8002922:	b2da      	uxtb	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        if (*value > max)
 800292a:	e001      	b.n	8002930 <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800292c:	23ff      	movs	r3, #255	; 0xff
 800292e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002930:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00b      	beq.n	8002966 <null_ptr_check+0x2a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	2b00      	cmp	r3, #0
 8002954:	d007      	beq.n	8002966 <null_ptr_check+0x2a>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <null_ptr_check+0x2a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 8002966:	23ff      	movs	r3, #255	; 0xff
 8002968:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800296a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 800297c:	b590      	push	{r4, r7, lr}
 800297e:	b093      	sub	sp, #76	; 0x4c
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	607a      	str	r2, [r7, #4]
 8002986:	603b      	str	r3, [r7, #0]
 8002988:	460b      	mov	r3, r1
 800298a:	72fb      	strb	r3, [r7, #11]
    int8_t rslt = BME68X_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 8002992:	2300      	movs	r3, #0
 8002994:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 8002998:	236e      	movs	r3, #110	; 0x6e
 800299a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800299e:	4aa1      	ldr	r2, [pc, #644]	; (8002c24 <set_conf+0x2a8>)
 80029a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80029a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80029a6:	c303      	stmia	r3!, {r0, r1}
 80029a8:	801a      	strh	r2, [r3, #0]
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80029aa:	4a9e      	ldr	r2, [pc, #632]	; (8002c24 <set_conf+0x2a8>)
 80029ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80029b2:	c303      	stmia	r3!, {r0, r1}
 80029b4:	801a      	strh	r2, [r3, #0]
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80029b6:	4a9b      	ldr	r2, [pc, #620]	; (8002c24 <set_conf+0x2a8>)
 80029b8:	f107 0320 	add.w	r3, r7, #32
 80029bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80029be:	c303      	stmia	r3!, {r0, r1}
 80029c0:	801a      	strh	r2, [r3, #0]
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80029c2:	4a98      	ldr	r2, [pc, #608]	; (8002c24 <set_conf+0x2a8>)
 80029c4:	f107 0314 	add.w	r3, r7, #20
 80029c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80029ca:	c303      	stmia	r3!, {r0, r1}
 80029cc:	801a      	strh	r2, [r3, #0]

    switch (op_mode)
 80029ce:	7afb      	ldrb	r3, [r7, #11]
 80029d0:	2b03      	cmp	r3, #3
 80029d2:	d024      	beq.n	8002a1e <set_conf+0xa2>
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	f300 80f9 	bgt.w	8002bcc <set_conf+0x250>
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d002      	beq.n	80029e4 <set_conf+0x68>
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d07c      	beq.n	8002adc <set_conf+0x160>
 80029e2:	e0f3      	b.n	8002bcc <set_conf+0x250>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 80029e4:	235a      	movs	r3, #90	; 0x5a
 80029e6:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	885b      	ldrh	r3, [r3, #2]
 80029ee:	6839      	ldr	r1, [r7, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fa91 	bl	8001f18 <calc_res_heat>
 80029f6:	4603      	mov	r3, r0
 80029f8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 80029fc:	2364      	movs	r3, #100	; 0x64
 80029fe:	f887 3020 	strb.w	r3, [r7, #32]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	889b      	ldrh	r3, [r3, #4]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff fb36 	bl	8002078 <calc_gas_wait>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	753b      	strb	r3, [r7, #20]
            (*nb_conv) = 0;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 8002a16:	2301      	movs	r3, #1
 8002a18:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8002a1c:	e0db      	b.n	8002bd6 <set_conf+0x25a>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <set_conf+0xb2>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d103      	bne.n	8002a36 <set_conf+0xba>
            {
                rslt = BME68X_E_NULL_PTR;
 8002a2e:	23ff      	movs	r3, #255	; 0xff
 8002a30:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                break;
 8002a34:	e0cf      	b.n	8002bd6 <set_conf+0x25a>
            }

            for (i = 0; i < conf->profile_len; i++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002a3c:	e03f      	b.n	8002abe <set_conf+0x142>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002a3e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002a42:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002a46:	325a      	adds	r2, #90	; 0x5a
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	3348      	adds	r3, #72	; 0x48
 8002a4c:	443b      	add	r3, r7
 8002a4e:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	4413      	add	r3, r2
 8002a5e:	881b      	ldrh	r3, [r3, #0]
 8002a60:	f897 4046 	ldrb.w	r4, [r7, #70]	; 0x46
 8002a64:	6839      	ldr	r1, [r7, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff fa56 	bl	8001f18 <calc_res_heat>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	461a      	mov	r2, r3
 8002a70:	f104 0348 	add.w	r3, r4, #72	; 0x48
 8002a74:	443b      	add	r3, r7
 8002a76:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 8002a7a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002a7e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002a82:	3264      	adds	r2, #100	; 0x64
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	3348      	adds	r3, #72	; 0x48
 8002a88:	443b      	add	r3, r7
 8002a8a:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	68da      	ldr	r2, [r3, #12]
 8002a92:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	881b      	ldrh	r3, [r3, #0]
 8002a9c:	f897 4046 	ldrb.w	r4, [r7, #70]	; 0x46
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff fae9 	bl	8002078 <calc_gas_wait>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	f104 0348 	add.w	r3, r4, #72	; 0x48
 8002aae:	443b      	add	r3, r7
 8002ab0:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 8002ab4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002ab8:	3301      	adds	r3, #1
 8002aba:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	7c1b      	ldrb	r3, [r3, #16]
 8002ac2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d3b9      	bcc.n	8002a3e <set_conf+0xc2>
            }

            (*nb_conv) = conf->profile_len;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	7c1a      	ldrb	r2, [r3, #16]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	7c1b      	ldrb	r3, [r3, #16]
 8002ad6:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8002ada:	e07c      	b.n	8002bd6 <set_conf+0x25a>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <set_conf+0x170>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d103      	bne.n	8002af4 <set_conf+0x178>
            {
                rslt = BME68X_E_NULL_PTR;
 8002aec:	23ff      	movs	r3, #255	; 0xff
 8002aee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                break;
 8002af2:	e070      	b.n	8002bd6 <set_conf+0x25a>
            }

            if (conf->shared_heatr_dur == 0)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8a5b      	ldrh	r3, [r3, #18]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d102      	bne.n	8002b02 <set_conf+0x186>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 8002afc:	2303      	movs	r3, #3
 8002afe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }

            for (i = 0; i < conf->profile_len; i++)
 8002b02:	2300      	movs	r3, #0
 8002b04:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002b08:	e03a      	b.n	8002b80 <set_conf+0x204>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002b0a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b0e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002b12:	325a      	adds	r2, #90	; 0x5a
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	3348      	adds	r3, #72	; 0x48
 8002b18:	443b      	add	r3, r7
 8002b1a:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	f897 4046 	ldrb.w	r4, [r7, #70]	; 0x46
 8002b30:	6839      	ldr	r1, [r7, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff f9f0 	bl	8001f18 <calc_res_heat>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	f104 0348 	add.w	r3, r4, #72	; 0x48
 8002b40:	443b      	add	r3, r7
 8002b42:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 8002b46:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b4a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002b4e:	3264      	adds	r2, #100	; 0x64
 8002b50:	b2d2      	uxtb	r2, r2
 8002b52:	3348      	adds	r3, #72	; 0x48
 8002b54:	443b      	add	r3, r7
 8002b56:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	881a      	ldrh	r2, [r3, #0]
 8002b68:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	3348      	adds	r3, #72	; 0x48
 8002b70:	443b      	add	r3, r7
 8002b72:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 8002b76:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	7c1b      	ldrb	r3, [r3, #16]
 8002b84:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d3be      	bcc.n	8002b0a <set_conf+0x18e>
            }

            (*nb_conv) = conf->profile_len;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	7c1a      	ldrb	r2, [r3, #16]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	7c1b      	ldrb	r3, [r3, #16]
 8002b98:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8a5b      	ldrh	r3, [r3, #18]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 f841 	bl	8002c28 <calc_heatr_dur_shared>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
            if (rslt == BME68X_OK)
 8002bac:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10f      	bne.n	8002bd4 <set_conf+0x258>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 8002bb4:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002bb8:	f107 0043 	add.w	r0, r7, #67	; 0x43
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f7fe f9a2 	bl	8000f08 <bme68x_set_regs>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }

            break;
 8002bca:	e003      	b.n	8002bd4 <set_conf+0x258>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002bd2:	e000      	b.n	8002bd6 <set_conf+0x25a>
            break;
 8002bd4:	bf00      	nop
    }

    if (rslt == BME68X_OK)
 8002bd6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10b      	bne.n	8002bf6 <set_conf+0x27a>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8002bde:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002be2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002be6:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	f7fe f98c 	bl	8000f08 <bme68x_set_regs>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    if (rslt == BME68X_OK)
 8002bf6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10b      	bne.n	8002c16 <set_conf+0x29a>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8002bfe:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002c02:	f107 0114 	add.w	r1, r7, #20
 8002c06:	f107 0020 	add.w	r0, r7, #32
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	f7fe f97c 	bl	8000f08 <bme68x_set_regs>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 8002c16:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	374c      	adds	r7, #76	; 0x4c
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd90      	pop	{r4, r7, pc}
 8002c22:	bf00      	nop
 8002c24:	0800ca88 	.word	0x0800ca88

08002c28 <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	73fb      	strb	r3, [r7, #15]
    uint8_t heatdurval;

    if (dur >= 0x783)
 8002c36:	88fb      	ldrh	r3, [r7, #6]
 8002c38:	f240 7282 	movw	r2, #1922	; 0x782
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d902      	bls.n	8002c46 <calc_heatr_dur_shared+0x1e>
    {
        heatdurval = 0xff; /* Max duration */
 8002c40:	23ff      	movs	r3, #255	; 0xff
 8002c42:	73bb      	strb	r3, [r7, #14]
 8002c44:	e01d      	b.n	8002c82 <calc_heatr_dur_shared+0x5a>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c4c:	fb03 f202 	mul.w	r2, r3, r2
 8002c50:	4b0f      	ldr	r3, [pc, #60]	; (8002c90 <calc_heatr_dur_shared+0x68>)
 8002c52:	fba3 1302 	umull	r1, r3, r3, r2
 8002c56:	1ad2      	subs	r2, r2, r3
 8002c58:	0852      	lsrs	r2, r2, #1
 8002c5a:	4413      	add	r3, r2
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	80fb      	strh	r3, [r7, #6]
        while (dur > 0x3F)
 8002c60:	e005      	b.n	8002c6e <calc_heatr_dur_shared+0x46>
        {
            dur = dur >> 2;
 8002c62:	88fb      	ldrh	r3, [r7, #6]
 8002c64:	089b      	lsrs	r3, r3, #2
 8002c66:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 8002c68:	7bfb      	ldrb	r3, [r7, #15]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	2b3f      	cmp	r3, #63	; 0x3f
 8002c72:	d8f6      	bhi.n	8002c62 <calc_heatr_dur_shared+0x3a>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 8002c74:	88fb      	ldrh	r3, [r7, #6]
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	019b      	lsls	r3, r3, #6
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	4413      	add	r3, r2
 8002c80:	73bb      	strb	r3, [r7, #14]
    }

    return heatdurval;
 8002c82:	7bbb      	ldrb	r3, [r7, #14]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	12c8b89f 	.word	0x12c8b89f

08002c94 <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	603a      	str	r2, [r7, #0]
 8002c9e:	71fb      	strb	r3, [r7, #7]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	71bb      	strb	r3, [r7, #6]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	4413      	add	r3, r2
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	789b      	ldrb	r3, [r3, #2]
 8002cb0:	81fb      	strh	r3, [r7, #14]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 8002cb2:	79bb      	ldrb	r3, [r7, #6]
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	4413      	add	r3, r2
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	789b      	ldrb	r3, [r3, #2]
 8002cbe:	81bb      	strh	r3, [r7, #12]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	b25b      	sxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	da21      	bge.n	8002d16 <sort_sensor_data+0x82>
 8002cd2:	79bb      	ldrb	r3, [r7, #6]
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	4413      	add	r3, r2
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	b25b      	sxtb	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	da18      	bge.n	8002d16 <sort_sensor_data+0x82>
    {
        int16_t diff = meas_index2 - meas_index1;
 8002ce4:	89ba      	ldrh	r2, [r7, #12]
 8002ce6:	89fb      	ldrh	r3, [r7, #14]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	817b      	strh	r3, [r7, #10]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8002cee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cf2:	f113 0f02 	cmn.w	r3, #2
 8002cf6:	db03      	blt.n	8002d00 <sort_sensor_data+0x6c>
 8002cf8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	db03      	blt.n	8002d08 <sort_sensor_data+0x74>
 8002d00:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	dd16      	ble.n	8002d36 <sort_sensor_data+0xa2>
        {
            swap_fields(low_index, high_index, field);
 8002d08:	79b9      	ldrb	r1, [r7, #6]
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 f816 	bl	8002d40 <swap_fields>
    {
 8002d14:	e00f      	b.n	8002d36 <sort_sensor_data+0xa2>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 8002d16:	79bb      	ldrb	r3, [r7, #6]
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	b25b      	sxtb	r3, r3
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	da07      	bge.n	8002d38 <sort_sensor_data+0xa4>
    {
        swap_fields(low_index, high_index, field);
 8002d28:	79b9      	ldrb	r1, [r7, #6]
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 f806 	bl	8002d40 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 8002d34:	e000      	b.n	8002d38 <sort_sensor_data+0xa4>
    {
 8002d36:	bf00      	nop
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	603a      	str	r2, [r7, #0]
 8002d4a:	71fb      	strb	r3, [r7, #7]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	71bb      	strb	r3, [r7, #6]
    struct bme68x_data *temp;

    temp = field[index1];
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	4413      	add	r3, r2
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 8002d5c:	79bb      	ldrb	r3, [r7, #6]
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	441a      	add	r2, r3
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	6839      	ldr	r1, [r7, #0]
 8002d6a:	440b      	add	r3, r1
 8002d6c:	6812      	ldr	r2, [r2, #0]
 8002d6e:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 8002d70:	79bb      	ldrb	r3, [r7, #6]
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	4413      	add	r3, r2
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	601a      	str	r2, [r3, #0]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08e      	sub	sp, #56	; 0x38
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 8002d90:	f107 010c 	add.w	r1, r7, #12
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2217      	movs	r2, #23
 8002d98:	208a      	movs	r0, #138	; 0x8a
 8002d9a:	f7fe f945 	bl	8001028 <bme68x_get_regs>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (rslt == BME68X_OK)
 8002da4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10b      	bne.n	8002dc4 <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 8002dac:	f107 030c 	add.w	r3, r7, #12
 8002db0:	f103 0117 	add.w	r1, r3, #23
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	220e      	movs	r2, #14
 8002db8:	20e1      	movs	r0, #225	; 0xe1
 8002dba:	f7fe f935 	bl	8001028 <bme68x_get_regs>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    }

    if (rslt == BME68X_OK)
 8002dc4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10b      	bne.n	8002de4 <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 8002dcc:	f107 030c 	add.w	r3, r7, #12
 8002dd0:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2205      	movs	r2, #5
 8002dd8:	2000      	movs	r0, #0
 8002dda:	f7fe f925 	bl	8001028 <bme68x_get_regs>
 8002dde:	4603      	mov	r3, r0
 8002de0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8002de4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f040 80cb 	bne.w	8002f84 <get_calib_data+0x1fc>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8002dee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002df2:	021b      	lsls	r3, r3, #8
 8002df4:	b21a      	sxth	r2, r3
 8002df6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002dfa:	b21b      	sxth	r3, r3
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	b21b      	sxth	r3, r3
 8002e00:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 8002e06:	7b7b      	ldrb	r3, [r7, #13]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	b21a      	sxth	r2, r3
 8002e0c:	7b3b      	ldrb	r3, [r7, #12]
 8002e0e:	b21b      	sxth	r3, r3
 8002e10:	4313      	orrs	r3, r2
 8002e12:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 8002e18:	7bbb      	ldrb	r3, [r7, #14]
 8002e1a:	b25a      	sxtb	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8002e22:	7c7b      	ldrb	r3, [r7, #17]
 8002e24:	021b      	lsls	r3, r3, #8
 8002e26:	b21a      	sxth	r2, r3
 8002e28:	7c3b      	ldrb	r3, [r7, #16]
 8002e2a:	b21b      	sxth	r3, r3
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	b21b      	sxth	r3, r3
 8002e30:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 8002e36:	7cfb      	ldrb	r3, [r7, #19]
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	b21a      	sxth	r2, r3
 8002e3c:	7cbb      	ldrb	r3, [r7, #18]
 8002e3e:	b21b      	sxth	r3, r3
 8002e40:	4313      	orrs	r3, r2
 8002e42:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 8002e48:	7d3b      	ldrb	r3, [r7, #20]
 8002e4a:	b25a      	sxtb	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 8002e52:	7dfb      	ldrb	r3, [r7, #23]
 8002e54:	021b      	lsls	r3, r3, #8
 8002e56:	b21a      	sxth	r2, r3
 8002e58:	7dbb      	ldrb	r3, [r7, #22]
 8002e5a:	b21b      	sxth	r3, r3
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 8002e64:	7e7b      	ldrb	r3, [r7, #25]
 8002e66:	021b      	lsls	r3, r3, #8
 8002e68:	b21a      	sxth	r2, r3
 8002e6a:	7e3b      	ldrb	r3, [r7, #24]
 8002e6c:	b21b      	sxth	r3, r3
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 8002e76:	7efb      	ldrb	r3, [r7, #27]
 8002e78:	b25a      	sxtb	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 8002e80:	7ebb      	ldrb	r3, [r7, #26]
 8002e82:	b25a      	sxtb	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 8002e8a:	7ffb      	ldrb	r3, [r7, #31]
 8002e8c:	021b      	lsls	r3, r3, #8
 8002e8e:	b21a      	sxth	r2, r3
 8002e90:	7fbb      	ldrb	r3, [r7, #30]
 8002e92:	b21b      	sxth	r3, r3
 8002e94:	4313      	orrs	r3, r2
 8002e96:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 8002e9c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002ea0:	021b      	lsls	r3, r3, #8
 8002ea2:	b21a      	sxth	r2, r3
 8002ea4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ea8:	b21b      	sxth	r3, r3
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8002eb2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8002ebc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8002ec4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ec8:	b21b      	sxth	r3, r3
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	b21b      	sxth	r3, r3
 8002ed4:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 8002eda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	b21a      	sxth	r2, r3
 8002ee2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ee6:	091b      	lsrs	r3, r3, #4
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	b21b      	sxth	r3, r3
 8002eec:	4313      	orrs	r3, r2
 8002eee:	b21b      	sxth	r3, r3
 8002ef0:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 8002ef6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002efa:	b25a      	sxtb	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8002f00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f04:	b25a      	sxtb	r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8002f0a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002f0e:	b25a      	sxtb	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 8002f14:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8002f1c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002f20:	b25a      	sxtb	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 8002f26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002f2a:	b25a      	sxtb	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8002f30:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002f34:	021b      	lsls	r3, r3, #8
 8002f36:	b21a      	sxth	r2, r3
 8002f38:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002f3c:	b21b      	sxth	r3, r3
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 8002f46:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002f4a:	b25a      	sxtb	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 8002f50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	da00      	bge.n	8002f5e <get_calib_data+0x1d6>
 8002f5c:	330f      	adds	r3, #15
 8002f5e:	111b      	asrs	r3, r3, #4
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 8002f68:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002f6c:	b25a      	sxtb	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 8002f74:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002f78:	b25b      	sxtb	r3, r3
 8002f7a:	111b      	asrs	r3, r3, #4
 8002f7c:	b25a      	sxtb	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }

    return rslt;
 8002f84:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3738      	adds	r7, #56	; 0x38
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8002f9c:	f107 010e 	add.w	r1, r7, #14
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	20f0      	movs	r0, #240	; 0xf0
 8002fa6:	f7fe f83f 	bl	8001028 <bme68x_get_regs>
 8002faa:	4603      	mov	r3, r0
 8002fac:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8002fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d103      	bne.n	8002fbe <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 8002fb6:	7bbb      	ldrb	r3, [r7, #14]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8002fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fd2:	f000 ff69 	bl	8003ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fd6:	f000 f8a3 	bl	8003120 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fda:	f000 f963 	bl	80032a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002fde:	f000 f909 	bl	80031f4 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002fe2:	f000 f935 	bl	8003250 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  int8_t result;

  //// Set up sensor
  // Initialize the interface
  bme680_interface_init(&bme);
 8002fe6:	483f      	ldr	r0, [pc, #252]	; (80030e4 <main+0x118>)
 8002fe8:	f000 fb1a 	bl	8003620 <bme680_interface_init>
  // initialize
  result = bme68x_init(&bme);
 8002fec:	483d      	ldr	r0, [pc, #244]	; (80030e4 <main+0x118>)
 8002fee:	f7fd ff5d 	bl	8000eac <bme68x_init>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	73fb      	strb	r3, [r7, #15]
	print_error(result);
 8002ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 fb76 	bl	80036ec <print_error>
	if(result != BME68X_OK)
 8003000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d005      	beq.n	8003014 <main+0x48>
	{
		printmsg(init_fail);
 8003008:	4b37      	ldr	r3, [pc, #220]	; (80030e8 <main+0x11c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f000 fa95 	bl	800353c <printmsg>
 8003012:	e004      	b.n	800301e <main+0x52>
	}
	else
	{
		printmsg(init_suc);
 8003014:	4b35      	ldr	r3, [pc, #212]	; (80030ec <main+0x120>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f000 fa8f 	bl	800353c <printmsg>
	}
  // configure oversampling
  result = bme680_config(&bme);
 800301e:	4831      	ldr	r0, [pc, #196]	; (80030e4 <main+0x118>)
 8003020:	f000 fb24 	bl	800366c <bme680_config>
 8003024:	4603      	mov	r3, r0
 8003026:	73fb      	strb	r3, [r7, #15]
  if(result != BME68X_OK)
 8003028:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d005      	beq.n	800303c <main+0x70>
  {
  	printmsg(conf_failt);
 8003030:	4b2f      	ldr	r3, [pc, #188]	; (80030f0 <main+0x124>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f000 fa81 	bl	800353c <printmsg>
 800303a:	e004      	b.n	8003046 <main+0x7a>
  }
	else
	{
		printmsg(conf_suc);
 800303c:	4b2d      	ldr	r3, [pc, #180]	; (80030f4 <main+0x128>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f000 fa7b 	bl	800353c <printmsg>
	}
  // configure heater
  result = bme680_htr_config(&bme);
 8003046:	4827      	ldr	r0, [pc, #156]	; (80030e4 <main+0x118>)
 8003048:	f000 fb32 	bl	80036b0 <bme680_htr_config>
 800304c:	4603      	mov	r3, r0
 800304e:	73fb      	strb	r3, [r7, #15]
  if(result != BME68X_OK)
 8003050:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <main+0x98>
  {
  	printmsg(htr_conf_fail);
 8003058:	4b27      	ldr	r3, [pc, #156]	; (80030f8 <main+0x12c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4618      	mov	r0, r3
 800305e:	f000 fa6d 	bl	800353c <printmsg>
 8003062:	e004      	b.n	800306e <main+0xa2>
  }
	else
	{
		printmsg(htr_conf_suc);
 8003064:	4b25      	ldr	r3, [pc, #148]	; (80030fc <main+0x130>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4618      	mov	r0, r3
 800306a:	f000 fa67 	bl	800353c <printmsg>
	}

  //// Set task
  DWT_CTRL |= ( 1 << 0 );
 800306e:	4b24      	ldr	r3, [pc, #144]	; (8003100 <main+0x134>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a23      	ldr	r2, [pc, #140]	; (8003100 <main+0x134>)
 8003074:	f043 0301 	orr.w	r3, r3, #1
 8003078:	6013      	str	r3, [r2, #0]

  status = xTaskCreate(sensor_handler, "Sensor_Task", 200, NULL, 2, &sensor_handle);
 800307a:	4b22      	ldr	r3, [pc, #136]	; (8003104 <main+0x138>)
 800307c:	9301      	str	r3, [sp, #4]
 800307e:	2302      	movs	r3, #2
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	2300      	movs	r3, #0
 8003084:	22c8      	movs	r2, #200	; 0xc8
 8003086:	4920      	ldr	r1, [pc, #128]	; (8003108 <main+0x13c>)
 8003088:	4820      	ldr	r0, [pc, #128]	; (800310c <main+0x140>)
 800308a:	f004 ff97 	bl	8007fbc <xTaskCreate>
 800308e:	60b8      	str	r0, [r7, #8]
  configASSERT(status == pdPASS);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d00a      	beq.n	80030ac <main+0xe0>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8003096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800309a:	f383 8811 	msr	BASEPRI, r3
 800309e:	f3bf 8f6f 	isb	sy
 80030a2:	f3bf 8f4f 	dsb	sy
 80030a6:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80030a8:	bf00      	nop
 80030aa:	e7fe      	b.n	80030aa <main+0xde>

  status = xTaskCreate(task2_handler, "TASK_2", 200, "GREEN LED", 3, &task2_handle);
 80030ac:	4b18      	ldr	r3, [pc, #96]	; (8003110 <main+0x144>)
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	2303      	movs	r3, #3
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	4b17      	ldr	r3, [pc, #92]	; (8003114 <main+0x148>)
 80030b6:	22c8      	movs	r2, #200	; 0xc8
 80030b8:	4917      	ldr	r1, [pc, #92]	; (8003118 <main+0x14c>)
 80030ba:	4818      	ldr	r0, [pc, #96]	; (800311c <main+0x150>)
 80030bc:	f004 ff7e 	bl	8007fbc <xTaskCreate>
 80030c0:	60b8      	str	r0, [r7, #8]
  configASSERT(status == pdPASS);
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d00a      	beq.n	80030de <main+0x112>
        __asm volatile
 80030c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	603b      	str	r3, [r7, #0]
    }
 80030da:	bf00      	nop
 80030dc:	e7fe      	b.n	80030dc <main+0x110>
  // start scheduler
  vTaskStartScheduler();
 80030de:	f005 f8e7 	bl	80082b0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80030e2:	e7fe      	b.n	80030e2 <main+0x116>
 80030e4:	200002e0 	.word	0x200002e0
 80030e8:	20000000 	.word	0x20000000
 80030ec:	20000004 	.word	0x20000004
 80030f0:	20000008 	.word	0x20000008
 80030f4:	2000000c 	.word	0x2000000c
 80030f8:	20000010 	.word	0x20000010
 80030fc:	20000014 	.word	0x20000014
 8003100:	e0001000 	.word	0xe0001000
 8003104:	200002d8 	.word	0x200002d8
 8003108:	0800cbb4 	.word	0x0800cbb4
 800310c:	08003809 	.word	0x08003809
 8003110:	200002dc 	.word	0x200002dc
 8003114:	0800cbc0 	.word	0x0800cbc0
 8003118:	0800cbcc 	.word	0x0800cbcc
 800311c:	08003959 	.word	0x08003959

08003120 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b094      	sub	sp, #80	; 0x50
 8003124:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003126:	f107 0320 	add.w	r3, r7, #32
 800312a:	2230      	movs	r2, #48	; 0x30
 800312c:	2100      	movs	r1, #0
 800312e:	4618      	mov	r0, r3
 8003130:	f006 fd62 	bl	8009bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003134:	f107 030c 	add.w	r3, r7, #12
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	609a      	str	r2, [r3, #8]
 8003140:	60da      	str	r2, [r3, #12]
 8003142:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003144:	2300      	movs	r3, #0
 8003146:	60bb      	str	r3, [r7, #8]
 8003148:	4b28      	ldr	r3, [pc, #160]	; (80031ec <SystemClock_Config+0xcc>)
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	4a27      	ldr	r2, [pc, #156]	; (80031ec <SystemClock_Config+0xcc>)
 800314e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003152:	6413      	str	r3, [r2, #64]	; 0x40
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <SystemClock_Config+0xcc>)
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315c:	60bb      	str	r3, [r7, #8]
 800315e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003160:	2300      	movs	r3, #0
 8003162:	607b      	str	r3, [r7, #4]
 8003164:	4b22      	ldr	r3, [pc, #136]	; (80031f0 <SystemClock_Config+0xd0>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a21      	ldr	r2, [pc, #132]	; (80031f0 <SystemClock_Config+0xd0>)
 800316a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	4b1f      	ldr	r3, [pc, #124]	; (80031f0 <SystemClock_Config+0xd0>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003178:	607b      	str	r3, [r7, #4]
 800317a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800317c:	2302      	movs	r3, #2
 800317e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003180:	2301      	movs	r3, #1
 8003182:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003184:	2310      	movs	r3, #16
 8003186:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003188:	2302      	movs	r3, #2
 800318a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800318c:	2300      	movs	r3, #0
 800318e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003190:	2308      	movs	r3, #8
 8003192:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8003194:	2332      	movs	r3, #50	; 0x32
 8003196:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003198:	2304      	movs	r3, #4
 800319a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800319c:	2307      	movs	r3, #7
 800319e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031a0:	f107 0320 	add.w	r3, r7, #32
 80031a4:	4618      	mov	r0, r3
 80031a6:	f002 f9e9 	bl	800557c <HAL_RCC_OscConfig>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80031b0:	f000 fc0c 	bl	80039cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031b4:	230f      	movs	r3, #15
 80031b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031b8:	2302      	movs	r3, #2
 80031ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80031c0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80031c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80031c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80031cc:	f107 030c 	add.w	r3, r7, #12
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f002 fc4a 	bl	8005a6c <HAL_RCC_ClockConfig>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80031de:	f000 fbf5 	bl	80039cc <Error_Handler>
  }
}
 80031e2:	bf00      	nop
 80031e4:	3750      	adds	r7, #80	; 0x50
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40023800 	.word	0x40023800
 80031f0:	40007000 	.word	0x40007000

080031f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80031f8:	4b12      	ldr	r3, [pc, #72]	; (8003244 <MX_I2C1_Init+0x50>)
 80031fa:	4a13      	ldr	r2, [pc, #76]	; (8003248 <MX_I2C1_Init+0x54>)
 80031fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80031fe:	4b11      	ldr	r3, [pc, #68]	; (8003244 <MX_I2C1_Init+0x50>)
 8003200:	4a12      	ldr	r2, [pc, #72]	; (800324c <MX_I2C1_Init+0x58>)
 8003202:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003204:	4b0f      	ldr	r3, [pc, #60]	; (8003244 <MX_I2C1_Init+0x50>)
 8003206:	2200      	movs	r2, #0
 8003208:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800320a:	4b0e      	ldr	r3, [pc, #56]	; (8003244 <MX_I2C1_Init+0x50>)
 800320c:	2200      	movs	r2, #0
 800320e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003210:	4b0c      	ldr	r3, [pc, #48]	; (8003244 <MX_I2C1_Init+0x50>)
 8003212:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003216:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003218:	4b0a      	ldr	r3, [pc, #40]	; (8003244 <MX_I2C1_Init+0x50>)
 800321a:	2200      	movs	r2, #0
 800321c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800321e:	4b09      	ldr	r3, [pc, #36]	; (8003244 <MX_I2C1_Init+0x50>)
 8003220:	2200      	movs	r2, #0
 8003222:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003224:	4b07      	ldr	r3, [pc, #28]	; (8003244 <MX_I2C1_Init+0x50>)
 8003226:	2200      	movs	r2, #0
 8003228:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800322a:	4b06      	ldr	r3, [pc, #24]	; (8003244 <MX_I2C1_Init+0x50>)
 800322c:	2200      	movs	r2, #0
 800322e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003230:	4804      	ldr	r0, [pc, #16]	; (8003244 <MX_I2C1_Init+0x50>)
 8003232:	f001 f9e3 	bl	80045fc <HAL_I2C_Init>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800323c:	f000 fbc6 	bl	80039cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003240:	bf00      	nop
 8003242:	bd80      	pop	{r7, pc}
 8003244:	20000220 	.word	0x20000220
 8003248:	40005400 	.word	0x40005400
 800324c:	000186a0 	.word	0x000186a0

08003250 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003254:	4b11      	ldr	r3, [pc, #68]	; (800329c <MX_USART2_UART_Init+0x4c>)
 8003256:	4a12      	ldr	r2, [pc, #72]	; (80032a0 <MX_USART2_UART_Init+0x50>)
 8003258:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800325a:	4b10      	ldr	r3, [pc, #64]	; (800329c <MX_USART2_UART_Init+0x4c>)
 800325c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003260:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003262:	4b0e      	ldr	r3, [pc, #56]	; (800329c <MX_USART2_UART_Init+0x4c>)
 8003264:	2200      	movs	r2, #0
 8003266:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003268:	4b0c      	ldr	r3, [pc, #48]	; (800329c <MX_USART2_UART_Init+0x4c>)
 800326a:	2200      	movs	r2, #0
 800326c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800326e:	4b0b      	ldr	r3, [pc, #44]	; (800329c <MX_USART2_UART_Init+0x4c>)
 8003270:	2200      	movs	r2, #0
 8003272:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003274:	4b09      	ldr	r3, [pc, #36]	; (800329c <MX_USART2_UART_Init+0x4c>)
 8003276:	220c      	movs	r2, #12
 8003278:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800327a:	4b08      	ldr	r3, [pc, #32]	; (800329c <MX_USART2_UART_Init+0x4c>)
 800327c:	2200      	movs	r2, #0
 800327e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003280:	4b06      	ldr	r3, [pc, #24]	; (800329c <MX_USART2_UART_Init+0x4c>)
 8003282:	2200      	movs	r2, #0
 8003284:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003286:	4805      	ldr	r0, [pc, #20]	; (800329c <MX_USART2_UART_Init+0x4c>)
 8003288:	f003 f8f0 	bl	800646c <HAL_UART_Init>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003292:	f000 fb9b 	bl	80039cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003296:	bf00      	nop
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	20000274 	.word	0x20000274
 80032a0:	40004400 	.word	0x40004400

080032a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08c      	sub	sp, #48	; 0x30
 80032a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032aa:	f107 031c 	add.w	r3, r7, #28
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	605a      	str	r2, [r3, #4]
 80032b4:	609a      	str	r2, [r3, #8]
 80032b6:	60da      	str	r2, [r3, #12]
 80032b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80032ba:	2300      	movs	r3, #0
 80032bc:	61bb      	str	r3, [r7, #24]
 80032be:	4b99      	ldr	r3, [pc, #612]	; (8003524 <MX_GPIO_Init+0x280>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c2:	4a98      	ldr	r2, [pc, #608]	; (8003524 <MX_GPIO_Init+0x280>)
 80032c4:	f043 0310 	orr.w	r3, r3, #16
 80032c8:	6313      	str	r3, [r2, #48]	; 0x30
 80032ca:	4b96      	ldr	r3, [pc, #600]	; (8003524 <MX_GPIO_Init+0x280>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	f003 0310 	and.w	r3, r3, #16
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	4b92      	ldr	r3, [pc, #584]	; (8003524 <MX_GPIO_Init+0x280>)
 80032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032de:	4a91      	ldr	r2, [pc, #580]	; (8003524 <MX_GPIO_Init+0x280>)
 80032e0:	f043 0304 	orr.w	r3, r3, #4
 80032e4:	6313      	str	r3, [r2, #48]	; 0x30
 80032e6:	4b8f      	ldr	r3, [pc, #572]	; (8003524 <MX_GPIO_Init+0x280>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	617b      	str	r3, [r7, #20]
 80032f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80032f2:	2300      	movs	r3, #0
 80032f4:	613b      	str	r3, [r7, #16]
 80032f6:	4b8b      	ldr	r3, [pc, #556]	; (8003524 <MX_GPIO_Init+0x280>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	4a8a      	ldr	r2, [pc, #552]	; (8003524 <MX_GPIO_Init+0x280>)
 80032fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003300:	6313      	str	r3, [r2, #48]	; 0x30
 8003302:	4b88      	ldr	r3, [pc, #544]	; (8003524 <MX_GPIO_Init+0x280>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800330a:	613b      	str	r3, [r7, #16]
 800330c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800330e:	2300      	movs	r3, #0
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	4b84      	ldr	r3, [pc, #528]	; (8003524 <MX_GPIO_Init+0x280>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003316:	4a83      	ldr	r2, [pc, #524]	; (8003524 <MX_GPIO_Init+0x280>)
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	6313      	str	r3, [r2, #48]	; 0x30
 800331e:	4b81      	ldr	r3, [pc, #516]	; (8003524 <MX_GPIO_Init+0x280>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	4b7d      	ldr	r3, [pc, #500]	; (8003524 <MX_GPIO_Init+0x280>)
 8003330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003332:	4a7c      	ldr	r2, [pc, #496]	; (8003524 <MX_GPIO_Init+0x280>)
 8003334:	f043 0302 	orr.w	r3, r3, #2
 8003338:	6313      	str	r3, [r2, #48]	; 0x30
 800333a:	4b7a      	ldr	r3, [pc, #488]	; (8003524 <MX_GPIO_Init+0x280>)
 800333c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	4b76      	ldr	r3, [pc, #472]	; (8003524 <MX_GPIO_Init+0x280>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334e:	4a75      	ldr	r2, [pc, #468]	; (8003524 <MX_GPIO_Init+0x280>)
 8003350:	f043 0308 	orr.w	r3, r3, #8
 8003354:	6313      	str	r3, [r2, #48]	; 0x30
 8003356:	4b73      	ldr	r3, [pc, #460]	; (8003524 <MX_GPIO_Init+0x280>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003362:	2200      	movs	r2, #0
 8003364:	2108      	movs	r1, #8
 8003366:	4870      	ldr	r0, [pc, #448]	; (8003528 <MX_GPIO_Init+0x284>)
 8003368:	f001 f914 	bl	8004594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800336c:	2201      	movs	r2, #1
 800336e:	2101      	movs	r1, #1
 8003370:	486e      	ldr	r0, [pc, #440]	; (800352c <MX_GPIO_Init+0x288>)
 8003372:	f001 f90f 	bl	8004594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8003376:	2200      	movs	r2, #0
 8003378:	f24f 0110 	movw	r1, #61456	; 0xf010
 800337c:	486c      	ldr	r0, [pc, #432]	; (8003530 <MX_GPIO_Init+0x28c>)
 800337e:	f001 f909 	bl	8004594 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8003382:	2308      	movs	r3, #8
 8003384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003386:	2301      	movs	r3, #1
 8003388:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338e:	2300      	movs	r3, #0
 8003390:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8003392:	f107 031c 	add.w	r3, r7, #28
 8003396:	4619      	mov	r1, r3
 8003398:	4863      	ldr	r0, [pc, #396]	; (8003528 <MX_GPIO_Init+0x284>)
 800339a:	f000 ff5f 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800339e:	2301      	movs	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a2:	2301      	movs	r3, #1
 80033a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a6:	2300      	movs	r3, #0
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033aa:	2300      	movs	r3, #0
 80033ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80033ae:	f107 031c 	add.w	r3, r7, #28
 80033b2:	4619      	mov	r1, r3
 80033b4:	485d      	ldr	r0, [pc, #372]	; (800352c <MX_GPIO_Init+0x288>)
 80033b6:	f000 ff51 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80033ba:	2308      	movs	r3, #8
 80033bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033be:	2302      	movs	r3, #2
 80033c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033ca:	2305      	movs	r3, #5
 80033cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80033ce:	f107 031c 	add.w	r3, r7, #28
 80033d2:	4619      	mov	r1, r3
 80033d4:	4855      	ldr	r0, [pc, #340]	; (800352c <MX_GPIO_Init+0x288>)
 80033d6:	f000 ff41 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80033da:	2301      	movs	r3, #1
 80033dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80033de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80033e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80033e8:	f107 031c 	add.w	r3, r7, #28
 80033ec:	4619      	mov	r1, r3
 80033ee:	4851      	ldr	r0, [pc, #324]	; (8003534 <MX_GPIO_Init+0x290>)
 80033f0:	f000 ff34 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80033f4:	2310      	movs	r3, #16
 80033f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f8:	2302      	movs	r3, #2
 80033fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003400:	2300      	movs	r3, #0
 8003402:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003404:	2306      	movs	r3, #6
 8003406:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003408:	f107 031c 	add.w	r3, r7, #28
 800340c:	4619      	mov	r1, r3
 800340e:	4849      	ldr	r0, [pc, #292]	; (8003534 <MX_GPIO_Init+0x290>)
 8003410:	f000 ff24 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8003414:	23e0      	movs	r3, #224	; 0xe0
 8003416:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003418:	2302      	movs	r3, #2
 800341a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341c:	2300      	movs	r3, #0
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003420:	2300      	movs	r3, #0
 8003422:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003424:	2305      	movs	r3, #5
 8003426:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003428:	f107 031c 	add.w	r3, r7, #28
 800342c:	4619      	mov	r1, r3
 800342e:	4841      	ldr	r0, [pc, #260]	; (8003534 <MX_GPIO_Init+0x290>)
 8003430:	f000 ff14 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003434:	2304      	movs	r3, #4
 8003436:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003438:	2300      	movs	r3, #0
 800343a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343c:	2300      	movs	r3, #0
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003440:	f107 031c 	add.w	r3, r7, #28
 8003444:	4619      	mov	r1, r3
 8003446:	483c      	ldr	r0, [pc, #240]	; (8003538 <MX_GPIO_Init+0x294>)
 8003448:	f000 ff08 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800344c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003452:	2302      	movs	r3, #2
 8003454:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003456:	2300      	movs	r3, #0
 8003458:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345a:	2300      	movs	r3, #0
 800345c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800345e:	2305      	movs	r3, #5
 8003460:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003462:	f107 031c 	add.w	r3, r7, #28
 8003466:	4619      	mov	r1, r3
 8003468:	4833      	ldr	r0, [pc, #204]	; (8003538 <MX_GPIO_Init+0x294>)
 800346a:	f000 fef7 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800346e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8003472:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003474:	2301      	movs	r3, #1
 8003476:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003478:	2300      	movs	r3, #0
 800347a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347c:	2300      	movs	r3, #0
 800347e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003480:	f107 031c 	add.w	r3, r7, #28
 8003484:	4619      	mov	r1, r3
 8003486:	482a      	ldr	r0, [pc, #168]	; (8003530 <MX_GPIO_Init+0x28c>)
 8003488:	f000 fee8 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800348c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8003490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003492:	2302      	movs	r3, #2
 8003494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800349a:	2300      	movs	r3, #0
 800349c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800349e:	2306      	movs	r3, #6
 80034a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034a2:	f107 031c 	add.w	r3, r7, #28
 80034a6:	4619      	mov	r1, r3
 80034a8:	4820      	ldr	r0, [pc, #128]	; (800352c <MX_GPIO_Init+0x288>)
 80034aa:	f000 fed7 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80034ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034b4:	2300      	movs	r3, #0
 80034b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80034bc:	f107 031c 	add.w	r3, r7, #28
 80034c0:	4619      	mov	r1, r3
 80034c2:	481c      	ldr	r0, [pc, #112]	; (8003534 <MX_GPIO_Init+0x290>)
 80034c4:	f000 feca 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80034c8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80034cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ce:	2302      	movs	r3, #2
 80034d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d2:	2300      	movs	r3, #0
 80034d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d6:	2300      	movs	r3, #0
 80034d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80034da:	230a      	movs	r3, #10
 80034dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034de:	f107 031c 	add.w	r3, r7, #28
 80034e2:	4619      	mov	r1, r3
 80034e4:	4813      	ldr	r0, [pc, #76]	; (8003534 <MX_GPIO_Init+0x290>)
 80034e6:	f000 feb9 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80034ea:	2320      	movs	r3, #32
 80034ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034ee:	2300      	movs	r3, #0
 80034f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80034f6:	f107 031c 	add.w	r3, r7, #28
 80034fa:	4619      	mov	r1, r3
 80034fc:	480c      	ldr	r0, [pc, #48]	; (8003530 <MX_GPIO_Init+0x28c>)
 80034fe:	f000 fead 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8003502:	2302      	movs	r3, #2
 8003504:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003506:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800350a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350c:	2300      	movs	r3, #0
 800350e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8003510:	f107 031c 	add.w	r3, r7, #28
 8003514:	4619      	mov	r1, r3
 8003516:	4804      	ldr	r0, [pc, #16]	; (8003528 <MX_GPIO_Init+0x284>)
 8003518:	f000 fea0 	bl	800425c <HAL_GPIO_Init>

}
 800351c:	bf00      	nop
 800351e:	3730      	adds	r7, #48	; 0x30
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40023800 	.word	0x40023800
 8003528:	40021000 	.word	0x40021000
 800352c:	40020800 	.word	0x40020800
 8003530:	40020c00 	.word	0x40020c00
 8003534:	40020000 	.word	0x40020000
 8003538:	40020400 	.word	0x40020400

0800353c <printmsg>:

/* USER CODE BEGIN 4 */
void printmsg(const char* msg)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7fc fe43 	bl	80001d0 <strlen>
 800354a:	4603      	mov	r3, r0
 800354c:	b29a      	uxth	r2, r3
 800354e:	f04f 33ff 	mov.w	r3, #4294967295
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4803      	ldr	r0, [pc, #12]	; (8003564 <printmsg+0x28>)
 8003556:	f002 ffd6 	bl	8006506 <HAL_UART_Transmit>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20000274 	.word	0x20000274

08003568 <user_i2c_read>:

BME68X_INTF_RET_TYPE user_i2c_read(uint8_t reg_addr, uint8_t *data, uint32_t len, void *intf_ptr)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b08a      	sub	sp, #40	; 0x28
 800356c:	af04      	add	r7, sp, #16
 800356e:	60b9      	str	r1, [r7, #8]
 8003570:	607a      	str	r2, [r7, #4]
 8003572:	603b      	str	r3, [r7, #0]
 8003574:	4603      	mov	r3, r0
 8003576:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr <<1;
 800357e:	7dfb      	ldrb	r3, [r7, #23]
 8003580:	b29b      	uxth	r3, r3
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	82bb      	strh	r3, [r7, #20]
//  HAL_I2C_Master_Transmit(&hi2c1, DevAddress, &reg_addr, 1, 1000);
//  HAL_I2C_Master_Receive(&hi2c1, DevAddress, data, len, 1000);
	HAL_I2C_Mem_Read(&hi2c1, DevAddress, reg_addr, 1, data, len, 15);
 8003586:	7bfb      	ldrb	r3, [r7, #15]
 8003588:	b29a      	uxth	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	b29b      	uxth	r3, r3
 800358e:	8ab9      	ldrh	r1, [r7, #20]
 8003590:	200f      	movs	r0, #15
 8003592:	9002      	str	r0, [sp, #8]
 8003594:	9301      	str	r3, [sp, #4]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	2301      	movs	r3, #1
 800359c:	4803      	ldr	r0, [pc, #12]	; (80035ac <user_i2c_read+0x44>)
 800359e:	f001 fa6b 	bl	8004a78 <HAL_I2C_Mem_Read>
  return 0; // Success
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20000220 	.word	0x20000220

080035b0 <user_i2c_write>:

BME68X_INTF_RET_TYPE user_i2c_write(uint8_t reg_addr, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	; 0x28
 80035b4:	af04      	add	r7, sp, #16
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	607a      	str	r2, [r7, #4]
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	4603      	mov	r3, r0
 80035be:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr <<1;
 80035c6:	7dfb      	ldrb	r3, [r7, #23]
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	82bb      	strh	r3, [r7, #20]
//	HAL_I2C_Master_Transmit(&hi2c1, DevAddress, &reg_addr, len+1, 1000);
	HAL_I2C_Mem_Write(&hi2c1, DevAddress, reg_addr, 1, (uint8_t*)data, len, 15);
 80035ce:	7bfb      	ldrb	r3, [r7, #15]
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	8ab9      	ldrh	r1, [r7, #20]
 80035d8:	200f      	movs	r0, #15
 80035da:	9002      	str	r0, [sp, #8]
 80035dc:	9301      	str	r3, [sp, #4]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	2301      	movs	r3, #1
 80035e4:	4803      	ldr	r0, [pc, #12]	; (80035f4 <user_i2c_write+0x44>)
 80035e6:	f001 f94d 	bl	8004884 <HAL_I2C_Mem_Write>
  return 0; // Success
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	20000220 	.word	0x20000220

080035f8 <bme68x_delay_us>:

void bme68x_delay_us(uint32_t period, void *ntf_ptr)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
	HAL_Delay(period/1000);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a05      	ldr	r2, [pc, #20]	; (800361c <bme68x_delay_us+0x24>)
 8003606:	fba2 2303 	umull	r2, r3, r2, r3
 800360a:	099b      	lsrs	r3, r3, #6
 800360c:	4618      	mov	r0, r3
 800360e:	f000 fc8d 	bl	8003f2c <HAL_Delay>
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	10624dd3 	.word	0x10624dd3

08003620 <bme680_interface_init>:

static void bme680_interface_init(struct bme68x_dev* dev_ptr)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint8_t dev_addr;
	dev_addr = BME68X_I2C_ADDR_HIGH;
 8003628:	2377      	movs	r3, #119	; 0x77
 800362a:	73fb      	strb	r3, [r7, #15]
	dev_ptr -> intf = BME68X_I2C_INTF;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	731a      	strb	r2, [r3, #12]
	dev_ptr -> read = user_i2c_read;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a0a      	ldr	r2, [pc, #40]	; (8003660 <bme680_interface_init+0x40>)
 8003636:	641a      	str	r2, [r3, #64]	; 0x40
	dev_ptr -> write = user_i2c_write;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4a0a      	ldr	r2, [pc, #40]	; (8003664 <bme680_interface_init+0x44>)
 800363c:	645a      	str	r2, [r3, #68]	; 0x44
	dev_ptr -> delay_us = bme68x_delay_us;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a09      	ldr	r2, [pc, #36]	; (8003668 <bme680_interface_init+0x48>)
 8003642:	649a      	str	r2, [r3, #72]	; 0x48
	dev_ptr -> intf_ptr = &dev_addr;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f107 020f 	add.w	r2, r7, #15
 800364a:	605a      	str	r2, [r3, #4]
	dev_ptr -> amb_temp = 25;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2219      	movs	r2, #25
 8003650:	739a      	strb	r2, [r3, #14]
}
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	08003569 	.word	0x08003569
 8003664:	080035b1 	.word	0x080035b1
 8003668:	080035f9 	.word	0x080035f9

0800366c <bme680_config>:

static int8_t bme680_config(struct bme68x_dev* bme680_ptr)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
	sensor_conf.filter = iir_filter;
 8003674:	4b0d      	ldr	r3, [pc, #52]	; (80036ac <bme680_config+0x40>)
 8003676:	2200      	movs	r2, #0
 8003678:	70da      	strb	r2, [r3, #3]
	sensor_conf.odr = odr_time;
 800367a:	4b0c      	ldr	r3, [pc, #48]	; (80036ac <bme680_config+0x40>)
 800367c:	2208      	movs	r2, #8
 800367e:	711a      	strb	r2, [r3, #4]
	sensor_conf.os_hum = hum_os;
 8003680:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <bme680_config+0x40>)
 8003682:	2205      	movs	r2, #5
 8003684:	701a      	strb	r2, [r3, #0]
	sensor_conf.os_pres = pres_os;
 8003686:	4b09      	ldr	r3, [pc, #36]	; (80036ac <bme680_config+0x40>)
 8003688:	2201      	movs	r2, #1
 800368a:	709a      	strb	r2, [r3, #2]
	sensor_conf.os_temp = temp_os;
 800368c:	4b07      	ldr	r3, [pc, #28]	; (80036ac <bme680_config+0x40>)
 800368e:	2202      	movs	r2, #2
 8003690:	705a      	strb	r2, [r3, #1]

	int8_t rslt = bme68x_set_conf(&sensor_conf, bme680_ptr);
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4805      	ldr	r0, [pc, #20]	; (80036ac <bme680_config+0x40>)
 8003696:	f7fd fd4f 	bl	8001138 <bme68x_set_conf>
 800369a:	4603      	mov	r3, r0
 800369c:	73fb      	strb	r3, [r7, #15]
	return rslt;
 800369e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	200002bc 	.word	0x200002bc

080036b0 <bme680_htr_config>:

static int8_t bme680_htr_config(struct bme68x_dev* bme680_ptr)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	htr_conf.enable = htr_enable;
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <bme680_htr_config+0x38>)
 80036ba:	2201      	movs	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
	htr_conf.heatr_dur = htr_dur;
 80036be:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <bme680_htr_config+0x38>)
 80036c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036c4:	809a      	strh	r2, [r3, #4]
	htr_conf.heatr_temp = htr_temp;
 80036c6:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <bme680_htr_config+0x38>)
 80036c8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80036cc:	805a      	strh	r2, [r3, #2]

	int8_t rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &htr_conf, bme680_ptr);
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	4905      	ldr	r1, [pc, #20]	; (80036e8 <bme680_htr_config+0x38>)
 80036d2:	2001      	movs	r0, #1
 80036d4:	f7fe f828 	bl	8001728 <bme68x_set_heatr_conf>
 80036d8:	4603      	mov	r3, r0
 80036da:	73fb      	strb	r3, [r7, #15]
	return rslt;
 80036dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	200002c4 	.word	0x200002c4

080036ec <print_error>:

void print_error(int8_t result)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	71fb      	strb	r3, [r7, #7]
	const char *return_msg;
	if(result == BME68X_OK)
 80036f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d105      	bne.n	800370a <print_error+0x1e>
	{
		return_msg = "Init Result: BME68X_OK\n";
 80036fe:	4b37      	ldr	r3, [pc, #220]	; (80037dc <print_error+0xf0>)
 8003700:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f7ff ff1a 	bl	800353c <printmsg>
	else
	{
		return_msg = "Init Result: Not identified\n";
		printmsg(return_msg);
	}
}
 8003708:	e063      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_E_NULL_PTR)
 800370a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003712:	d105      	bne.n	8003720 <print_error+0x34>
		return_msg = "Init Result: BME68X_E_NULL_PTR\n";
 8003714:	4b32      	ldr	r3, [pc, #200]	; (80037e0 <print_error+0xf4>)
 8003716:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff ff0f 	bl	800353c <printmsg>
}
 800371e:	e058      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_E_COM_FAIL)
 8003720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003724:	f113 0f02 	cmn.w	r3, #2
 8003728:	d105      	bne.n	8003736 <print_error+0x4a>
		return_msg = "Init Result: BME68X_E_COM_FAIL\n";
 800372a:	4b2e      	ldr	r3, [pc, #184]	; (80037e4 <print_error+0xf8>)
 800372c:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f7ff ff04 	bl	800353c <printmsg>
}
 8003734:	e04d      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_E_DEV_NOT_FOUND)
 8003736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373a:	f113 0f03 	cmn.w	r3, #3
 800373e:	d105      	bne.n	800374c <print_error+0x60>
		return_msg = "Init Result: BME68X_E_DEV_NOT_FOUND\n";
 8003740:	4b29      	ldr	r3, [pc, #164]	; (80037e8 <print_error+0xfc>)
 8003742:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f7ff fef9 	bl	800353c <printmsg>
}
 800374a:	e042      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_E_INVALID_LENGTH)
 800374c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003750:	f113 0f04 	cmn.w	r3, #4
 8003754:	d105      	bne.n	8003762 <print_error+0x76>
		return_msg = "Init Result: BME68X_E_INVALID_LENGTH\n";
 8003756:	4b25      	ldr	r3, [pc, #148]	; (80037ec <print_error+0x100>)
 8003758:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f7ff feee 	bl	800353c <printmsg>
}
 8003760:	e037      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_E_SELF_TEST)
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	f113 0f05 	cmn.w	r3, #5
 800376a:	d105      	bne.n	8003778 <print_error+0x8c>
		return_msg = "Init Result: BME68X_E_SELF_TEST\n";
 800376c:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <print_error+0x104>)
 800376e:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f7ff fee3 	bl	800353c <printmsg>
}
 8003776:	e02c      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_W_DEFINE_OP_MODE)
 8003778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377c:	2b01      	cmp	r3, #1
 800377e:	d105      	bne.n	800378c <print_error+0xa0>
		return_msg = "Init Result: BME68X_W_DEFINE_OP_MODE\n";
 8003780:	4b1c      	ldr	r3, [pc, #112]	; (80037f4 <print_error+0x108>)
 8003782:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f7ff fed9 	bl	800353c <printmsg>
}
 800378a:	e022      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_W_NO_NEW_DATA)
 800378c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d105      	bne.n	80037a0 <print_error+0xb4>
		return_msg = "Init Result: BME68X_W_NO_NEW_DATA\n";
 8003794:	4b18      	ldr	r3, [pc, #96]	; (80037f8 <print_error+0x10c>)
 8003796:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f7ff fecf 	bl	800353c <printmsg>
}
 800379e:	e018      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_W_DEFINE_SHD_HEATR_DUR)
 80037a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d105      	bne.n	80037b4 <print_error+0xc8>
		return_msg = "Init Result: BME68X_W_DEFINE_SHD_HEATR_DUR\n";
 80037a8:	4b14      	ldr	r3, [pc, #80]	; (80037fc <print_error+0x110>)
 80037aa:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff fec5 	bl	800353c <printmsg>
}
 80037b2:	e00e      	b.n	80037d2 <print_error+0xe6>
	else if(result == BME68X_I_PARAM_CORR)
 80037b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d105      	bne.n	80037c8 <print_error+0xdc>
		return_msg = "Init Result: BME68X_I_PARAM_CORR\n";
 80037bc:	4b10      	ldr	r3, [pc, #64]	; (8003800 <print_error+0x114>)
 80037be:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f7ff febb 	bl	800353c <printmsg>
}
 80037c6:	e004      	b.n	80037d2 <print_error+0xe6>
		return_msg = "Init Result: Not identified\n";
 80037c8:	4b0e      	ldr	r3, [pc, #56]	; (8003804 <print_error+0x118>)
 80037ca:	60fb      	str	r3, [r7, #12]
		printmsg(return_msg);
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f7ff feb5 	bl	800353c <printmsg>
}
 80037d2:	bf00      	nop
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	0800cbd4 	.word	0x0800cbd4
 80037e0:	0800cbec 	.word	0x0800cbec
 80037e4:	0800cc0c 	.word	0x0800cc0c
 80037e8:	0800cc2c 	.word	0x0800cc2c
 80037ec:	0800cc54 	.word	0x0800cc54
 80037f0:	0800cc7c 	.word	0x0800cc7c
 80037f4:	0800cca0 	.word	0x0800cca0
 80037f8:	0800ccc8 	.word	0x0800ccc8
 80037fc:	0800ccec 	.word	0x0800ccec
 8003800:	0800cd18 	.word	0x0800cd18
 8003804:	0800cd3c 	.word	0x0800cd3c

08003808 <sensor_handler>:

static void sensor_handler(void* parameters)
{
 8003808:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800380c:	b0a6      	sub	sp, #152	; 0x98
 800380e:	af06      	add	r7, sp, #24
 8003810:	6078      	str	r0, [r7, #4]
  char msg[100];
  int len;
  int8_t result;
  uint32_t del_period;
  uint8_t num_fail_2_reset = 0;
 8003812:	2300      	movs	r3, #0
 8003814:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	while(1)
	{
		result = bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 8003818:	4945      	ldr	r1, [pc, #276]	; (8003930 <sensor_handler+0x128>)
 800381a:	2001      	movs	r0, #1
 800381c:	f7fd fd90 	bl	8001340 <bme68x_set_op_mode>
 8003820:	4603      	mov	r3, r0
 8003822:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
		del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &sensor_conf, &bme) + (htr_conf.heatr_dur * 1000);
 8003826:	4a42      	ldr	r2, [pc, #264]	; (8003930 <sensor_handler+0x128>)
 8003828:	4942      	ldr	r1, [pc, #264]	; (8003934 <sensor_handler+0x12c>)
 800382a:	2001      	movs	r0, #1
 800382c:	f7fd fe0a 	bl	8001444 <bme68x_get_meas_dur>
 8003830:	4603      	mov	r3, r0
 8003832:	4a41      	ldr	r2, [pc, #260]	; (8003938 <sensor_handler+0x130>)
 8003834:	8892      	ldrh	r2, [r2, #4]
 8003836:	4611      	mov	r1, r2
 8003838:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800383c:	fb01 f202 	mul.w	r2, r1, r2
 8003840:	4413      	add	r3, r2
 8003842:	67bb      	str	r3, [r7, #120]	; 0x78
		bme.delay_us(del_period, bme.intf_ptr);
 8003844:	4b3a      	ldr	r3, [pc, #232]	; (8003930 <sensor_handler+0x128>)
 8003846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003848:	4a39      	ldr	r2, [pc, #228]	; (8003930 <sensor_handler+0x128>)
 800384a:	6852      	ldr	r2, [r2, #4]
 800384c:	4611      	mov	r1, r2
 800384e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8003850:	4798      	blx	r3
		// get data
		result = bme68x_get_data(BME68X_FORCED_MODE, &data, &n_fields, &bme);
 8003852:	4b37      	ldr	r3, [pc, #220]	; (8003930 <sensor_handler+0x128>)
 8003854:	4a39      	ldr	r2, [pc, #228]	; (800393c <sensor_handler+0x134>)
 8003856:	493a      	ldr	r1, [pc, #232]	; (8003940 <sensor_handler+0x138>)
 8003858:	2001      	movs	r0, #1
 800385a:	f7fd fe67 	bl	800152c <bme68x_get_data>
 800385e:	4603      	mov	r3, r0
 8003860:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
		print_error(result);
 8003864:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff ff3f 	bl	80036ec <print_error>
		if(result == 0)
 800386e:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8003872:	2b00      	cmp	r3, #0
 8003874:	d130      	bne.n	80038d8 <sensor_handler+0xd0>
		{
			// print out data
			printmsg(rd_dt_suc);
 8003876:	4b33      	ldr	r3, [pc, #204]	; (8003944 <sensor_handler+0x13c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff fe5e 	bl	800353c <printmsg>
			int len = snprintf(msg, 100, "Temperature: %.2f, Pressure: %.2f, Humidity: %.2f\n", data.temperature, data.pressure, data.humidity);
 8003880:	4b2f      	ldr	r3, [pc, #188]	; (8003940 <sensor_handler+0x138>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	4618      	mov	r0, r3
 8003886:	f7fc fe5f 	bl	8000548 <__aeabi_f2d>
 800388a:	4604      	mov	r4, r0
 800388c:	460d      	mov	r5, r1
 800388e:	4b2c      	ldr	r3, [pc, #176]	; (8003940 <sensor_handler+0x138>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fe58 	bl	8000548 <__aeabi_f2d>
 8003898:	4680      	mov	r8, r0
 800389a:	4689      	mov	r9, r1
 800389c:	4b28      	ldr	r3, [pc, #160]	; (8003940 <sensor_handler+0x138>)
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7fc fe51 	bl	8000548 <__aeabi_f2d>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	f107 000c 	add.w	r0, r7, #12
 80038ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80038b2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80038b6:	e9cd 4500 	strd	r4, r5, [sp]
 80038ba:	4a23      	ldr	r2, [pc, #140]	; (8003948 <sensor_handler+0x140>)
 80038bc:	2164      	movs	r1, #100	; 0x64
 80038be:	f006 fe0d 	bl	800a4dc <sniprintf>
 80038c2:	6738      	str	r0, [r7, #112]	; 0x70
			HAL_UART_Transmit(&huart2, (uint8_t *)msg, len, HAL_MAX_DELAY);
 80038c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	f107 010c 	add.w	r1, r7, #12
 80038cc:	f04f 33ff 	mov.w	r3, #4294967295
 80038d0:	481e      	ldr	r0, [pc, #120]	; (800394c <sensor_handler+0x144>)
 80038d2:	f002 fe18 	bl	8006506 <HAL_UART_Transmit>
 80038d6:	e025      	b.n	8003924 <sensor_handler+0x11c>
		}
		else
		{
			// print out error
			num_fail_2_reset++;
 80038d8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80038dc:	3301      	adds	r3, #1
 80038de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			printmsg(rd_dt_fail);
 80038e2:	4b1b      	ldr	r3, [pc, #108]	; (8003950 <sensor_handler+0x148>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff fe28 	bl	800353c <printmsg>
			len = snprintf(msg, 50, "result of data getting: %d\n", result);
 80038ec:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 80038f0:	f107 000c 	add.w	r0, r7, #12
 80038f4:	4a17      	ldr	r2, [pc, #92]	; (8003954 <sensor_handler+0x14c>)
 80038f6:	2132      	movs	r1, #50	; 0x32
 80038f8:	f006 fdf0 	bl	800a4dc <sniprintf>
 80038fc:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, (uint8_t *)msg, len, HAL_MAX_DELAY);
 80038fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003900:	b29a      	uxth	r2, r3
 8003902:	f107 010c 	add.w	r1, r7, #12
 8003906:	f04f 33ff 	mov.w	r3, #4294967295
 800390a:	4810      	ldr	r0, [pc, #64]	; (800394c <sensor_handler+0x144>)
 800390c:	f002 fdfb 	bl	8006506 <HAL_UART_Transmit>
			if(num_fail_2_reset >= max_number_of_data_fail)
 8003910:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003914:	2b09      	cmp	r3, #9
 8003916:	d905      	bls.n	8003924 <sensor_handler+0x11c>
			{
				num_fail_2_reset = 0;
 8003918:	2300      	movs	r3, #0
 800391a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				bme68x_soft_reset(&bme);
 800391e:	4804      	ldr	r0, [pc, #16]	; (8003930 <sensor_handler+0x128>)
 8003920:	f7fd fbc6 	bl	80010b0 <bme68x_soft_reset>
			}
		}
		HAL_Delay(500);
 8003924:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003928:	f000 fb00 	bl	8003f2c <HAL_Delay>
		result = bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 800392c:	e774      	b.n	8003818 <sensor_handler+0x10>
 800392e:	bf00      	nop
 8003930:	200002e0 	.word	0x200002e0
 8003934:	200002bc 	.word	0x200002bc
 8003938:	200002c4 	.word	0x200002c4
 800393c:	200002b8 	.word	0x200002b8
 8003940:	20000330 	.word	0x20000330
 8003944:	2000001c 	.word	0x2000001c
 8003948:	0800cd5c 	.word	0x0800cd5c
 800394c:	20000274 	.word	0x20000274
 8003950:	20000018 	.word	0x20000018
 8003954:	0800cd90 	.word	0x0800cd90

08003958 <task2_handler>:
	}
}

static void task2_handler(void* parameters)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b09c      	sub	sp, #112	; 0x70
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  char msg[100];
  int len;
	while(1)
	{
		len = snprintf(msg, 100, "%s\n", (char*)parameters);
 8003960:	f107 0008 	add.w	r0, r7, #8
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a0d      	ldr	r2, [pc, #52]	; (800399c <task2_handler+0x44>)
 8003968:	2164      	movs	r1, #100	; 0x64
 800396a:	f006 fdb7 	bl	800a4dc <sniprintf>
 800396e:	66f8      	str	r0, [r7, #108]	; 0x6c
		HAL_UART_Transmit(&huart2, (uint8_t *)msg, len, HAL_MAX_DELAY);
 8003970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003972:	b29a      	uxth	r2, r3
 8003974:	f107 0108 	add.w	r1, r7, #8
 8003978:	f04f 33ff 	mov.w	r3, #4294967295
 800397c:	4808      	ldr	r0, [pc, #32]	; (80039a0 <task2_handler+0x48>)
 800397e:	f002 fdc2 	bl	8006506 <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8003982:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003986:	4807      	ldr	r0, [pc, #28]	; (80039a4 <task2_handler+0x4c>)
 8003988:	f000 fe1d 	bl	80045c6 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(100));
 800398c:	2064      	movs	r0, #100	; 0x64
 800398e:	f004 fc5b 	bl	8008248 <vTaskDelay>
		HAL_Delay(200);
 8003992:	20c8      	movs	r0, #200	; 0xc8
 8003994:	f000 faca 	bl	8003f2c <HAL_Delay>
		len = snprintf(msg, 100, "%s\n", (char*)parameters);
 8003998:	e7e2      	b.n	8003960 <task2_handler+0x8>
 800399a:	bf00      	nop
 800399c:	0800cdac 	.word	0x0800cdac
 80039a0:	20000274 	.word	0x20000274
 80039a4:	40020c00 	.word	0x40020c00

080039a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a04      	ldr	r2, [pc, #16]	; (80039c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d101      	bne.n	80039be <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80039ba:	f000 fa97 	bl	8003eec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40001000 	.word	0x40001000

080039cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039d0:	b672      	cpsid	i
}
 80039d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039d4:	e7fe      	b.n	80039d4 <Error_Handler+0x8>
	...

080039d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
 80039e2:	4b10      	ldr	r3, [pc, #64]	; (8003a24 <HAL_MspInit+0x4c>)
 80039e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e6:	4a0f      	ldr	r2, [pc, #60]	; (8003a24 <HAL_MspInit+0x4c>)
 80039e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039ec:	6453      	str	r3, [r2, #68]	; 0x44
 80039ee:	4b0d      	ldr	r3, [pc, #52]	; (8003a24 <HAL_MspInit+0x4c>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039f6:	607b      	str	r3, [r7, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	603b      	str	r3, [r7, #0]
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <HAL_MspInit+0x4c>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a02:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <HAL_MspInit+0x4c>)
 8003a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a08:	6413      	str	r3, [r2, #64]	; 0x40
 8003a0a:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <HAL_MspInit+0x4c>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a12:	603b      	str	r3, [r7, #0]
 8003a14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40023800 	.word	0x40023800

08003a28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b08a      	sub	sp, #40	; 0x28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a30:	f107 0314 	add.w	r3, r7, #20
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	605a      	str	r2, [r3, #4]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	60da      	str	r2, [r3, #12]
 8003a3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a19      	ldr	r2, [pc, #100]	; (8003aac <HAL_I2C_MspInit+0x84>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d12c      	bne.n	8003aa4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]
 8003a4e:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <HAL_I2C_MspInit+0x88>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	4a17      	ldr	r2, [pc, #92]	; (8003ab0 <HAL_I2C_MspInit+0x88>)
 8003a54:	f043 0302 	orr.w	r3, r3, #2
 8003a58:	6313      	str	r3, [r2, #48]	; 0x30
 8003a5a:	4b15      	ldr	r3, [pc, #84]	; (8003ab0 <HAL_I2C_MspInit+0x88>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	613b      	str	r3, [r7, #16]
 8003a64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8003a66:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a6c:	2312      	movs	r3, #18
 8003a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a70:	2301      	movs	r3, #1
 8003a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a74:	2300      	movs	r3, #0
 8003a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a78:	2304      	movs	r3, #4
 8003a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7c:	f107 0314 	add.w	r3, r7, #20
 8003a80:	4619      	mov	r1, r3
 8003a82:	480c      	ldr	r0, [pc, #48]	; (8003ab4 <HAL_I2C_MspInit+0x8c>)
 8003a84:	f000 fbea 	bl	800425c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	4b08      	ldr	r3, [pc, #32]	; (8003ab0 <HAL_I2C_MspInit+0x88>)
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	4a07      	ldr	r2, [pc, #28]	; (8003ab0 <HAL_I2C_MspInit+0x88>)
 8003a92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a96:	6413      	str	r3, [r2, #64]	; 0x40
 8003a98:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <HAL_I2C_MspInit+0x88>)
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aa0:	60fb      	str	r3, [r7, #12]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003aa4:	bf00      	nop
 8003aa6:	3728      	adds	r7, #40	; 0x28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40005400 	.word	0x40005400
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	40020400 	.word	0x40020400

08003ab8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 0314 	add.w	r3, r7, #20
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1d      	ldr	r2, [pc, #116]	; (8003b4c <HAL_UART_MspInit+0x94>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d133      	bne.n	8003b42 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	4b1c      	ldr	r3, [pc, #112]	; (8003b50 <HAL_UART_MspInit+0x98>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	4a1b      	ldr	r2, [pc, #108]	; (8003b50 <HAL_UART_MspInit+0x98>)
 8003ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aea:	4b19      	ldr	r3, [pc, #100]	; (8003b50 <HAL_UART_MspInit+0x98>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	4b15      	ldr	r3, [pc, #84]	; (8003b50 <HAL_UART_MspInit+0x98>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	4a14      	ldr	r2, [pc, #80]	; (8003b50 <HAL_UART_MspInit+0x98>)
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	6313      	str	r3, [r2, #48]	; 0x30
 8003b06:	4b12      	ldr	r3, [pc, #72]	; (8003b50 <HAL_UART_MspInit+0x98>)
 8003b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003b12:	230c      	movs	r3, #12
 8003b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b16:	2302      	movs	r3, #2
 8003b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b22:	2307      	movs	r3, #7
 8003b24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b26:	f107 0314 	add.w	r3, r7, #20
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4809      	ldr	r0, [pc, #36]	; (8003b54 <HAL_UART_MspInit+0x9c>)
 8003b2e:	f000 fb95 	bl	800425c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003b32:	2200      	movs	r2, #0
 8003b34:	2100      	movs	r1, #0
 8003b36:	2026      	movs	r0, #38	; 0x26
 8003b38:	f000 fad4 	bl	80040e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b3c:	2026      	movs	r0, #38	; 0x26
 8003b3e:	f000 faed 	bl	800411c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003b42:	bf00      	nop
 8003b44:	3728      	adds	r7, #40	; 0x28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40004400 	.word	0x40004400
 8003b50:	40023800 	.word	0x40023800
 8003b54:	40020000 	.word	0x40020000

08003b58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08e      	sub	sp, #56	; 0x38
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003b60:	2300      	movs	r3, #0
 8003b62:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	4b33      	ldr	r3, [pc, #204]	; (8003c3c <HAL_InitTick+0xe4>)
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	4a32      	ldr	r2, [pc, #200]	; (8003c3c <HAL_InitTick+0xe4>)
 8003b72:	f043 0310 	orr.w	r3, r3, #16
 8003b76:	6413      	str	r3, [r2, #64]	; 0x40
 8003b78:	4b30      	ldr	r3, [pc, #192]	; (8003c3c <HAL_InitTick+0xe4>)
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7c:	f003 0310 	and.w	r3, r3, #16
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003b84:	f107 0210 	add.w	r2, r7, #16
 8003b88:	f107 0314 	add.w	r3, r7, #20
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f002 f98c 	bl	8005eac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d103      	bne.n	8003ba6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003b9e:	f002 f95d 	bl	8005e5c <HAL_RCC_GetPCLK1Freq>
 8003ba2:	6378      	str	r0, [r7, #52]	; 0x34
 8003ba4:	e004      	b.n	8003bb0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003ba6:	f002 f959 	bl	8005e5c <HAL_RCC_GetPCLK1Freq>
 8003baa:	4603      	mov	r3, r0
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb2:	4a23      	ldr	r2, [pc, #140]	; (8003c40 <HAL_InitTick+0xe8>)
 8003bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb8:	0c9b      	lsrs	r3, r3, #18
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003bbe:	4b21      	ldr	r3, [pc, #132]	; (8003c44 <HAL_InitTick+0xec>)
 8003bc0:	4a21      	ldr	r2, [pc, #132]	; (8003c48 <HAL_InitTick+0xf0>)
 8003bc2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003bc4:	4b1f      	ldr	r3, [pc, #124]	; (8003c44 <HAL_InitTick+0xec>)
 8003bc6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003bca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003bcc:	4a1d      	ldr	r2, [pc, #116]	; (8003c44 <HAL_InitTick+0xec>)
 8003bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003bd2:	4b1c      	ldr	r3, [pc, #112]	; (8003c44 <HAL_InitTick+0xec>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	; (8003c44 <HAL_InitTick+0xec>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bde:	4b19      	ldr	r3, [pc, #100]	; (8003c44 <HAL_InitTick+0xec>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003be4:	4817      	ldr	r0, [pc, #92]	; (8003c44 <HAL_InitTick+0xec>)
 8003be6:	f002 f993 	bl	8005f10 <HAL_TIM_Base_Init>
 8003bea:	4603      	mov	r3, r0
 8003bec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003bf0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d11b      	bne.n	8003c30 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003bf8:	4812      	ldr	r0, [pc, #72]	; (8003c44 <HAL_InitTick+0xec>)
 8003bfa:	f002 f9e3 	bl	8005fc4 <HAL_TIM_Base_Start_IT>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003c04:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d111      	bne.n	8003c30 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c0c:	2036      	movs	r0, #54	; 0x36
 8003c0e:	f000 fa85 	bl	800411c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b0f      	cmp	r3, #15
 8003c16:	d808      	bhi.n	8003c2a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003c18:	2200      	movs	r2, #0
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	2036      	movs	r0, #54	; 0x36
 8003c1e:	f000 fa61 	bl	80040e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c22:	4a0a      	ldr	r2, [pc, #40]	; (8003c4c <HAL_InitTick+0xf4>)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6013      	str	r3, [r2, #0]
 8003c28:	e002      	b.n	8003c30 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003c30:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3738      	adds	r7, #56	; 0x38
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	431bde83 	.word	0x431bde83
 8003c44:	20000348 	.word	0x20000348
 8003c48:	40001000 	.word	0x40001000
 8003c4c:	20000024 	.word	0x20000024

08003c50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003c54:	e7fe      	b.n	8003c54 <NMI_Handler+0x4>

08003c56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c56:	b480      	push	{r7}
 8003c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c5a:	e7fe      	b.n	8003c5a <HardFault_Handler+0x4>

08003c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c60:	e7fe      	b.n	8003c60 <MemManage_Handler+0x4>

08003c62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c62:	b480      	push	{r7}
 8003c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c66:	e7fe      	b.n	8003c66 <BusFault_Handler+0x4>

08003c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c6c:	e7fe      	b.n	8003c6c <UsageFault_Handler+0x4>

08003c6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c72:	bf00      	nop
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c80:	4802      	ldr	r0, [pc, #8]	; (8003c8c <USART2_IRQHandler+0x10>)
 8003c82:	f002 fcd3 	bl	800662c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003c86:	bf00      	nop
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20000274 	.word	0x20000274

08003c90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003c94:	4802      	ldr	r0, [pc, #8]	; (8003ca0 <TIM6_DAC_IRQHandler+0x10>)
 8003c96:	f002 fa05 	bl	80060a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003c9a:	bf00      	nop
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	20000348 	.word	0x20000348

08003ca4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
	return 1;
 8003ca8:	2301      	movs	r3, #1
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <_kill>:

int _kill(int pid, int sig)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003cbe:	f005 ff63 	bl	8009b88 <__errno>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2216      	movs	r2, #22
 8003cc6:	601a      	str	r2, [r3, #0]
	return -1;
 8003cc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <_exit>:

void _exit (int status)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f7ff ffe7 	bl	8003cb4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003ce6:	e7fe      	b.n	8003ce6 <_exit+0x12>

08003ce8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	e00a      	b.n	8003d10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003cfa:	f3af 8000 	nop.w
 8003cfe:	4601      	mov	r1, r0
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	60ba      	str	r2, [r7, #8]
 8003d06:	b2ca      	uxtb	r2, r1
 8003d08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	dbf0      	blt.n	8003cfa <_read+0x12>
	}

return len;
 8003d18:	687b      	ldr	r3, [r7, #4]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3718      	adds	r7, #24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b086      	sub	sp, #24
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	60f8      	str	r0, [r7, #12]
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d2e:	2300      	movs	r3, #0
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	e009      	b.n	8003d48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	1c5a      	adds	r2, r3, #1
 8003d38:	60ba      	str	r2, [r7, #8]
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	3301      	adds	r3, #1
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	697a      	ldr	r2, [r7, #20]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	dbf1      	blt.n	8003d34 <_write+0x12>
	}
	return len;
 8003d50:	687b      	ldr	r3, [r7, #4]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <_close>:

int _close(int file)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
	return -1;
 8003d62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
 8003d7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d82:	605a      	str	r2, [r3, #4]
	return 0;
 8003d84:	2300      	movs	r3, #0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <_isatty>:

int _isatty(int file)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
	return 1;
 8003d9a:	2301      	movs	r3, #1
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
	return 0;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
	...

08003dc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dcc:	4a14      	ldr	r2, [pc, #80]	; (8003e20 <_sbrk+0x5c>)
 8003dce:	4b15      	ldr	r3, [pc, #84]	; (8003e24 <_sbrk+0x60>)
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dd8:	4b13      	ldr	r3, [pc, #76]	; (8003e28 <_sbrk+0x64>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d102      	bne.n	8003de6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003de0:	4b11      	ldr	r3, [pc, #68]	; (8003e28 <_sbrk+0x64>)
 8003de2:	4a12      	ldr	r2, [pc, #72]	; (8003e2c <_sbrk+0x68>)
 8003de4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003de6:	4b10      	ldr	r3, [pc, #64]	; (8003e28 <_sbrk+0x64>)
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4413      	add	r3, r2
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d207      	bcs.n	8003e04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003df4:	f005 fec8 	bl	8009b88 <__errno>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	220c      	movs	r2, #12
 8003dfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003e02:	e009      	b.n	8003e18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e04:	4b08      	ldr	r3, [pc, #32]	; (8003e28 <_sbrk+0x64>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e0a:	4b07      	ldr	r3, [pc, #28]	; (8003e28 <_sbrk+0x64>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4413      	add	r3, r2
 8003e12:	4a05      	ldr	r2, [pc, #20]	; (8003e28 <_sbrk+0x64>)
 8003e14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e16:	68fb      	ldr	r3, [r7, #12]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3718      	adds	r7, #24
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	20020000 	.word	0x20020000
 8003e24:	00000400 	.word	0x00000400
 8003e28:	20000390 	.word	0x20000390
 8003e2c:	20013150 	.word	0x20013150

08003e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e34:	4b06      	ldr	r3, [pc, #24]	; (8003e50 <SystemInit+0x20>)
 8003e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3a:	4a05      	ldr	r2, [pc, #20]	; (8003e50 <SystemInit+0x20>)
 8003e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e44:	bf00      	nop
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	e000ed00 	.word	0xe000ed00

08003e54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e58:	480d      	ldr	r0, [pc, #52]	; (8003e90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003e5a:	490e      	ldr	r1, [pc, #56]	; (8003e94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003e5c:	4a0e      	ldr	r2, [pc, #56]	; (8003e98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e60:	e002      	b.n	8003e68 <LoopCopyDataInit>

08003e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e66:	3304      	adds	r3, #4

08003e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e6c:	d3f9      	bcc.n	8003e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e6e:	4a0b      	ldr	r2, [pc, #44]	; (8003e9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003e70:	4c0b      	ldr	r4, [pc, #44]	; (8003ea0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e74:	e001      	b.n	8003e7a <LoopFillZerobss>

08003e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e78:	3204      	adds	r2, #4

08003e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e7c:	d3fb      	bcc.n	8003e76 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e7e:	f7ff ffd7 	bl	8003e30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e82:	f005 fe87 	bl	8009b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e86:	f7ff f8a1 	bl	8002fcc <main>
  bx  lr    
 8003e8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e94:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003e98:	0800d1cc 	.word	0x0800d1cc
  ldr r2, =_sbss
 8003e9c:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003ea0:	20013150 	.word	0x20013150

08003ea4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ea4:	e7fe      	b.n	8003ea4 <ADC_IRQHandler>
	...

08003ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003eac:	4b0e      	ldr	r3, [pc, #56]	; (8003ee8 <HAL_Init+0x40>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a0d      	ldr	r2, [pc, #52]	; (8003ee8 <HAL_Init+0x40>)
 8003eb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <HAL_Init+0x40>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a0a      	ldr	r2, [pc, #40]	; (8003ee8 <HAL_Init+0x40>)
 8003ebe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ec2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ec4:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <HAL_Init+0x40>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a07      	ldr	r2, [pc, #28]	; (8003ee8 <HAL_Init+0x40>)
 8003eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ed0:	2003      	movs	r0, #3
 8003ed2:	f000 f8fc 	bl	80040ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f7ff fe3e 	bl	8003b58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003edc:	f7ff fd7c 	bl	80039d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40023c00 	.word	0x40023c00

08003eec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ef0:	4b06      	ldr	r3, [pc, #24]	; (8003f0c <HAL_IncTick+0x20>)
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <HAL_IncTick+0x24>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4413      	add	r3, r2
 8003efc:	4a04      	ldr	r2, [pc, #16]	; (8003f10 <HAL_IncTick+0x24>)
 8003efe:	6013      	str	r3, [r2, #0]
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	20000028 	.word	0x20000028
 8003f10:	20000394 	.word	0x20000394

08003f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  return uwTick;
 8003f18:	4b03      	ldr	r3, [pc, #12]	; (8003f28 <HAL_GetTick+0x14>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	20000394 	.word	0x20000394

08003f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f34:	f7ff ffee 	bl	8003f14 <HAL_GetTick>
 8003f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f44:	d005      	beq.n	8003f52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f46:	4b0a      	ldr	r3, [pc, #40]	; (8003f70 <HAL_Delay+0x44>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4413      	add	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f52:	bf00      	nop
 8003f54:	f7ff ffde 	bl	8003f14 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d8f7      	bhi.n	8003f54 <HAL_Delay+0x28>
  {
  }
}
 8003f64:	bf00      	nop
 8003f66:	bf00      	nop
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	20000028 	.word	0x20000028

08003f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f84:	4b0c      	ldr	r3, [pc, #48]	; (8003fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f90:	4013      	ands	r3, r2
 8003f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003fa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fa6:	4a04      	ldr	r2, [pc, #16]	; (8003fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	60d3      	str	r3, [r2, #12]
}
 8003fac:	bf00      	nop
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fc0:	4b04      	ldr	r3, [pc, #16]	; (8003fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	0a1b      	lsrs	r3, r3, #8
 8003fc6:	f003 0307 	and.w	r3, r3, #7
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	e000ed00 	.word	0xe000ed00

08003fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	db0b      	blt.n	8004002 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fea:	79fb      	ldrb	r3, [r7, #7]
 8003fec:	f003 021f 	and.w	r2, r3, #31
 8003ff0:	4907      	ldr	r1, [pc, #28]	; (8004010 <__NVIC_EnableIRQ+0x38>)
 8003ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff6:	095b      	lsrs	r3, r3, #5
 8003ff8:	2001      	movs	r0, #1
 8003ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8003ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	e000e100 	.word	0xe000e100

08004014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	6039      	str	r1, [r7, #0]
 800401e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004024:	2b00      	cmp	r3, #0
 8004026:	db0a      	blt.n	800403e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	b2da      	uxtb	r2, r3
 800402c:	490c      	ldr	r1, [pc, #48]	; (8004060 <__NVIC_SetPriority+0x4c>)
 800402e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004032:	0112      	lsls	r2, r2, #4
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	440b      	add	r3, r1
 8004038:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800403c:	e00a      	b.n	8004054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	b2da      	uxtb	r2, r3
 8004042:	4908      	ldr	r1, [pc, #32]	; (8004064 <__NVIC_SetPriority+0x50>)
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	3b04      	subs	r3, #4
 800404c:	0112      	lsls	r2, r2, #4
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	440b      	add	r3, r1
 8004052:	761a      	strb	r2, [r3, #24]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	e000e100 	.word	0xe000e100
 8004064:	e000ed00 	.word	0xe000ed00

08004068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004068:	b480      	push	{r7}
 800406a:	b089      	sub	sp, #36	; 0x24
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f1c3 0307 	rsb	r3, r3, #7
 8004082:	2b04      	cmp	r3, #4
 8004084:	bf28      	it	cs
 8004086:	2304      	movcs	r3, #4
 8004088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	3304      	adds	r3, #4
 800408e:	2b06      	cmp	r3, #6
 8004090:	d902      	bls.n	8004098 <NVIC_EncodePriority+0x30>
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	3b03      	subs	r3, #3
 8004096:	e000      	b.n	800409a <NVIC_EncodePriority+0x32>
 8004098:	2300      	movs	r3, #0
 800409a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800409c:	f04f 32ff 	mov.w	r2, #4294967295
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43da      	mvns	r2, r3
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	401a      	ands	r2, r3
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040b0:	f04f 31ff 	mov.w	r1, #4294967295
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ba:	43d9      	mvns	r1, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040c0:	4313      	orrs	r3, r2
         );
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3724      	adds	r7, #36	; 0x24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr

080040ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff ff4c 	bl	8003f74 <__NVIC_SetPriorityGrouping>
}
 80040dc:	bf00      	nop
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	4603      	mov	r3, r0
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
 80040f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040f6:	f7ff ff61 	bl	8003fbc <__NVIC_GetPriorityGrouping>
 80040fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	68b9      	ldr	r1, [r7, #8]
 8004100:	6978      	ldr	r0, [r7, #20]
 8004102:	f7ff ffb1 	bl	8004068 <NVIC_EncodePriority>
 8004106:	4602      	mov	r2, r0
 8004108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800410c:	4611      	mov	r1, r2
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff ff80 	bl	8004014 <__NVIC_SetPriority>
}
 8004114:	bf00      	nop
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff ff54 	bl	8003fd8 <__NVIC_EnableIRQ>
}
 8004130:	bf00      	nop
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004144:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004146:	f7ff fee5 	bl	8003f14 <HAL_GetTick>
 800414a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b02      	cmp	r3, #2
 8004156:	d008      	beq.n	800416a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2280      	movs	r2, #128	; 0x80
 800415c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e052      	b.n	8004210 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0216 	bic.w	r2, r2, #22
 8004178:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695a      	ldr	r2, [r3, #20]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004188:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d103      	bne.n	800419a <HAL_DMA_Abort+0x62>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004196:	2b00      	cmp	r3, #0
 8004198:	d007      	beq.n	80041aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0208 	bic.w	r2, r2, #8
 80041a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0201 	bic.w	r2, r2, #1
 80041b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041ba:	e013      	b.n	80041e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041bc:	f7ff feaa 	bl	8003f14 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b05      	cmp	r3, #5
 80041c8:	d90c      	bls.n	80041e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2220      	movs	r2, #32
 80041ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2203      	movs	r2, #3
 80041d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e015      	b.n	8004210 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1e4      	bne.n	80041bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f6:	223f      	movs	r2, #63	; 0x3f
 80041f8:	409a      	lsls	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d004      	beq.n	8004236 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2280      	movs	r2, #128	; 0x80
 8004230:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e00c      	b.n	8004250 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2205      	movs	r2, #5
 800423a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0201 	bic.w	r2, r2, #1
 800424c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800425c:	b480      	push	{r7}
 800425e:	b089      	sub	sp, #36	; 0x24
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800426e:	2300      	movs	r3, #0
 8004270:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004272:	2300      	movs	r3, #0
 8004274:	61fb      	str	r3, [r7, #28]
 8004276:	e16b      	b.n	8004550 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004278:	2201      	movs	r2, #1
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	4013      	ands	r3, r2
 800428a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	429a      	cmp	r2, r3
 8004292:	f040 815a 	bne.w	800454a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d005      	beq.n	80042ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d130      	bne.n	8004310 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	2203      	movs	r2, #3
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	43db      	mvns	r3, r3
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	4013      	ands	r3, r2
 80042c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042e4:	2201      	movs	r2, #1
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	43db      	mvns	r3, r3
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	4013      	ands	r3, r2
 80042f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	091b      	lsrs	r3, r3, #4
 80042fa:	f003 0201 	and.w	r2, r3, #1
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	4313      	orrs	r3, r2
 8004308:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	2b03      	cmp	r3, #3
 800431a:	d017      	beq.n	800434c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	2203      	movs	r2, #3
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	43db      	mvns	r3, r3
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	4013      	ands	r3, r2
 8004332:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	005b      	lsls	r3, r3, #1
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	4313      	orrs	r3, r2
 8004344:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69ba      	ldr	r2, [r7, #24]
 800434a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d123      	bne.n	80043a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	08da      	lsrs	r2, r3, #3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3208      	adds	r2, #8
 8004360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004364:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	220f      	movs	r2, #15
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	43db      	mvns	r3, r3
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4013      	ands	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	691a      	ldr	r2, [r3, #16]
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	08da      	lsrs	r2, r3, #3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3208      	adds	r2, #8
 800439a:	69b9      	ldr	r1, [r7, #24]
 800439c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	2203      	movs	r2, #3
 80043ac:	fa02 f303 	lsl.w	r3, r2, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	4013      	ands	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 0203 	and.w	r2, r3, #3
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 80b4 	beq.w	800454a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	4b60      	ldr	r3, [pc, #384]	; (8004568 <HAL_GPIO_Init+0x30c>)
 80043e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ea:	4a5f      	ldr	r2, [pc, #380]	; (8004568 <HAL_GPIO_Init+0x30c>)
 80043ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043f0:	6453      	str	r3, [r2, #68]	; 0x44
 80043f2:	4b5d      	ldr	r3, [pc, #372]	; (8004568 <HAL_GPIO_Init+0x30c>)
 80043f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043fa:	60fb      	str	r3, [r7, #12]
 80043fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043fe:	4a5b      	ldr	r2, [pc, #364]	; (800456c <HAL_GPIO_Init+0x310>)
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	089b      	lsrs	r3, r3, #2
 8004404:	3302      	adds	r3, #2
 8004406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800440a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	f003 0303 	and.w	r3, r3, #3
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	220f      	movs	r2, #15
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	43db      	mvns	r3, r3
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	4013      	ands	r3, r2
 8004420:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a52      	ldr	r2, [pc, #328]	; (8004570 <HAL_GPIO_Init+0x314>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d02b      	beq.n	8004482 <HAL_GPIO_Init+0x226>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a51      	ldr	r2, [pc, #324]	; (8004574 <HAL_GPIO_Init+0x318>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d025      	beq.n	800447e <HAL_GPIO_Init+0x222>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a50      	ldr	r2, [pc, #320]	; (8004578 <HAL_GPIO_Init+0x31c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d01f      	beq.n	800447a <HAL_GPIO_Init+0x21e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a4f      	ldr	r2, [pc, #316]	; (800457c <HAL_GPIO_Init+0x320>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d019      	beq.n	8004476 <HAL_GPIO_Init+0x21a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a4e      	ldr	r2, [pc, #312]	; (8004580 <HAL_GPIO_Init+0x324>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d013      	beq.n	8004472 <HAL_GPIO_Init+0x216>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a4d      	ldr	r2, [pc, #308]	; (8004584 <HAL_GPIO_Init+0x328>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d00d      	beq.n	800446e <HAL_GPIO_Init+0x212>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a4c      	ldr	r2, [pc, #304]	; (8004588 <HAL_GPIO_Init+0x32c>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d007      	beq.n	800446a <HAL_GPIO_Init+0x20e>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a4b      	ldr	r2, [pc, #300]	; (800458c <HAL_GPIO_Init+0x330>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d101      	bne.n	8004466 <HAL_GPIO_Init+0x20a>
 8004462:	2307      	movs	r3, #7
 8004464:	e00e      	b.n	8004484 <HAL_GPIO_Init+0x228>
 8004466:	2308      	movs	r3, #8
 8004468:	e00c      	b.n	8004484 <HAL_GPIO_Init+0x228>
 800446a:	2306      	movs	r3, #6
 800446c:	e00a      	b.n	8004484 <HAL_GPIO_Init+0x228>
 800446e:	2305      	movs	r3, #5
 8004470:	e008      	b.n	8004484 <HAL_GPIO_Init+0x228>
 8004472:	2304      	movs	r3, #4
 8004474:	e006      	b.n	8004484 <HAL_GPIO_Init+0x228>
 8004476:	2303      	movs	r3, #3
 8004478:	e004      	b.n	8004484 <HAL_GPIO_Init+0x228>
 800447a:	2302      	movs	r3, #2
 800447c:	e002      	b.n	8004484 <HAL_GPIO_Init+0x228>
 800447e:	2301      	movs	r3, #1
 8004480:	e000      	b.n	8004484 <HAL_GPIO_Init+0x228>
 8004482:	2300      	movs	r3, #0
 8004484:	69fa      	ldr	r2, [r7, #28]
 8004486:	f002 0203 	and.w	r2, r2, #3
 800448a:	0092      	lsls	r2, r2, #2
 800448c:	4093      	lsls	r3, r2
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	4313      	orrs	r3, r2
 8004492:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004494:	4935      	ldr	r1, [pc, #212]	; (800456c <HAL_GPIO_Init+0x310>)
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	089b      	lsrs	r3, r3, #2
 800449a:	3302      	adds	r3, #2
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044a2:	4b3b      	ldr	r3, [pc, #236]	; (8004590 <HAL_GPIO_Init+0x334>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	43db      	mvns	r3, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4013      	ands	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d003      	beq.n	80044c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044c6:	4a32      	ldr	r2, [pc, #200]	; (8004590 <HAL_GPIO_Init+0x334>)
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044cc:	4b30      	ldr	r3, [pc, #192]	; (8004590 <HAL_GPIO_Init+0x334>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	43db      	mvns	r3, r3
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	4013      	ands	r3, r2
 80044da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044f0:	4a27      	ldr	r2, [pc, #156]	; (8004590 <HAL_GPIO_Init+0x334>)
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044f6:	4b26      	ldr	r3, [pc, #152]	; (8004590 <HAL_GPIO_Init+0x334>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	43db      	mvns	r3, r3
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4013      	ands	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800451a:	4a1d      	ldr	r2, [pc, #116]	; (8004590 <HAL_GPIO_Init+0x334>)
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004520:	4b1b      	ldr	r3, [pc, #108]	; (8004590 <HAL_GPIO_Init+0x334>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	43db      	mvns	r3, r3
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	4013      	ands	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	4313      	orrs	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004544:	4a12      	ldr	r2, [pc, #72]	; (8004590 <HAL_GPIO_Init+0x334>)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	3301      	adds	r3, #1
 800454e:	61fb      	str	r3, [r7, #28]
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	2b0f      	cmp	r3, #15
 8004554:	f67f ae90 	bls.w	8004278 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004558:	bf00      	nop
 800455a:	bf00      	nop
 800455c:	3724      	adds	r7, #36	; 0x24
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40023800 	.word	0x40023800
 800456c:	40013800 	.word	0x40013800
 8004570:	40020000 	.word	0x40020000
 8004574:	40020400 	.word	0x40020400
 8004578:	40020800 	.word	0x40020800
 800457c:	40020c00 	.word	0x40020c00
 8004580:	40021000 	.word	0x40021000
 8004584:	40021400 	.word	0x40021400
 8004588:	40021800 	.word	0x40021800
 800458c:	40021c00 	.word	0x40021c00
 8004590:	40013c00 	.word	0x40013c00

08004594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	807b      	strh	r3, [r7, #2]
 80045a0:	4613      	mov	r3, r2
 80045a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045a4:	787b      	ldrb	r3, [r7, #1]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045aa:	887a      	ldrh	r2, [r7, #2]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045b0:	e003      	b.n	80045ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045b2:	887b      	ldrh	r3, [r7, #2]
 80045b4:	041a      	lsls	r2, r3, #16
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	619a      	str	r2, [r3, #24]
}
 80045ba:	bf00      	nop
 80045bc:	370c      	adds	r7, #12
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr

080045c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b085      	sub	sp, #20
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
 80045ce:	460b      	mov	r3, r1
 80045d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80045d8:	887a      	ldrh	r2, [r7, #2]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4013      	ands	r3, r2
 80045de:	041a      	lsls	r2, r3, #16
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	43d9      	mvns	r1, r3
 80045e4:	887b      	ldrh	r3, [r7, #2]
 80045e6:	400b      	ands	r3, r1
 80045e8:	431a      	orrs	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	619a      	str	r2, [r3, #24]
}
 80045ee:	bf00      	nop
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e12b      	b.n	8004866 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d106      	bne.n	8004628 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7ff fa00 	bl	8003a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2224      	movs	r2, #36	; 0x24
 800462c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0201 	bic.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800464e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800465e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004660:	f001 fbfc 	bl	8005e5c <HAL_RCC_GetPCLK1Freq>
 8004664:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	4a81      	ldr	r2, [pc, #516]	; (8004870 <HAL_I2C_Init+0x274>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d807      	bhi.n	8004680 <HAL_I2C_Init+0x84>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4a80      	ldr	r2, [pc, #512]	; (8004874 <HAL_I2C_Init+0x278>)
 8004674:	4293      	cmp	r3, r2
 8004676:	bf94      	ite	ls
 8004678:	2301      	movls	r3, #1
 800467a:	2300      	movhi	r3, #0
 800467c:	b2db      	uxtb	r3, r3
 800467e:	e006      	b.n	800468e <HAL_I2C_Init+0x92>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4a7d      	ldr	r2, [pc, #500]	; (8004878 <HAL_I2C_Init+0x27c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	bf94      	ite	ls
 8004688:	2301      	movls	r3, #1
 800468a:	2300      	movhi	r3, #0
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d001      	beq.n	8004696 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e0e7      	b.n	8004866 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4a78      	ldr	r2, [pc, #480]	; (800487c <HAL_I2C_Init+0x280>)
 800469a:	fba2 2303 	umull	r2, r3, r2, r3
 800469e:	0c9b      	lsrs	r3, r3, #18
 80046a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	4a6a      	ldr	r2, [pc, #424]	; (8004870 <HAL_I2C_Init+0x274>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d802      	bhi.n	80046d0 <HAL_I2C_Init+0xd4>
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	3301      	adds	r3, #1
 80046ce:	e009      	b.n	80046e4 <HAL_I2C_Init+0xe8>
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046d6:	fb02 f303 	mul.w	r3, r2, r3
 80046da:	4a69      	ldr	r2, [pc, #420]	; (8004880 <HAL_I2C_Init+0x284>)
 80046dc:	fba2 2303 	umull	r2, r3, r2, r3
 80046e0:	099b      	lsrs	r3, r3, #6
 80046e2:	3301      	adds	r3, #1
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6812      	ldr	r2, [r2, #0]
 80046e8:	430b      	orrs	r3, r1
 80046ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80046f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	495c      	ldr	r1, [pc, #368]	; (8004870 <HAL_I2C_Init+0x274>)
 8004700:	428b      	cmp	r3, r1
 8004702:	d819      	bhi.n	8004738 <HAL_I2C_Init+0x13c>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	1e59      	subs	r1, r3, #1
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	005b      	lsls	r3, r3, #1
 800470e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004712:	1c59      	adds	r1, r3, #1
 8004714:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004718:	400b      	ands	r3, r1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00a      	beq.n	8004734 <HAL_I2C_Init+0x138>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	1e59      	subs	r1, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	fbb1 f3f3 	udiv	r3, r1, r3
 800472c:	3301      	adds	r3, #1
 800472e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004732:	e051      	b.n	80047d8 <HAL_I2C_Init+0x1dc>
 8004734:	2304      	movs	r3, #4
 8004736:	e04f      	b.n	80047d8 <HAL_I2C_Init+0x1dc>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d111      	bne.n	8004764 <HAL_I2C_Init+0x168>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	1e58      	subs	r0, r3, #1
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6859      	ldr	r1, [r3, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	440b      	add	r3, r1
 800474e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004752:	3301      	adds	r3, #1
 8004754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004758:	2b00      	cmp	r3, #0
 800475a:	bf0c      	ite	eq
 800475c:	2301      	moveq	r3, #1
 800475e:	2300      	movne	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	e012      	b.n	800478a <HAL_I2C_Init+0x18e>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	1e58      	subs	r0, r3, #1
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6859      	ldr	r1, [r3, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	440b      	add	r3, r1
 8004772:	0099      	lsls	r1, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	fbb0 f3f3 	udiv	r3, r0, r3
 800477a:	3301      	adds	r3, #1
 800477c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004780:	2b00      	cmp	r3, #0
 8004782:	bf0c      	ite	eq
 8004784:	2301      	moveq	r3, #1
 8004786:	2300      	movne	r3, #0
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <HAL_I2C_Init+0x196>
 800478e:	2301      	movs	r3, #1
 8004790:	e022      	b.n	80047d8 <HAL_I2C_Init+0x1dc>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10e      	bne.n	80047b8 <HAL_I2C_Init+0x1bc>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	1e58      	subs	r0, r3, #1
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6859      	ldr	r1, [r3, #4]
 80047a2:	460b      	mov	r3, r1
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	440b      	add	r3, r1
 80047a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ac:	3301      	adds	r3, #1
 80047ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047b6:	e00f      	b.n	80047d8 <HAL_I2C_Init+0x1dc>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	1e58      	subs	r0, r3, #1
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6859      	ldr	r1, [r3, #4]
 80047c0:	460b      	mov	r3, r1
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	440b      	add	r3, r1
 80047c6:	0099      	lsls	r1, r3, #2
 80047c8:	440b      	add	r3, r1
 80047ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ce:	3301      	adds	r3, #1
 80047d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	6809      	ldr	r1, [r1, #0]
 80047dc:	4313      	orrs	r3, r2
 80047de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69da      	ldr	r2, [r3, #28]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004806:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6911      	ldr	r1, [r2, #16]
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	68d2      	ldr	r2, [r2, #12]
 8004812:	4311      	orrs	r1, r2
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6812      	ldr	r2, [r2, #0]
 8004818:	430b      	orrs	r3, r1
 800481a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695a      	ldr	r2, [r3, #20]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f042 0201 	orr.w	r2, r2, #1
 8004846:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2220      	movs	r2, #32
 8004852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	000186a0 	.word	0x000186a0
 8004874:	001e847f 	.word	0x001e847f
 8004878:	003d08ff 	.word	0x003d08ff
 800487c:	431bde83 	.word	0x431bde83
 8004880:	10624dd3 	.word	0x10624dd3

08004884 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b088      	sub	sp, #32
 8004888:	af02      	add	r7, sp, #8
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	4608      	mov	r0, r1
 800488e:	4611      	mov	r1, r2
 8004890:	461a      	mov	r2, r3
 8004892:	4603      	mov	r3, r0
 8004894:	817b      	strh	r3, [r7, #10]
 8004896:	460b      	mov	r3, r1
 8004898:	813b      	strh	r3, [r7, #8]
 800489a:	4613      	mov	r3, r2
 800489c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800489e:	f7ff fb39 	bl	8003f14 <HAL_GetTick>
 80048a2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b20      	cmp	r3, #32
 80048ae:	f040 80d9 	bne.w	8004a64 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	2319      	movs	r3, #25
 80048b8:	2201      	movs	r2, #1
 80048ba:	496d      	ldr	r1, [pc, #436]	; (8004a70 <HAL_I2C_Mem_Write+0x1ec>)
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 fc7f 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80048c8:	2302      	movs	r3, #2
 80048ca:	e0cc      	b.n	8004a66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d101      	bne.n	80048da <HAL_I2C_Mem_Write+0x56>
 80048d6:	2302      	movs	r3, #2
 80048d8:	e0c5      	b.n	8004a66 <HAL_I2C_Mem_Write+0x1e2>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d007      	beq.n	8004900 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0201 	orr.w	r2, r2, #1
 80048fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800490e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2221      	movs	r2, #33	; 0x21
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2240      	movs	r2, #64	; 0x40
 800491c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a3a      	ldr	r2, [r7, #32]
 800492a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004930:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4a4d      	ldr	r2, [pc, #308]	; (8004a74 <HAL_I2C_Mem_Write+0x1f0>)
 8004940:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004942:	88f8      	ldrh	r0, [r7, #6]
 8004944:	893a      	ldrh	r2, [r7, #8]
 8004946:	8979      	ldrh	r1, [r7, #10]
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	9301      	str	r3, [sp, #4]
 800494c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494e:	9300      	str	r3, [sp, #0]
 8004950:	4603      	mov	r3, r0
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 fab6 	bl	8004ec4 <I2C_RequestMemoryWrite>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d052      	beq.n	8004a04 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e081      	b.n	8004a66 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 fd00 	bl	800536c <I2C_WaitOnTXEFlagUntilTimeout>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00d      	beq.n	800498e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	2b04      	cmp	r3, #4
 8004978:	d107      	bne.n	800498a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004988:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e06b      	b.n	8004a66 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499e:	1c5a      	adds	r2, r3, #1
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b04      	cmp	r3, #4
 80049ca:	d11b      	bne.n	8004a04 <HAL_I2C_Mem_Write+0x180>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d017      	beq.n	8004a04 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	781a      	ldrb	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	1c5a      	adds	r2, r3, #1
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ee:	3b01      	subs	r3, #1
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1aa      	bne.n	8004962 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 fcec 	bl	80053ee <I2C_WaitOnBTFFlagUntilTimeout>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00d      	beq.n	8004a38 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d107      	bne.n	8004a34 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a32:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e016      	b.n	8004a66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a60:	2300      	movs	r3, #0
 8004a62:	e000      	b.n	8004a66 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004a64:	2302      	movs	r3, #2
  }
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	00100002 	.word	0x00100002
 8004a74:	ffff0000 	.word	0xffff0000

08004a78 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b08c      	sub	sp, #48	; 0x30
 8004a7c:	af02      	add	r7, sp, #8
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	4608      	mov	r0, r1
 8004a82:	4611      	mov	r1, r2
 8004a84:	461a      	mov	r2, r3
 8004a86:	4603      	mov	r3, r0
 8004a88:	817b      	strh	r3, [r7, #10]
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	813b      	strh	r3, [r7, #8]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a92:	f7ff fa3f 	bl	8003f14 <HAL_GetTick>
 8004a96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	f040 8208 	bne.w	8004eb6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	2319      	movs	r3, #25
 8004aac:	2201      	movs	r2, #1
 8004aae:	497b      	ldr	r1, [pc, #492]	; (8004c9c <HAL_I2C_Mem_Read+0x224>)
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 fb85 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004abc:	2302      	movs	r3, #2
 8004abe:	e1fb      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_I2C_Mem_Read+0x56>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e1f4      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d007      	beq.n	8004af4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f042 0201 	orr.w	r2, r2, #1
 8004af2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2222      	movs	r2, #34	; 0x22
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2240      	movs	r2, #64	; 0x40
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004b24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4a5b      	ldr	r2, [pc, #364]	; (8004ca0 <HAL_I2C_Mem_Read+0x228>)
 8004b34:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b36:	88f8      	ldrh	r0, [r7, #6]
 8004b38:	893a      	ldrh	r2, [r7, #8]
 8004b3a:	8979      	ldrh	r1, [r7, #10]
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	9301      	str	r3, [sp, #4]
 8004b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	4603      	mov	r3, r0
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 fa52 	bl	8004ff0 <I2C_RequestMemoryRead>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e1b0      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d113      	bne.n	8004b86 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b5e:	2300      	movs	r3, #0
 8004b60:	623b      	str	r3, [r7, #32]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	623b      	str	r3, [r7, #32]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	623b      	str	r3, [r7, #32]
 8004b72:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	e184      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d11b      	bne.n	8004bc6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	61fb      	str	r3, [r7, #28]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	61fb      	str	r3, [r7, #28]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	61fb      	str	r3, [r7, #28]
 8004bb2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	e164      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d11b      	bne.n	8004c06 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bdc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61bb      	str	r3, [r7, #24]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	61bb      	str	r3, [r7, #24]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	61bb      	str	r3, [r7, #24]
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	e144      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c06:	2300      	movs	r3, #0
 8004c08:	617b      	str	r3, [r7, #20]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695b      	ldr	r3, [r3, #20]
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	617b      	str	r3, [r7, #20]
 8004c1a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c1c:	e138      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c22:	2b03      	cmp	r3, #3
 8004c24:	f200 80f1 	bhi.w	8004e0a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d123      	bne.n	8004c78 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 fc1b 	bl	8005470 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e139      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4e:	b2d2      	uxtb	r2, r2
 8004c50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c76:	e10b      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d14e      	bne.n	8004d1e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c86:	2200      	movs	r2, #0
 8004c88:	4906      	ldr	r1, [pc, #24]	; (8004ca4 <HAL_I2C_Mem_Read+0x22c>)
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 fa98 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d008      	beq.n	8004ca8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e10e      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
 8004c9a:	bf00      	nop
 8004c9c:	00100002 	.word	0x00100002
 8004ca0:	ffff0000 	.word	0xffff0000
 8004ca4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	b2d2      	uxtb	r2, r2
 8004cf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d1c:	e0b8      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d24:	2200      	movs	r2, #0
 8004d26:	4966      	ldr	r1, [pc, #408]	; (8004ec0 <HAL_I2C_Mem_Read+0x448>)
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 fa49 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0bf      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	691a      	ldr	r2, [r3, #16]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	b2d2      	uxtb	r2, r2
 8004d54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5a:	1c5a      	adds	r2, r3, #1
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d64:	3b01      	subs	r3, #1
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d80:	2200      	movs	r2, #0
 8004d82:	494f      	ldr	r1, [pc, #316]	; (8004ec0 <HAL_I2C_Mem_Read+0x448>)
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 fa1b 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e091      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004da2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dae:	b2d2      	uxtb	r2, r2
 8004db0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691a      	ldr	r2, [r3, #16]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de0:	b2d2      	uxtb	r2, r2
 8004de2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de8:	1c5a      	adds	r2, r3, #1
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	3b01      	subs	r3, #1
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e08:	e042      	b.n	8004e90 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 fb2e 	bl	8005470 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e04c      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	691a      	ldr	r2, [r3, #16]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e28:	b2d2      	uxtb	r2, r2
 8004e2a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e30:	1c5a      	adds	r2, r3, #1
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f003 0304 	and.w	r3, r3, #4
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d118      	bne.n	8004e90 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	691a      	ldr	r2, [r3, #16]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f47f aec2 	bne.w	8004c1e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e000      	b.n	8004eb8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004eb6:	2302      	movs	r3, #2
  }
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3728      	adds	r7, #40	; 0x28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	00010004 	.word	0x00010004

08004ec4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b088      	sub	sp, #32
 8004ec8:	af02      	add	r7, sp, #8
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	4608      	mov	r0, r1
 8004ece:	4611      	mov	r1, r2
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	817b      	strh	r3, [r7, #10]
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	813b      	strh	r3, [r7, #8]
 8004eda:	4613      	mov	r3, r2
 8004edc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004eec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 f960 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00d      	beq.n	8004f22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f14:	d103      	bne.n	8004f1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f1c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e05f      	b.n	8004fe2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f22:	897b      	ldrh	r3, [r7, #10]
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	461a      	mov	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f34:	6a3a      	ldr	r2, [r7, #32]
 8004f36:	492d      	ldr	r1, [pc, #180]	; (8004fec <I2C_RequestMemoryWrite+0x128>)
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 f998 	bl	800526e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d001      	beq.n	8004f48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e04c      	b.n	8004fe2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	617b      	str	r3, [r7, #20]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f60:	6a39      	ldr	r1, [r7, #32]
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	f000 fa02 	bl	800536c <I2C_WaitOnTXEFlagUntilTimeout>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00d      	beq.n	8004f8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d107      	bne.n	8004f86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e02b      	b.n	8004fe2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f8a:	88fb      	ldrh	r3, [r7, #6]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d105      	bne.n	8004f9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f90:	893b      	ldrh	r3, [r7, #8]
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	611a      	str	r2, [r3, #16]
 8004f9a:	e021      	b.n	8004fe0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f9c:	893b      	ldrh	r3, [r7, #8]
 8004f9e:	0a1b      	lsrs	r3, r3, #8
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fac:	6a39      	ldr	r1, [r7, #32]
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 f9dc 	bl	800536c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00d      	beq.n	8004fd6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d107      	bne.n	8004fd2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e005      	b.n	8004fe2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fd6:	893b      	ldrh	r3, [r7, #8]
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3718      	adds	r7, #24
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	00010002 	.word	0x00010002

08004ff0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b088      	sub	sp, #32
 8004ff4:	af02      	add	r7, sp, #8
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	4608      	mov	r0, r1
 8004ffa:	4611      	mov	r1, r2
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	4603      	mov	r3, r0
 8005000:	817b      	strh	r3, [r7, #10]
 8005002:	460b      	mov	r3, r1
 8005004:	813b      	strh	r3, [r7, #8]
 8005006:	4613      	mov	r3, r2
 8005008:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005018:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005028:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800502a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	6a3b      	ldr	r3, [r7, #32]
 8005030:	2200      	movs	r2, #0
 8005032:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 f8c2 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00d      	beq.n	800505e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800504c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005050:	d103      	bne.n	800505a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005058:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e0aa      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800505e:	897b      	ldrh	r3, [r7, #10]
 8005060:	b2db      	uxtb	r3, r3
 8005062:	461a      	mov	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800506c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005070:	6a3a      	ldr	r2, [r7, #32]
 8005072:	4952      	ldr	r1, [pc, #328]	; (80051bc <I2C_RequestMemoryRead+0x1cc>)
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 f8fa 	bl	800526e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e097      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005084:	2300      	movs	r3, #0
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	617b      	str	r3, [r7, #20]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800509a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800509c:	6a39      	ldr	r1, [r7, #32]
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f000 f964 	bl	800536c <I2C_WaitOnTXEFlagUntilTimeout>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00d      	beq.n	80050c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d107      	bne.n	80050c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e076      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050c6:	88fb      	ldrh	r3, [r7, #6]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d105      	bne.n	80050d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050cc:	893b      	ldrh	r3, [r7, #8]
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	611a      	str	r2, [r3, #16]
 80050d6:	e021      	b.n	800511c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80050d8:	893b      	ldrh	r3, [r7, #8]
 80050da:	0a1b      	lsrs	r3, r3, #8
 80050dc:	b29b      	uxth	r3, r3
 80050de:	b2da      	uxtb	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050e8:	6a39      	ldr	r1, [r7, #32]
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 f93e 	bl	800536c <I2C_WaitOnTXEFlagUntilTimeout>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00d      	beq.n	8005112 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	d107      	bne.n	800510e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800510c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e050      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005112:	893b      	ldrh	r3, [r7, #8]
 8005114:	b2da      	uxtb	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800511c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800511e:	6a39      	ldr	r1, [r7, #32]
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f923 	bl	800536c <I2C_WaitOnTXEFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00d      	beq.n	8005148 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005130:	2b04      	cmp	r3, #4
 8005132:	d107      	bne.n	8005144 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005142:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e035      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005156:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515a:	9300      	str	r3, [sp, #0]
 800515c:	6a3b      	ldr	r3, [r7, #32]
 800515e:	2200      	movs	r2, #0
 8005160:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 f82b 	bl	80051c0 <I2C_WaitOnFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00d      	beq.n	800518c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800517e:	d103      	bne.n	8005188 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005186:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e013      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800518c:	897b      	ldrh	r3, [r7, #10]
 800518e:	b2db      	uxtb	r3, r3
 8005190:	f043 0301 	orr.w	r3, r3, #1
 8005194:	b2da      	uxtb	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800519c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519e:	6a3a      	ldr	r2, [r7, #32]
 80051a0:	4906      	ldr	r1, [pc, #24]	; (80051bc <I2C_RequestMemoryRead+0x1cc>)
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f863 	bl	800526e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	00010002 	.word	0x00010002

080051c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	603b      	str	r3, [r7, #0]
 80051cc:	4613      	mov	r3, r2
 80051ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051d0:	e025      	b.n	800521e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d8:	d021      	beq.n	800521e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051da:	f7fe fe9b 	bl	8003f14 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d302      	bcc.n	80051f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d116      	bne.n	800521e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520a:	f043 0220 	orr.w	r2, r3, #32
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e023      	b.n	8005266 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	0c1b      	lsrs	r3, r3, #16
 8005222:	b2db      	uxtb	r3, r3
 8005224:	2b01      	cmp	r3, #1
 8005226:	d10d      	bne.n	8005244 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	43da      	mvns	r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	4013      	ands	r3, r2
 8005234:	b29b      	uxth	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	bf0c      	ite	eq
 800523a:	2301      	moveq	r3, #1
 800523c:	2300      	movne	r3, #0
 800523e:	b2db      	uxtb	r3, r3
 8005240:	461a      	mov	r2, r3
 8005242:	e00c      	b.n	800525e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	43da      	mvns	r2, r3
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	4013      	ands	r3, r2
 8005250:	b29b      	uxth	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	bf0c      	ite	eq
 8005256:	2301      	moveq	r3, #1
 8005258:	2300      	movne	r3, #0
 800525a:	b2db      	uxtb	r3, r3
 800525c:	461a      	mov	r2, r3
 800525e:	79fb      	ldrb	r3, [r7, #7]
 8005260:	429a      	cmp	r2, r3
 8005262:	d0b6      	beq.n	80051d2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b084      	sub	sp, #16
 8005272:	af00      	add	r7, sp, #0
 8005274:	60f8      	str	r0, [r7, #12]
 8005276:	60b9      	str	r1, [r7, #8]
 8005278:	607a      	str	r2, [r7, #4]
 800527a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800527c:	e051      	b.n	8005322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800528c:	d123      	bne.n	80052d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800529c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052a6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	f043 0204 	orr.w	r2, r3, #4
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e046      	b.n	8005364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052dc:	d021      	beq.n	8005322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052de:	f7fe fe19 	bl	8003f14 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d302      	bcc.n	80052f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d116      	bne.n	8005322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2220      	movs	r2, #32
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530e:	f043 0220 	orr.w	r2, r3, #32
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e020      	b.n	8005364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	0c1b      	lsrs	r3, r3, #16
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d10c      	bne.n	8005346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	43da      	mvns	r2, r3
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	4013      	ands	r3, r2
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	bf14      	ite	ne
 800533e:	2301      	movne	r3, #1
 8005340:	2300      	moveq	r3, #0
 8005342:	b2db      	uxtb	r3, r3
 8005344:	e00b      	b.n	800535e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	43da      	mvns	r2, r3
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4013      	ands	r3, r2
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	bf14      	ite	ne
 8005358:	2301      	movne	r3, #1
 800535a:	2300      	moveq	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b00      	cmp	r3, #0
 8005360:	d18d      	bne.n	800527e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005378:	e02d      	b.n	80053d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 f8ce 	bl	800551c <I2C_IsAcknowledgeFailed>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e02d      	b.n	80053e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005390:	d021      	beq.n	80053d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005392:	f7fe fdbf 	bl	8003f14 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d302      	bcc.n	80053a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d116      	bne.n	80053d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2220      	movs	r2, #32
 80053b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f043 0220 	orr.w	r2, r3, #32
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e007      	b.n	80053e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e0:	2b80      	cmp	r3, #128	; 0x80
 80053e2:	d1ca      	bne.n	800537a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b084      	sub	sp, #16
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	60f8      	str	r0, [r7, #12]
 80053f6:	60b9      	str	r1, [r7, #8]
 80053f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053fa:	e02d      	b.n	8005458 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 f88d 	bl	800551c <I2C_IsAcknowledgeFailed>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e02d      	b.n	8005468 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005412:	d021      	beq.n	8005458 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005414:	f7fe fd7e 	bl	8003f14 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	429a      	cmp	r2, r3
 8005422:	d302      	bcc.n	800542a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d116      	bne.n	8005458 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2220      	movs	r2, #32
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	f043 0220 	orr.w	r2, r3, #32
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e007      	b.n	8005468 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	f003 0304 	and.w	r3, r3, #4
 8005462:	2b04      	cmp	r3, #4
 8005464:	d1ca      	bne.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800547c:	e042      	b.n	8005504 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b10      	cmp	r3, #16
 800548a:	d119      	bne.n	80054c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0210 	mvn.w	r2, #16
 8005494:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e029      	b.n	8005514 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054c0:	f7fe fd28 	bl	8003f14 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d302      	bcc.n	80054d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d116      	bne.n	8005504 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2220      	movs	r2, #32
 80054e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f0:	f043 0220 	orr.w	r2, r3, #32
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e007      	b.n	8005514 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550e:	2b40      	cmp	r3, #64	; 0x40
 8005510:	d1b5      	bne.n	800547e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800552e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005532:	d11b      	bne.n	800556c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800553c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2220      	movs	r2, #32
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005558:	f043 0204 	orr.w	r2, r3, #4
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
	...

0800557c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e267      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d075      	beq.n	8005686 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800559a:	4b88      	ldr	r3, [pc, #544]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 030c 	and.w	r3, r3, #12
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d00c      	beq.n	80055c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055a6:	4b85      	ldr	r3, [pc, #532]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d112      	bne.n	80055d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055b2:	4b82      	ldr	r3, [pc, #520]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055be:	d10b      	bne.n	80055d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055c0:	4b7e      	ldr	r3, [pc, #504]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d05b      	beq.n	8005684 <HAL_RCC_OscConfig+0x108>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d157      	bne.n	8005684 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e242      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e0:	d106      	bne.n	80055f0 <HAL_RCC_OscConfig+0x74>
 80055e2:	4b76      	ldr	r3, [pc, #472]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a75      	ldr	r2, [pc, #468]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80055e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	e01d      	b.n	800562c <HAL_RCC_OscConfig+0xb0>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055f8:	d10c      	bne.n	8005614 <HAL_RCC_OscConfig+0x98>
 80055fa:	4b70      	ldr	r3, [pc, #448]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a6f      	ldr	r2, [pc, #444]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005604:	6013      	str	r3, [r2, #0]
 8005606:	4b6d      	ldr	r3, [pc, #436]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a6c      	ldr	r2, [pc, #432]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 800560c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	e00b      	b.n	800562c <HAL_RCC_OscConfig+0xb0>
 8005614:	4b69      	ldr	r3, [pc, #420]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a68      	ldr	r2, [pc, #416]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 800561a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	4b66      	ldr	r3, [pc, #408]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a65      	ldr	r2, [pc, #404]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005626:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800562a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d013      	beq.n	800565c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005634:	f7fe fc6e 	bl	8003f14 <HAL_GetTick>
 8005638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800563a:	e008      	b.n	800564e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800563c:	f7fe fc6a 	bl	8003f14 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b64      	cmp	r3, #100	; 0x64
 8005648:	d901      	bls.n	800564e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e207      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800564e:	4b5b      	ldr	r3, [pc, #364]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f0      	beq.n	800563c <HAL_RCC_OscConfig+0xc0>
 800565a:	e014      	b.n	8005686 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565c:	f7fe fc5a 	bl	8003f14 <HAL_GetTick>
 8005660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005662:	e008      	b.n	8005676 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005664:	f7fe fc56 	bl	8003f14 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b64      	cmp	r3, #100	; 0x64
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e1f3      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005676:	4b51      	ldr	r3, [pc, #324]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f0      	bne.n	8005664 <HAL_RCC_OscConfig+0xe8>
 8005682:	e000      	b.n	8005686 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d063      	beq.n	800575a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005692:	4b4a      	ldr	r3, [pc, #296]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 030c 	and.w	r3, r3, #12
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00b      	beq.n	80056b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800569e:	4b47      	ldr	r3, [pc, #284]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d11c      	bne.n	80056e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056aa:	4b44      	ldr	r3, [pc, #272]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d116      	bne.n	80056e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056b6:	4b41      	ldr	r3, [pc, #260]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d005      	beq.n	80056ce <HAL_RCC_OscConfig+0x152>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d001      	beq.n	80056ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e1c7      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ce:	4b3b      	ldr	r3, [pc, #236]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	4937      	ldr	r1, [pc, #220]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056e2:	e03a      	b.n	800575a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d020      	beq.n	800572e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056ec:	4b34      	ldr	r3, [pc, #208]	; (80057c0 <HAL_RCC_OscConfig+0x244>)
 80056ee:	2201      	movs	r2, #1
 80056f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f2:	f7fe fc0f 	bl	8003f14 <HAL_GetTick>
 80056f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f8:	e008      	b.n	800570c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056fa:	f7fe fc0b 	bl	8003f14 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b02      	cmp	r3, #2
 8005706:	d901      	bls.n	800570c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e1a8      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800570c:	4b2b      	ldr	r3, [pc, #172]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d0f0      	beq.n	80056fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005718:	4b28      	ldr	r3, [pc, #160]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	4925      	ldr	r1, [pc, #148]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005728:	4313      	orrs	r3, r2
 800572a:	600b      	str	r3, [r1, #0]
 800572c:	e015      	b.n	800575a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800572e:	4b24      	ldr	r3, [pc, #144]	; (80057c0 <HAL_RCC_OscConfig+0x244>)
 8005730:	2200      	movs	r2, #0
 8005732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005734:	f7fe fbee 	bl	8003f14 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800573a:	e008      	b.n	800574e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800573c:	f7fe fbea 	bl	8003f14 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b02      	cmp	r3, #2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e187      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800574e:	4b1b      	ldr	r3, [pc, #108]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1f0      	bne.n	800573c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d036      	beq.n	80057d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d016      	beq.n	800579c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800576e:	4b15      	ldr	r3, [pc, #84]	; (80057c4 <HAL_RCC_OscConfig+0x248>)
 8005770:	2201      	movs	r2, #1
 8005772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005774:	f7fe fbce 	bl	8003f14 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800577c:	f7fe fbca 	bl	8003f14 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e167      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800578e:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <HAL_RCC_OscConfig+0x240>)
 8005790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0f0      	beq.n	800577c <HAL_RCC_OscConfig+0x200>
 800579a:	e01b      	b.n	80057d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800579c:	4b09      	ldr	r3, [pc, #36]	; (80057c4 <HAL_RCC_OscConfig+0x248>)
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057a2:	f7fe fbb7 	bl	8003f14 <HAL_GetTick>
 80057a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a8:	e00e      	b.n	80057c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057aa:	f7fe fbb3 	bl	8003f14 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d907      	bls.n	80057c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e150      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
 80057bc:	40023800 	.word	0x40023800
 80057c0:	42470000 	.word	0x42470000
 80057c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057c8:	4b88      	ldr	r3, [pc, #544]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80057ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d1ea      	bne.n	80057aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8097 	beq.w	8005910 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057e2:	2300      	movs	r3, #0
 80057e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057e6:	4b81      	ldr	r3, [pc, #516]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80057e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10f      	bne.n	8005812 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057f2:	2300      	movs	r3, #0
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	4b7d      	ldr	r3, [pc, #500]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	4a7c      	ldr	r2, [pc, #496]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80057fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005800:	6413      	str	r3, [r2, #64]	; 0x40
 8005802:	4b7a      	ldr	r3, [pc, #488]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800580a:	60bb      	str	r3, [r7, #8]
 800580c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800580e:	2301      	movs	r3, #1
 8005810:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005812:	4b77      	ldr	r3, [pc, #476]	; (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800581a:	2b00      	cmp	r3, #0
 800581c:	d118      	bne.n	8005850 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800581e:	4b74      	ldr	r3, [pc, #464]	; (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a73      	ldr	r2, [pc, #460]	; (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800582a:	f7fe fb73 	bl	8003f14 <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005832:	f7fe fb6f 	bl	8003f14 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e10c      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005844:	4b6a      	ldr	r3, [pc, #424]	; (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d106      	bne.n	8005866 <HAL_RCC_OscConfig+0x2ea>
 8005858:	4b64      	ldr	r3, [pc, #400]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800585a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800585c:	4a63      	ldr	r2, [pc, #396]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800585e:	f043 0301 	orr.w	r3, r3, #1
 8005862:	6713      	str	r3, [r2, #112]	; 0x70
 8005864:	e01c      	b.n	80058a0 <HAL_RCC_OscConfig+0x324>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	2b05      	cmp	r3, #5
 800586c:	d10c      	bne.n	8005888 <HAL_RCC_OscConfig+0x30c>
 800586e:	4b5f      	ldr	r3, [pc, #380]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005872:	4a5e      	ldr	r2, [pc, #376]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005874:	f043 0304 	orr.w	r3, r3, #4
 8005878:	6713      	str	r3, [r2, #112]	; 0x70
 800587a:	4b5c      	ldr	r3, [pc, #368]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800587e:	4a5b      	ldr	r2, [pc, #364]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005880:	f043 0301 	orr.w	r3, r3, #1
 8005884:	6713      	str	r3, [r2, #112]	; 0x70
 8005886:	e00b      	b.n	80058a0 <HAL_RCC_OscConfig+0x324>
 8005888:	4b58      	ldr	r3, [pc, #352]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800588a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800588c:	4a57      	ldr	r2, [pc, #348]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800588e:	f023 0301 	bic.w	r3, r3, #1
 8005892:	6713      	str	r3, [r2, #112]	; 0x70
 8005894:	4b55      	ldr	r3, [pc, #340]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005898:	4a54      	ldr	r2, [pc, #336]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800589a:	f023 0304 	bic.w	r3, r3, #4
 800589e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d015      	beq.n	80058d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a8:	f7fe fb34 	bl	8003f14 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ae:	e00a      	b.n	80058c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058b0:	f7fe fb30 	bl	8003f14 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80058be:	4293      	cmp	r3, r2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e0cb      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058c6:	4b49      	ldr	r3, [pc, #292]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80058c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0ee      	beq.n	80058b0 <HAL_RCC_OscConfig+0x334>
 80058d2:	e014      	b.n	80058fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058d4:	f7fe fb1e 	bl	8003f14 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058da:	e00a      	b.n	80058f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058dc:	f7fe fb1a 	bl	8003f14 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e0b5      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058f2:	4b3e      	ldr	r3, [pc, #248]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80058f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1ee      	bne.n	80058dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058fe:	7dfb      	ldrb	r3, [r7, #23]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d105      	bne.n	8005910 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005904:	4b39      	ldr	r3, [pc, #228]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005908:	4a38      	ldr	r2, [pc, #224]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800590a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800590e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 80a1 	beq.w	8005a5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800591a:	4b34      	ldr	r3, [pc, #208]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 030c 	and.w	r3, r3, #12
 8005922:	2b08      	cmp	r3, #8
 8005924:	d05c      	beq.n	80059e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	2b02      	cmp	r3, #2
 800592c:	d141      	bne.n	80059b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800592e:	4b31      	ldr	r3, [pc, #196]	; (80059f4 <HAL_RCC_OscConfig+0x478>)
 8005930:	2200      	movs	r2, #0
 8005932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005934:	f7fe faee 	bl	8003f14 <HAL_GetTick>
 8005938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800593a:	e008      	b.n	800594e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800593c:	f7fe faea 	bl	8003f14 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b02      	cmp	r3, #2
 8005948:	d901      	bls.n	800594e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e087      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800594e:	4b27      	ldr	r3, [pc, #156]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1f0      	bne.n	800593c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	69da      	ldr	r2, [r3, #28]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005968:	019b      	lsls	r3, r3, #6
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005970:	085b      	lsrs	r3, r3, #1
 8005972:	3b01      	subs	r3, #1
 8005974:	041b      	lsls	r3, r3, #16
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597c:	061b      	lsls	r3, r3, #24
 800597e:	491b      	ldr	r1, [pc, #108]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 8005980:	4313      	orrs	r3, r2
 8005982:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005984:	4b1b      	ldr	r3, [pc, #108]	; (80059f4 <HAL_RCC_OscConfig+0x478>)
 8005986:	2201      	movs	r2, #1
 8005988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598a:	f7fe fac3 	bl	8003f14 <HAL_GetTick>
 800598e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005990:	e008      	b.n	80059a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005992:	f7fe fabf 	bl	8003f14 <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b02      	cmp	r3, #2
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e05c      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059a4:	4b11      	ldr	r3, [pc, #68]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0f0      	beq.n	8005992 <HAL_RCC_OscConfig+0x416>
 80059b0:	e054      	b.n	8005a5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059b2:	4b10      	ldr	r3, [pc, #64]	; (80059f4 <HAL_RCC_OscConfig+0x478>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b8:	f7fe faac 	bl	8003f14 <HAL_GetTick>
 80059bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059be:	e008      	b.n	80059d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059c0:	f7fe faa8 	bl	8003f14 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d901      	bls.n	80059d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e045      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059d2:	4b06      	ldr	r3, [pc, #24]	; (80059ec <HAL_RCC_OscConfig+0x470>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1f0      	bne.n	80059c0 <HAL_RCC_OscConfig+0x444>
 80059de:	e03d      	b.n	8005a5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d107      	bne.n	80059f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e038      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
 80059ec:	40023800 	.word	0x40023800
 80059f0:	40007000 	.word	0x40007000
 80059f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80059f8:	4b1b      	ldr	r3, [pc, #108]	; (8005a68 <HAL_RCC_OscConfig+0x4ec>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d028      	beq.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d121      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d11a      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005a28:	4013      	ands	r3, r2
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d111      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3e:	085b      	lsrs	r3, r3, #1
 8005a40:	3b01      	subs	r3, #1
 8005a42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d107      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d001      	beq.n	8005a5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e000      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	40023800 	.word	0x40023800

08005a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d101      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e0cc      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a80:	4b68      	ldr	r3, [pc, #416]	; (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d90c      	bls.n	8005aa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a8e:	4b65      	ldr	r3, [pc, #404]	; (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005a90:	683a      	ldr	r2, [r7, #0]
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a96:	4b63      	ldr	r3, [pc, #396]	; (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d001      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e0b8      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d020      	beq.n	8005af6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d005      	beq.n	8005acc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ac0:	4b59      	ldr	r3, [pc, #356]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	4a58      	ldr	r2, [pc, #352]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005aca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ad8:	4b53      	ldr	r3, [pc, #332]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	4a52      	ldr	r2, [pc, #328]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ade:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005ae2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ae4:	4b50      	ldr	r3, [pc, #320]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	494d      	ldr	r1, [pc, #308]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d044      	beq.n	8005b8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d107      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b0a:	4b47      	ldr	r3, [pc, #284]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d119      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e07f      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d003      	beq.n	8005b2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	d107      	bne.n	8005b3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b2a:	4b3f      	ldr	r3, [pc, #252]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d109      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e06f      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b3a:	4b3b      	ldr	r3, [pc, #236]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d101      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e067      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b4a:	4b37      	ldr	r3, [pc, #220]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f023 0203 	bic.w	r2, r3, #3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	4934      	ldr	r1, [pc, #208]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b5c:	f7fe f9da 	bl	8003f14 <HAL_GetTick>
 8005b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b62:	e00a      	b.n	8005b7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b64:	f7fe f9d6 	bl	8003f14 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e04f      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b7a:	4b2b      	ldr	r3, [pc, #172]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 020c 	and.w	r2, r3, #12
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d1eb      	bne.n	8005b64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b8c:	4b25      	ldr	r3, [pc, #148]	; (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d20c      	bcs.n	8005bb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b9a:	4b22      	ldr	r3, [pc, #136]	; (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	b2d2      	uxtb	r2, r2
 8005ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba2:	4b20      	ldr	r3, [pc, #128]	; (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0307 	and.w	r3, r3, #7
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d001      	beq.n	8005bb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e032      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d008      	beq.n	8005bd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bc0:	4b19      	ldr	r3, [pc, #100]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	4916      	ldr	r1, [pc, #88]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0308 	and.w	r3, r3, #8
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d009      	beq.n	8005bf2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bde:	4b12      	ldr	r3, [pc, #72]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	490e      	ldr	r1, [pc, #56]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005bf2:	f000 f821 	bl	8005c38 <HAL_RCC_GetSysClockFreq>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	4b0b      	ldr	r3, [pc, #44]	; (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	091b      	lsrs	r3, r3, #4
 8005bfe:	f003 030f 	and.w	r3, r3, #15
 8005c02:	490a      	ldr	r1, [pc, #40]	; (8005c2c <HAL_RCC_ClockConfig+0x1c0>)
 8005c04:	5ccb      	ldrb	r3, [r1, r3]
 8005c06:	fa22 f303 	lsr.w	r3, r2, r3
 8005c0a:	4a09      	ldr	r2, [pc, #36]	; (8005c30 <HAL_RCC_ClockConfig+0x1c4>)
 8005c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c0e:	4b09      	ldr	r3, [pc, #36]	; (8005c34 <HAL_RCC_ClockConfig+0x1c8>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7fd ffa0 	bl	8003b58 <HAL_InitTick>

  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	40023c00 	.word	0x40023c00
 8005c28:	40023800 	.word	0x40023800
 8005c2c:	0800cdc8 	.word	0x0800cdc8
 8005c30:	20000020 	.word	0x20000020
 8005c34:	20000024 	.word	0x20000024

08005c38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c3c:	b094      	sub	sp, #80	; 0x50
 8005c3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	647b      	str	r3, [r7, #68]	; 0x44
 8005c44:	2300      	movs	r3, #0
 8005c46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c48:	2300      	movs	r3, #0
 8005c4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c50:	4b79      	ldr	r3, [pc, #484]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 030c 	and.w	r3, r3, #12
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d00d      	beq.n	8005c78 <HAL_RCC_GetSysClockFreq+0x40>
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	f200 80e1 	bhi.w	8005e24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_RCC_GetSysClockFreq+0x34>
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d003      	beq.n	8005c72 <HAL_RCC_GetSysClockFreq+0x3a>
 8005c6a:	e0db      	b.n	8005e24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c6c:	4b73      	ldr	r3, [pc, #460]	; (8005e3c <HAL_RCC_GetSysClockFreq+0x204>)
 8005c6e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005c70:	e0db      	b.n	8005e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c72:	4b73      	ldr	r3, [pc, #460]	; (8005e40 <HAL_RCC_GetSysClockFreq+0x208>)
 8005c74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c76:	e0d8      	b.n	8005e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c78:	4b6f      	ldr	r3, [pc, #444]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c80:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c82:	4b6d      	ldr	r3, [pc, #436]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d063      	beq.n	8005d56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c8e:	4b6a      	ldr	r3, [pc, #424]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	099b      	lsrs	r3, r3, #6
 8005c94:	2200      	movs	r2, #0
 8005c96:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ca0:	633b      	str	r3, [r7, #48]	; 0x30
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	637b      	str	r3, [r7, #52]	; 0x34
 8005ca6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005caa:	4622      	mov	r2, r4
 8005cac:	462b      	mov	r3, r5
 8005cae:	f04f 0000 	mov.w	r0, #0
 8005cb2:	f04f 0100 	mov.w	r1, #0
 8005cb6:	0159      	lsls	r1, r3, #5
 8005cb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cbc:	0150      	lsls	r0, r2, #5
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4621      	mov	r1, r4
 8005cc4:	1a51      	subs	r1, r2, r1
 8005cc6:	6139      	str	r1, [r7, #16]
 8005cc8:	4629      	mov	r1, r5
 8005cca:	eb63 0301 	sbc.w	r3, r3, r1
 8005cce:	617b      	str	r3, [r7, #20]
 8005cd0:	f04f 0200 	mov.w	r2, #0
 8005cd4:	f04f 0300 	mov.w	r3, #0
 8005cd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cdc:	4659      	mov	r1, fp
 8005cde:	018b      	lsls	r3, r1, #6
 8005ce0:	4651      	mov	r1, sl
 8005ce2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005ce6:	4651      	mov	r1, sl
 8005ce8:	018a      	lsls	r2, r1, #6
 8005cea:	4651      	mov	r1, sl
 8005cec:	ebb2 0801 	subs.w	r8, r2, r1
 8005cf0:	4659      	mov	r1, fp
 8005cf2:	eb63 0901 	sbc.w	r9, r3, r1
 8005cf6:	f04f 0200 	mov.w	r2, #0
 8005cfa:	f04f 0300 	mov.w	r3, #0
 8005cfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d0a:	4690      	mov	r8, r2
 8005d0c:	4699      	mov	r9, r3
 8005d0e:	4623      	mov	r3, r4
 8005d10:	eb18 0303 	adds.w	r3, r8, r3
 8005d14:	60bb      	str	r3, [r7, #8]
 8005d16:	462b      	mov	r3, r5
 8005d18:	eb49 0303 	adc.w	r3, r9, r3
 8005d1c:	60fb      	str	r3, [r7, #12]
 8005d1e:	f04f 0200 	mov.w	r2, #0
 8005d22:	f04f 0300 	mov.w	r3, #0
 8005d26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005d2a:	4629      	mov	r1, r5
 8005d2c:	024b      	lsls	r3, r1, #9
 8005d2e:	4621      	mov	r1, r4
 8005d30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005d34:	4621      	mov	r1, r4
 8005d36:	024a      	lsls	r2, r1, #9
 8005d38:	4610      	mov	r0, r2
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d3e:	2200      	movs	r2, #0
 8005d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d48:	f7fa ff2e 	bl	8000ba8 <__aeabi_uldivmod>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	4613      	mov	r3, r2
 8005d52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d54:	e058      	b.n	8005e08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d56:	4b38      	ldr	r3, [pc, #224]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	099b      	lsrs	r3, r3, #6
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	4618      	mov	r0, r3
 8005d60:	4611      	mov	r1, r2
 8005d62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005d66:	623b      	str	r3, [r7, #32]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d70:	4642      	mov	r2, r8
 8005d72:	464b      	mov	r3, r9
 8005d74:	f04f 0000 	mov.w	r0, #0
 8005d78:	f04f 0100 	mov.w	r1, #0
 8005d7c:	0159      	lsls	r1, r3, #5
 8005d7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d82:	0150      	lsls	r0, r2, #5
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	4641      	mov	r1, r8
 8005d8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d8e:	4649      	mov	r1, r9
 8005d90:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d94:	f04f 0200 	mov.w	r2, #0
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005da0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005da4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005da8:	ebb2 040a 	subs.w	r4, r2, sl
 8005dac:	eb63 050b 	sbc.w	r5, r3, fp
 8005db0:	f04f 0200 	mov.w	r2, #0
 8005db4:	f04f 0300 	mov.w	r3, #0
 8005db8:	00eb      	lsls	r3, r5, #3
 8005dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005dbe:	00e2      	lsls	r2, r4, #3
 8005dc0:	4614      	mov	r4, r2
 8005dc2:	461d      	mov	r5, r3
 8005dc4:	4643      	mov	r3, r8
 8005dc6:	18e3      	adds	r3, r4, r3
 8005dc8:	603b      	str	r3, [r7, #0]
 8005dca:	464b      	mov	r3, r9
 8005dcc:	eb45 0303 	adc.w	r3, r5, r3
 8005dd0:	607b      	str	r3, [r7, #4]
 8005dd2:	f04f 0200 	mov.w	r2, #0
 8005dd6:	f04f 0300 	mov.w	r3, #0
 8005dda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005dde:	4629      	mov	r1, r5
 8005de0:	028b      	lsls	r3, r1, #10
 8005de2:	4621      	mov	r1, r4
 8005de4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005de8:	4621      	mov	r1, r4
 8005dea:	028a      	lsls	r2, r1, #10
 8005dec:	4610      	mov	r0, r2
 8005dee:	4619      	mov	r1, r3
 8005df0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005df2:	2200      	movs	r2, #0
 8005df4:	61bb      	str	r3, [r7, #24]
 8005df6:	61fa      	str	r2, [r7, #28]
 8005df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dfc:	f7fa fed4 	bl	8000ba8 <__aeabi_uldivmod>
 8005e00:	4602      	mov	r2, r0
 8005e02:	460b      	mov	r3, r1
 8005e04:	4613      	mov	r3, r2
 8005e06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e08:	4b0b      	ldr	r3, [pc, #44]	; (8005e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	0c1b      	lsrs	r3, r3, #16
 8005e0e:	f003 0303 	and.w	r3, r3, #3
 8005e12:	3301      	adds	r3, #1
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005e18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005e22:	e002      	b.n	8005e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e24:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <HAL_RCC_GetSysClockFreq+0x204>)
 8005e26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005e28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3750      	adds	r7, #80	; 0x50
 8005e30:	46bd      	mov	sp, r7
 8005e32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e36:	bf00      	nop
 8005e38:	40023800 	.word	0x40023800
 8005e3c:	00f42400 	.word	0x00f42400
 8005e40:	007a1200 	.word	0x007a1200

08005e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e48:	4b03      	ldr	r3, [pc, #12]	; (8005e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	20000020 	.word	0x20000020

08005e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e60:	f7ff fff0 	bl	8005e44 <HAL_RCC_GetHCLKFreq>
 8005e64:	4602      	mov	r2, r0
 8005e66:	4b05      	ldr	r3, [pc, #20]	; (8005e7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	0a9b      	lsrs	r3, r3, #10
 8005e6c:	f003 0307 	and.w	r3, r3, #7
 8005e70:	4903      	ldr	r1, [pc, #12]	; (8005e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e72:	5ccb      	ldrb	r3, [r1, r3]
 8005e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	40023800 	.word	0x40023800
 8005e80:	0800cdd8 	.word	0x0800cdd8

08005e84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e88:	f7ff ffdc 	bl	8005e44 <HAL_RCC_GetHCLKFreq>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	4b05      	ldr	r3, [pc, #20]	; (8005ea4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	0b5b      	lsrs	r3, r3, #13
 8005e94:	f003 0307 	and.w	r3, r3, #7
 8005e98:	4903      	ldr	r1, [pc, #12]	; (8005ea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e9a:	5ccb      	ldrb	r3, [r1, r3]
 8005e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	40023800 	.word	0x40023800
 8005ea8:	0800cdd8 	.word	0x0800cdd8

08005eac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	220f      	movs	r2, #15
 8005eba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ebc:	4b12      	ldr	r3, [pc, #72]	; (8005f08 <HAL_RCC_GetClockConfig+0x5c>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f003 0203 	and.w	r2, r3, #3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005ec8:	4b0f      	ldr	r3, [pc, #60]	; (8005f08 <HAL_RCC_GetClockConfig+0x5c>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ed4:	4b0c      	ldr	r3, [pc, #48]	; (8005f08 <HAL_RCC_GetClockConfig+0x5c>)
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005ee0:	4b09      	ldr	r3, [pc, #36]	; (8005f08 <HAL_RCC_GetClockConfig+0x5c>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	08db      	lsrs	r3, r3, #3
 8005ee6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005eee:	4b07      	ldr	r3, [pc, #28]	; (8005f0c <HAL_RCC_GetClockConfig+0x60>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0207 	and.w	r2, r3, #7
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	601a      	str	r2, [r3, #0]
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	40023800 	.word	0x40023800
 8005f0c:	40023c00 	.word	0x40023c00

08005f10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e041      	b.n	8005fa6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d106      	bne.n	8005f3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f839 	bl	8005fae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	f000 f9d8 	bl	8006304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b083      	sub	sp, #12
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005fb6:	bf00      	nop
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
	...

08005fc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d001      	beq.n	8005fdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e04e      	b.n	800607a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0201 	orr.w	r2, r2, #1
 8005ff2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a23      	ldr	r2, [pc, #140]	; (8006088 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d022      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006006:	d01d      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a1f      	ldr	r2, [pc, #124]	; (800608c <HAL_TIM_Base_Start_IT+0xc8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d018      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a1e      	ldr	r2, [pc, #120]	; (8006090 <HAL_TIM_Base_Start_IT+0xcc>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d013      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a1c      	ldr	r2, [pc, #112]	; (8006094 <HAL_TIM_Base_Start_IT+0xd0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00e      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a1b      	ldr	r2, [pc, #108]	; (8006098 <HAL_TIM_Base_Start_IT+0xd4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d009      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a19      	ldr	r2, [pc, #100]	; (800609c <HAL_TIM_Base_Start_IT+0xd8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d004      	beq.n	8006044 <HAL_TIM_Base_Start_IT+0x80>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a18      	ldr	r2, [pc, #96]	; (80060a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d111      	bne.n	8006068 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f003 0307 	and.w	r3, r3, #7
 800604e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2b06      	cmp	r3, #6
 8006054:	d010      	beq.n	8006078 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f042 0201 	orr.w	r2, r2, #1
 8006064:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006066:	e007      	b.n	8006078 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f042 0201 	orr.w	r2, r2, #1
 8006076:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	40010000 	.word	0x40010000
 800608c:	40000400 	.word	0x40000400
 8006090:	40000800 	.word	0x40000800
 8006094:	40000c00 	.word	0x40000c00
 8006098:	40010400 	.word	0x40010400
 800609c:	40014000 	.word	0x40014000
 80060a0:	40001800 	.word	0x40001800

080060a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0302 	and.w	r3, r3, #2
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d122      	bne.n	8006100 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f003 0302 	and.w	r3, r3, #2
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d11b      	bne.n	8006100 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f06f 0202 	mvn.w	r2, #2
 80060d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	f003 0303 	and.w	r3, r3, #3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f8ee 	bl	80062c8 <HAL_TIM_IC_CaptureCallback>
 80060ec:	e005      	b.n	80060fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f8e0 	bl	80062b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f8f1 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	f003 0304 	and.w	r3, r3, #4
 800610a:	2b04      	cmp	r3, #4
 800610c:	d122      	bne.n	8006154 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	f003 0304 	and.w	r3, r3, #4
 8006118:	2b04      	cmp	r3, #4
 800611a:	d11b      	bne.n	8006154 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0204 	mvn.w	r2, #4
 8006124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2202      	movs	r2, #2
 800612a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f8c4 	bl	80062c8 <HAL_TIM_IC_CaptureCallback>
 8006140:	e005      	b.n	800614e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f8b6 	bl	80062b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f8c7 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f003 0308 	and.w	r3, r3, #8
 800615e:	2b08      	cmp	r3, #8
 8006160:	d122      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f003 0308 	and.w	r3, r3, #8
 800616c:	2b08      	cmp	r3, #8
 800616e:	d11b      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f06f 0208 	mvn.w	r2, #8
 8006178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2204      	movs	r2, #4
 800617e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	f003 0303 	and.w	r3, r3, #3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d003      	beq.n	8006196 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f89a 	bl	80062c8 <HAL_TIM_IC_CaptureCallback>
 8006194:	e005      	b.n	80061a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f88c 	bl	80062b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 f89d 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f003 0310 	and.w	r3, r3, #16
 80061b2:	2b10      	cmp	r3, #16
 80061b4:	d122      	bne.n	80061fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	f003 0310 	and.w	r3, r3, #16
 80061c0:	2b10      	cmp	r3, #16
 80061c2:	d11b      	bne.n	80061fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f06f 0210 	mvn.w	r2, #16
 80061cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2208      	movs	r2, #8
 80061d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	69db      	ldr	r3, [r3, #28]
 80061da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d003      	beq.n	80061ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f870 	bl	80062c8 <HAL_TIM_IC_CaptureCallback>
 80061e8:	e005      	b.n	80061f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f862 	bl	80062b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 f873 	bl	80062dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	f003 0301 	and.w	r3, r3, #1
 8006206:	2b01      	cmp	r3, #1
 8006208:	d10e      	bne.n	8006228 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b01      	cmp	r3, #1
 8006216:	d107      	bne.n	8006228 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f06f 0201 	mvn.w	r2, #1
 8006220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7fd fbc0 	bl	80039a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006232:	2b80      	cmp	r3, #128	; 0x80
 8006234:	d10e      	bne.n	8006254 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006240:	2b80      	cmp	r3, #128	; 0x80
 8006242:	d107      	bne.n	8006254 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800624c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f902 	bl	8006458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b40      	cmp	r3, #64	; 0x40
 8006260:	d10e      	bne.n	8006280 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626c:	2b40      	cmp	r3, #64	; 0x40
 800626e:	d107      	bne.n	8006280 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f838 	bl	80062f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	f003 0320 	and.w	r3, r3, #32
 800628a:	2b20      	cmp	r3, #32
 800628c:	d10e      	bne.n	80062ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b20      	cmp	r3, #32
 800629a:	d107      	bne.n	80062ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f06f 0220 	mvn.w	r2, #32
 80062a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f8cc 	bl	8006444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062ac:	bf00      	nop
 80062ae:	3708      	adds	r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006304:	b480      	push	{r7}
 8006306:	b085      	sub	sp, #20
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a40      	ldr	r2, [pc, #256]	; (8006418 <TIM_Base_SetConfig+0x114>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d013      	beq.n	8006344 <TIM_Base_SetConfig+0x40>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006322:	d00f      	beq.n	8006344 <TIM_Base_SetConfig+0x40>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a3d      	ldr	r2, [pc, #244]	; (800641c <TIM_Base_SetConfig+0x118>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d00b      	beq.n	8006344 <TIM_Base_SetConfig+0x40>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a3c      	ldr	r2, [pc, #240]	; (8006420 <TIM_Base_SetConfig+0x11c>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d007      	beq.n	8006344 <TIM_Base_SetConfig+0x40>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a3b      	ldr	r2, [pc, #236]	; (8006424 <TIM_Base_SetConfig+0x120>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d003      	beq.n	8006344 <TIM_Base_SetConfig+0x40>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a3a      	ldr	r2, [pc, #232]	; (8006428 <TIM_Base_SetConfig+0x124>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d108      	bne.n	8006356 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800634a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a2f      	ldr	r2, [pc, #188]	; (8006418 <TIM_Base_SetConfig+0x114>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d02b      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006364:	d027      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a2c      	ldr	r2, [pc, #176]	; (800641c <TIM_Base_SetConfig+0x118>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d023      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a2b      	ldr	r2, [pc, #172]	; (8006420 <TIM_Base_SetConfig+0x11c>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d01f      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a2a      	ldr	r2, [pc, #168]	; (8006424 <TIM_Base_SetConfig+0x120>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d01b      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a29      	ldr	r2, [pc, #164]	; (8006428 <TIM_Base_SetConfig+0x124>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d017      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a28      	ldr	r2, [pc, #160]	; (800642c <TIM_Base_SetConfig+0x128>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d013      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a27      	ldr	r2, [pc, #156]	; (8006430 <TIM_Base_SetConfig+0x12c>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00f      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a26      	ldr	r2, [pc, #152]	; (8006434 <TIM_Base_SetConfig+0x130>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d00b      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a25      	ldr	r2, [pc, #148]	; (8006438 <TIM_Base_SetConfig+0x134>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d007      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a24      	ldr	r2, [pc, #144]	; (800643c <TIM_Base_SetConfig+0x138>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d003      	beq.n	80063b6 <TIM_Base_SetConfig+0xb2>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a23      	ldr	r2, [pc, #140]	; (8006440 <TIM_Base_SetConfig+0x13c>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d108      	bne.n	80063c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a0a      	ldr	r2, [pc, #40]	; (8006418 <TIM_Base_SetConfig+0x114>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d003      	beq.n	80063fc <TIM_Base_SetConfig+0xf8>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a0c      	ldr	r2, [pc, #48]	; (8006428 <TIM_Base_SetConfig+0x124>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d103      	bne.n	8006404 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	615a      	str	r2, [r3, #20]
}
 800640a:	bf00      	nop
 800640c:	3714      	adds	r7, #20
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	40010000 	.word	0x40010000
 800641c:	40000400 	.word	0x40000400
 8006420:	40000800 	.word	0x40000800
 8006424:	40000c00 	.word	0x40000c00
 8006428:	40010400 	.word	0x40010400
 800642c:	40014000 	.word	0x40014000
 8006430:	40014400 	.word	0x40014400
 8006434:	40014800 	.word	0x40014800
 8006438:	40001800 	.word	0x40001800
 800643c:	40001c00 	.word	0x40001c00
 8006440:	40002000 	.word	0x40002000

08006444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800644c:	bf00      	nop
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006460:	bf00      	nop
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e03f      	b.n	80064fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7fd fb10 	bl	8003ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2224      	movs	r2, #36	; 0x24
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68da      	ldr	r2, [r3, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 fd7b 	bl	8006fac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	691a      	ldr	r2, [r3, #16]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	695a      	ldr	r2, [r3, #20]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68da      	ldr	r2, [r3, #12]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2220      	movs	r2, #32
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2220      	movs	r2, #32
 80064f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3708      	adds	r7, #8
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b08a      	sub	sp, #40	; 0x28
 800650a:	af02      	add	r7, sp, #8
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	603b      	str	r3, [r7, #0]
 8006512:	4613      	mov	r3, r2
 8006514:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006516:	2300      	movs	r3, #0
 8006518:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b20      	cmp	r3, #32
 8006524:	d17c      	bne.n	8006620 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d002      	beq.n	8006532 <HAL_UART_Transmit+0x2c>
 800652c:	88fb      	ldrh	r3, [r7, #6]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e075      	b.n	8006622 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800653c:	2b01      	cmp	r3, #1
 800653e:	d101      	bne.n	8006544 <HAL_UART_Transmit+0x3e>
 8006540:	2302      	movs	r3, #2
 8006542:	e06e      	b.n	8006622 <HAL_UART_Transmit+0x11c>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2221      	movs	r2, #33	; 0x21
 8006556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800655a:	f7fd fcdb 	bl	8003f14 <HAL_GetTick>
 800655e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	88fa      	ldrh	r2, [r7, #6]
 8006564:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	88fa      	ldrh	r2, [r7, #6]
 800656a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006574:	d108      	bne.n	8006588 <HAL_UART_Transmit+0x82>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d104      	bne.n	8006588 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800657e:	2300      	movs	r3, #0
 8006580:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	61bb      	str	r3, [r7, #24]
 8006586:	e003      	b.n	8006590 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800658c:	2300      	movs	r3, #0
 800658e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006598:	e02a      	b.n	80065f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	2200      	movs	r2, #0
 80065a2:	2180      	movs	r1, #128	; 0x80
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 faf9 	bl	8006b9c <UART_WaitOnFlagUntilTimeout>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d001      	beq.n	80065b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e036      	b.n	8006622 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10b      	bne.n	80065d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	881b      	ldrh	r3, [r3, #0]
 80065be:	461a      	mov	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	3302      	adds	r3, #2
 80065ce:	61bb      	str	r3, [r7, #24]
 80065d0:	e007      	b.n	80065e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	781a      	ldrb	r2, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	3301      	adds	r3, #1
 80065e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1cf      	bne.n	800659a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	2200      	movs	r2, #0
 8006602:	2140      	movs	r1, #64	; 0x40
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f000 fac9 	bl	8006b9c <UART_WaitOnFlagUntilTimeout>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d001      	beq.n	8006614 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e006      	b.n	8006622 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800661c:	2300      	movs	r3, #0
 800661e:	e000      	b.n	8006622 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006620:	2302      	movs	r3, #2
  }
}
 8006622:	4618      	mov	r0, r3
 8006624:	3720      	adds	r7, #32
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
	...

0800662c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b0ba      	sub	sp, #232	; 0xe8
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006652:	2300      	movs	r3, #0
 8006654:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006658:	2300      	movs	r3, #0
 800665a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800665e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006662:	f003 030f 	and.w	r3, r3, #15
 8006666:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800666a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10f      	bne.n	8006692 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006676:	f003 0320 	and.w	r3, r3, #32
 800667a:	2b00      	cmp	r3, #0
 800667c:	d009      	beq.n	8006692 <HAL_UART_IRQHandler+0x66>
 800667e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006682:	f003 0320 	and.w	r3, r3, #32
 8006686:	2b00      	cmp	r3, #0
 8006688:	d003      	beq.n	8006692 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 fbd3 	bl	8006e36 <UART_Receive_IT>
      return;
 8006690:	e256      	b.n	8006b40 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006696:	2b00      	cmp	r3, #0
 8006698:	f000 80de 	beq.w	8006858 <HAL_UART_IRQHandler+0x22c>
 800669c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d106      	bne.n	80066b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80066a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 80d1 	beq.w	8006858 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80066b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00b      	beq.n	80066da <HAL_UART_IRQHandler+0xae>
 80066c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d005      	beq.n	80066da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d2:	f043 0201 	orr.w	r2, r3, #1
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066de:	f003 0304 	and.w	r3, r3, #4
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00b      	beq.n	80066fe <HAL_UART_IRQHandler+0xd2>
 80066e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d005      	beq.n	80066fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	f043 0202 	orr.w	r2, r3, #2
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006702:	f003 0302 	and.w	r3, r3, #2
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00b      	beq.n	8006722 <HAL_UART_IRQHandler+0xf6>
 800670a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800670e:	f003 0301 	and.w	r3, r3, #1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d005      	beq.n	8006722 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	f043 0204 	orr.w	r2, r3, #4
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006726:	f003 0308 	and.w	r3, r3, #8
 800672a:	2b00      	cmp	r3, #0
 800672c:	d011      	beq.n	8006752 <HAL_UART_IRQHandler+0x126>
 800672e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	d105      	bne.n	8006746 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800673a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	d005      	beq.n	8006752 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674a:	f043 0208 	orr.w	r2, r3, #8
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006756:	2b00      	cmp	r3, #0
 8006758:	f000 81ed 	beq.w	8006b36 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800675c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006760:	f003 0320 	and.w	r3, r3, #32
 8006764:	2b00      	cmp	r3, #0
 8006766:	d008      	beq.n	800677a <HAL_UART_IRQHandler+0x14e>
 8006768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800676c:	f003 0320 	and.w	r3, r3, #32
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 fb5e 	bl	8006e36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	695b      	ldr	r3, [r3, #20]
 8006780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006784:	2b40      	cmp	r3, #64	; 0x40
 8006786:	bf0c      	ite	eq
 8006788:	2301      	moveq	r3, #1
 800678a:	2300      	movne	r3, #0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006796:	f003 0308 	and.w	r3, r3, #8
 800679a:	2b00      	cmp	r3, #0
 800679c:	d103      	bne.n	80067a6 <HAL_UART_IRQHandler+0x17a>
 800679e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d04f      	beq.n	8006846 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 fa66 	bl	8006c78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067b6:	2b40      	cmp	r3, #64	; 0x40
 80067b8:	d141      	bne.n	800683e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	3314      	adds	r3, #20
 80067c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80067d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80067d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3314      	adds	r3, #20
 80067e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80067e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80067ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80067f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80067f6:	e841 2300 	strex	r3, r2, [r1]
 80067fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80067fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1d9      	bne.n	80067ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800680a:	2b00      	cmp	r3, #0
 800680c:	d013      	beq.n	8006836 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006812:	4a7d      	ldr	r2, [pc, #500]	; (8006a08 <HAL_UART_IRQHandler+0x3dc>)
 8006814:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800681a:	4618      	mov	r0, r3
 800681c:	f7fd fcfc 	bl	8004218 <HAL_DMA_Abort_IT>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d016      	beq.n	8006854 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800682a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006830:	4610      	mov	r0, r2
 8006832:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006834:	e00e      	b.n	8006854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f99a 	bl	8006b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800683c:	e00a      	b.n	8006854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f996 	bl	8006b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006844:	e006      	b.n	8006854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f992 	bl	8006b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006852:	e170      	b.n	8006b36 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006854:	bf00      	nop
    return;
 8006856:	e16e      	b.n	8006b36 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685c:	2b01      	cmp	r3, #1
 800685e:	f040 814a 	bne.w	8006af6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006866:	f003 0310 	and.w	r3, r3, #16
 800686a:	2b00      	cmp	r3, #0
 800686c:	f000 8143 	beq.w	8006af6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006874:	f003 0310 	and.w	r3, r3, #16
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 813c 	beq.w	8006af6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800687e:	2300      	movs	r3, #0
 8006880:	60bb      	str	r3, [r7, #8]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	60bb      	str	r3, [r7, #8]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	60bb      	str	r3, [r7, #8]
 8006892:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689e:	2b40      	cmp	r3, #64	; 0x40
 80068a0:	f040 80b4 	bne.w	8006a0c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 8140 	beq.w	8006b3a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068c2:	429a      	cmp	r2, r3
 80068c4:	f080 8139 	bcs.w	8006b3a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068da:	f000 8088 	beq.w	80069ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	330c      	adds	r3, #12
 80068e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068ec:	e853 3f00 	ldrex	r3, [r3]
 80068f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80068f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80068f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	330c      	adds	r3, #12
 8006906:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800690a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800690e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006912:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006916:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800691a:	e841 2300 	strex	r3, r2, [r1]
 800691e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006922:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1d9      	bne.n	80068de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	3314      	adds	r3, #20
 8006930:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006932:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006934:	e853 3f00 	ldrex	r3, [r3]
 8006938:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800693a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800693c:	f023 0301 	bic.w	r3, r3, #1
 8006940:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	3314      	adds	r3, #20
 800694a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800694e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006952:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006954:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006956:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006960:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e1      	bne.n	800692a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3314      	adds	r3, #20
 800696c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800697c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	3314      	adds	r3, #20
 8006986:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800698a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800698c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006990:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006992:	e841 2300 	strex	r3, r2, [r1]
 8006996:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006998:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1e3      	bne.n	8006966 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	330c      	adds	r3, #12
 80069b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069b6:	e853 3f00 	ldrex	r3, [r3]
 80069ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80069bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069be:	f023 0310 	bic.w	r3, r3, #16
 80069c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	330c      	adds	r3, #12
 80069cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80069d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80069d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80069d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069d8:	e841 2300 	strex	r3, r2, [r1]
 80069dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80069de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1e3      	bne.n	80069ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7fd fba5 	bl	8004138 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	4619      	mov	r1, r3
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f8c0 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a04:	e099      	b.n	8006b3a <HAL_UART_IRQHandler+0x50e>
 8006a06:	bf00      	nop
 8006a08:	08006d3f 	.word	0x08006d3f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f000 808b 	beq.w	8006b3e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006a28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	f000 8086 	beq.w	8006b3e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	330c      	adds	r3, #12
 8006a38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	330c      	adds	r3, #12
 8006a52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006a56:	647a      	str	r2, [r7, #68]	; 0x44
 8006a58:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e3      	bne.n	8006a32 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3314      	adds	r3, #20
 8006a70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	623b      	str	r3, [r7, #32]
   return(result);
 8006a7a:	6a3b      	ldr	r3, [r7, #32]
 8006a7c:	f023 0301 	bic.w	r3, r3, #1
 8006a80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	3314      	adds	r3, #20
 8006a8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a8e:	633a      	str	r2, [r7, #48]	; 0x30
 8006a90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e3      	bne.n	8006a6a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	330c      	adds	r3, #12
 8006ab6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	e853 3f00 	ldrex	r3, [r3]
 8006abe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f023 0310 	bic.w	r3, r3, #16
 8006ac6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	330c      	adds	r3, #12
 8006ad0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006ad4:	61fa      	str	r2, [r7, #28]
 8006ad6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad8:	69b9      	ldr	r1, [r7, #24]
 8006ada:	69fa      	ldr	r2, [r7, #28]
 8006adc:	e841 2300 	strex	r3, r2, [r1]
 8006ae0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1e3      	bne.n	8006ab0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006aec:	4619      	mov	r1, r3
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f848 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006af4:	e023      	b.n	8006b3e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d009      	beq.n	8006b16 <HAL_UART_IRQHandler+0x4ea>
 8006b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d003      	beq.n	8006b16 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f929 	bl	8006d66 <UART_Transmit_IT>
    return;
 8006b14:	e014      	b.n	8006b40 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00e      	beq.n	8006b40 <HAL_UART_IRQHandler+0x514>
 8006b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d008      	beq.n	8006b40 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f969 	bl	8006e06 <UART_EndTransmit_IT>
    return;
 8006b34:	e004      	b.n	8006b40 <HAL_UART_IRQHandler+0x514>
    return;
 8006b36:	bf00      	nop
 8006b38:	e002      	b.n	8006b40 <HAL_UART_IRQHandler+0x514>
      return;
 8006b3a:	bf00      	nop
 8006b3c:	e000      	b.n	8006b40 <HAL_UART_IRQHandler+0x514>
      return;
 8006b3e:	bf00      	nop
  }
}
 8006b40:	37e8      	adds	r7, #232	; 0xe8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop

08006b48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b090      	sub	sp, #64	; 0x40
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	603b      	str	r3, [r7, #0]
 8006ba8:	4613      	mov	r3, r2
 8006baa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bac:	e050      	b.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb4:	d04c      	beq.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d007      	beq.n	8006bcc <UART_WaitOnFlagUntilTimeout+0x30>
 8006bbc:	f7fd f9aa 	bl	8003f14 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d241      	bcs.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	330c      	adds	r3, #12
 8006bd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd6:	e853 3f00 	ldrex	r3, [r3]
 8006bda:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bde:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006be2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	330c      	adds	r3, #12
 8006bea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006bec:	637a      	str	r2, [r7, #52]	; 0x34
 8006bee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006bf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006bf4:	e841 2300 	strex	r3, r2, [r1]
 8006bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1e5      	bne.n	8006bcc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	3314      	adds	r3, #20
 8006c06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	e853 3f00 	ldrex	r3, [r3]
 8006c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	f023 0301 	bic.w	r3, r3, #1
 8006c16:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	3314      	adds	r3, #20
 8006c1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c20:	623a      	str	r2, [r7, #32]
 8006c22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c24:	69f9      	ldr	r1, [r7, #28]
 8006c26:	6a3a      	ldr	r2, [r7, #32]
 8006c28:	e841 2300 	strex	r3, r2, [r1]
 8006c2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1e5      	bne.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e00f      	b.n	8006c70 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	4013      	ands	r3, r2
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	bf0c      	ite	eq
 8006c60:	2301      	moveq	r3, #1
 8006c62:	2300      	movne	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	461a      	mov	r2, r3
 8006c68:	79fb      	ldrb	r3, [r7, #7]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d09f      	beq.n	8006bae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3740      	adds	r7, #64	; 0x40
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b095      	sub	sp, #84	; 0x54
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	330c      	adds	r3, #12
 8006c86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c8a:	e853 3f00 	ldrex	r3, [r3]
 8006c8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	330c      	adds	r3, #12
 8006c9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ca0:	643a      	str	r2, [r7, #64]	; 0x40
 8006ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ca6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ca8:	e841 2300 	strex	r3, r2, [r1]
 8006cac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1e5      	bne.n	8006c80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3314      	adds	r3, #20
 8006cba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	e853 3f00 	ldrex	r3, [r3]
 8006cc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	f023 0301 	bic.w	r3, r3, #1
 8006cca:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3314      	adds	r3, #20
 8006cd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006cd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cdc:	e841 2300 	strex	r3, r2, [r1]
 8006ce0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1e5      	bne.n	8006cb4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d119      	bne.n	8006d24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	330c      	adds	r3, #12
 8006cf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	e853 3f00 	ldrex	r3, [r3]
 8006cfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f023 0310 	bic.w	r3, r3, #16
 8006d06:	647b      	str	r3, [r7, #68]	; 0x44
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	330c      	adds	r3, #12
 8006d0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d10:	61ba      	str	r2, [r7, #24]
 8006d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d14:	6979      	ldr	r1, [r7, #20]
 8006d16:	69ba      	ldr	r2, [r7, #24]
 8006d18:	e841 2300 	strex	r3, r2, [r1]
 8006d1c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1e5      	bne.n	8006cf0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2220      	movs	r2, #32
 8006d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d32:	bf00      	nop
 8006d34:	3754      	adds	r7, #84	; 0x54
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d3e:	b580      	push	{r7, lr}
 8006d40:	b084      	sub	sp, #16
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f7ff ff09 	bl	8006b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d5e:	bf00      	nop
 8006d60:	3710      	adds	r7, #16
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b085      	sub	sp, #20
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	2b21      	cmp	r3, #33	; 0x21
 8006d78:	d13e      	bne.n	8006df8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d82:	d114      	bne.n	8006dae <UART_Transmit_IT+0x48>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d110      	bne.n	8006dae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	881b      	ldrh	r3, [r3, #0]
 8006d96:	461a      	mov	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006da0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	1c9a      	adds	r2, r3, #2
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	621a      	str	r2, [r3, #32]
 8006dac:	e008      	b.n	8006dc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
 8006db2:	1c59      	adds	r1, r3, #1
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	6211      	str	r1, [r2, #32]
 8006db8:	781a      	ldrb	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	4619      	mov	r1, r3
 8006dce:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d10f      	bne.n	8006df4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68da      	ldr	r2, [r3, #12]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006de2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006df2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006df4:	2300      	movs	r3, #0
 8006df6:	e000      	b.n	8006dfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006df8:	2302      	movs	r3, #2
  }
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b082      	sub	sp, #8
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68da      	ldr	r2, [r3, #12]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7ff fe8e 	bl	8006b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3708      	adds	r7, #8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b08c      	sub	sp, #48	; 0x30
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b22      	cmp	r3, #34	; 0x22
 8006e48:	f040 80ab 	bne.w	8006fa2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e54:	d117      	bne.n	8006e86 <UART_Receive_IT+0x50>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d113      	bne.n	8006e86 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e66:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e7e:	1c9a      	adds	r2, r3, #2
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	629a      	str	r2, [r3, #40]	; 0x28
 8006e84:	e026      	b.n	8006ed4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e98:	d007      	beq.n	8006eaa <UART_Receive_IT+0x74>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10a      	bne.n	8006eb8 <UART_Receive_IT+0x82>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d106      	bne.n	8006eb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	b2da      	uxtb	r2, r3
 8006eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb4:	701a      	strb	r2, [r3, #0]
 8006eb6:	e008      	b.n	8006eca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ece:	1c5a      	adds	r2, r3, #1
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	3b01      	subs	r3, #1
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d15a      	bne.n	8006f9e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68da      	ldr	r2, [r3, #12]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f022 0220 	bic.w	r2, r2, #32
 8006ef6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68da      	ldr	r2, [r3, #12]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695a      	ldr	r2, [r3, #20]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 0201 	bic.w	r2, r2, #1
 8006f16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d135      	bne.n	8006f94 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	330c      	adds	r3, #12
 8006f34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	e853 3f00 	ldrex	r3, [r3]
 8006f3c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f023 0310 	bic.w	r3, r3, #16
 8006f44:	627b      	str	r3, [r7, #36]	; 0x24
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	330c      	adds	r3, #12
 8006f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f4e:	623a      	str	r2, [r7, #32]
 8006f50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f52:	69f9      	ldr	r1, [r7, #28]
 8006f54:	6a3a      	ldr	r2, [r7, #32]
 8006f56:	e841 2300 	strex	r3, r2, [r1]
 8006f5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d1e5      	bne.n	8006f2e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0310 	and.w	r3, r3, #16
 8006f6c:	2b10      	cmp	r3, #16
 8006f6e:	d10a      	bne.n	8006f86 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f70:	2300      	movs	r3, #0
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	60fb      	str	r3, [r7, #12]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	60fb      	str	r3, [r7, #12]
 8006f84:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7ff fdf9 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
 8006f92:	e002      	b.n	8006f9a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f7ff fde1 	bl	8006b5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	e002      	b.n	8006fa4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	e000      	b.n	8006fa4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006fa2:	2302      	movs	r3, #2
  }
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3730      	adds	r7, #48	; 0x30
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fb0:	b0c0      	sub	sp, #256	; 0x100
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fc8:	68d9      	ldr	r1, [r3, #12]
 8006fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	ea40 0301 	orr.w	r3, r0, r1
 8006fd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fe8:	695b      	ldr	r3, [r3, #20]
 8006fea:	431a      	orrs	r2, r3
 8006fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ff0:	69db      	ldr	r3, [r3, #28]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007004:	f021 010c 	bic.w	r1, r1, #12
 8007008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007012:	430b      	orrs	r3, r1
 8007014:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007026:	6999      	ldr	r1, [r3, #24]
 8007028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	ea40 0301 	orr.w	r3, r0, r1
 8007032:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	4b8f      	ldr	r3, [pc, #572]	; (8007278 <UART_SetConfig+0x2cc>)
 800703c:	429a      	cmp	r2, r3
 800703e:	d005      	beq.n	800704c <UART_SetConfig+0xa0>
 8007040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	4b8d      	ldr	r3, [pc, #564]	; (800727c <UART_SetConfig+0x2d0>)
 8007048:	429a      	cmp	r2, r3
 800704a:	d104      	bne.n	8007056 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800704c:	f7fe ff1a 	bl	8005e84 <HAL_RCC_GetPCLK2Freq>
 8007050:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007054:	e003      	b.n	800705e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007056:	f7fe ff01 	bl	8005e5c <HAL_RCC_GetPCLK1Freq>
 800705a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800705e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007062:	69db      	ldr	r3, [r3, #28]
 8007064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007068:	f040 810c 	bne.w	8007284 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800706c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007070:	2200      	movs	r2, #0
 8007072:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007076:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800707a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800707e:	4622      	mov	r2, r4
 8007080:	462b      	mov	r3, r5
 8007082:	1891      	adds	r1, r2, r2
 8007084:	65b9      	str	r1, [r7, #88]	; 0x58
 8007086:	415b      	adcs	r3, r3
 8007088:	65fb      	str	r3, [r7, #92]	; 0x5c
 800708a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800708e:	4621      	mov	r1, r4
 8007090:	eb12 0801 	adds.w	r8, r2, r1
 8007094:	4629      	mov	r1, r5
 8007096:	eb43 0901 	adc.w	r9, r3, r1
 800709a:	f04f 0200 	mov.w	r2, #0
 800709e:	f04f 0300 	mov.w	r3, #0
 80070a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070ae:	4690      	mov	r8, r2
 80070b0:	4699      	mov	r9, r3
 80070b2:	4623      	mov	r3, r4
 80070b4:	eb18 0303 	adds.w	r3, r8, r3
 80070b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80070bc:	462b      	mov	r3, r5
 80070be:	eb49 0303 	adc.w	r3, r9, r3
 80070c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80070d2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80070d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80070da:	460b      	mov	r3, r1
 80070dc:	18db      	adds	r3, r3, r3
 80070de:	653b      	str	r3, [r7, #80]	; 0x50
 80070e0:	4613      	mov	r3, r2
 80070e2:	eb42 0303 	adc.w	r3, r2, r3
 80070e6:	657b      	str	r3, [r7, #84]	; 0x54
 80070e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80070ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80070f0:	f7f9 fd5a 	bl	8000ba8 <__aeabi_uldivmod>
 80070f4:	4602      	mov	r2, r0
 80070f6:	460b      	mov	r3, r1
 80070f8:	4b61      	ldr	r3, [pc, #388]	; (8007280 <UART_SetConfig+0x2d4>)
 80070fa:	fba3 2302 	umull	r2, r3, r3, r2
 80070fe:	095b      	lsrs	r3, r3, #5
 8007100:	011c      	lsls	r4, r3, #4
 8007102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007106:	2200      	movs	r2, #0
 8007108:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800710c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007110:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007114:	4642      	mov	r2, r8
 8007116:	464b      	mov	r3, r9
 8007118:	1891      	adds	r1, r2, r2
 800711a:	64b9      	str	r1, [r7, #72]	; 0x48
 800711c:	415b      	adcs	r3, r3
 800711e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007120:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007124:	4641      	mov	r1, r8
 8007126:	eb12 0a01 	adds.w	sl, r2, r1
 800712a:	4649      	mov	r1, r9
 800712c:	eb43 0b01 	adc.w	fp, r3, r1
 8007130:	f04f 0200 	mov.w	r2, #0
 8007134:	f04f 0300 	mov.w	r3, #0
 8007138:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800713c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007140:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007144:	4692      	mov	sl, r2
 8007146:	469b      	mov	fp, r3
 8007148:	4643      	mov	r3, r8
 800714a:	eb1a 0303 	adds.w	r3, sl, r3
 800714e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007152:	464b      	mov	r3, r9
 8007154:	eb4b 0303 	adc.w	r3, fp, r3
 8007158:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007168:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800716c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007170:	460b      	mov	r3, r1
 8007172:	18db      	adds	r3, r3, r3
 8007174:	643b      	str	r3, [r7, #64]	; 0x40
 8007176:	4613      	mov	r3, r2
 8007178:	eb42 0303 	adc.w	r3, r2, r3
 800717c:	647b      	str	r3, [r7, #68]	; 0x44
 800717e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007182:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007186:	f7f9 fd0f 	bl	8000ba8 <__aeabi_uldivmod>
 800718a:	4602      	mov	r2, r0
 800718c:	460b      	mov	r3, r1
 800718e:	4611      	mov	r1, r2
 8007190:	4b3b      	ldr	r3, [pc, #236]	; (8007280 <UART_SetConfig+0x2d4>)
 8007192:	fba3 2301 	umull	r2, r3, r3, r1
 8007196:	095b      	lsrs	r3, r3, #5
 8007198:	2264      	movs	r2, #100	; 0x64
 800719a:	fb02 f303 	mul.w	r3, r2, r3
 800719e:	1acb      	subs	r3, r1, r3
 80071a0:	00db      	lsls	r3, r3, #3
 80071a2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80071a6:	4b36      	ldr	r3, [pc, #216]	; (8007280 <UART_SetConfig+0x2d4>)
 80071a8:	fba3 2302 	umull	r2, r3, r3, r2
 80071ac:	095b      	lsrs	r3, r3, #5
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071b4:	441c      	add	r4, r3
 80071b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071ba:	2200      	movs	r2, #0
 80071bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071c0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80071c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80071c8:	4642      	mov	r2, r8
 80071ca:	464b      	mov	r3, r9
 80071cc:	1891      	adds	r1, r2, r2
 80071ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80071d0:	415b      	adcs	r3, r3
 80071d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80071d8:	4641      	mov	r1, r8
 80071da:	1851      	adds	r1, r2, r1
 80071dc:	6339      	str	r1, [r7, #48]	; 0x30
 80071de:	4649      	mov	r1, r9
 80071e0:	414b      	adcs	r3, r1
 80071e2:	637b      	str	r3, [r7, #52]	; 0x34
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	f04f 0300 	mov.w	r3, #0
 80071ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80071f0:	4659      	mov	r1, fp
 80071f2:	00cb      	lsls	r3, r1, #3
 80071f4:	4651      	mov	r1, sl
 80071f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071fa:	4651      	mov	r1, sl
 80071fc:	00ca      	lsls	r2, r1, #3
 80071fe:	4610      	mov	r0, r2
 8007200:	4619      	mov	r1, r3
 8007202:	4603      	mov	r3, r0
 8007204:	4642      	mov	r2, r8
 8007206:	189b      	adds	r3, r3, r2
 8007208:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800720c:	464b      	mov	r3, r9
 800720e:	460a      	mov	r2, r1
 8007210:	eb42 0303 	adc.w	r3, r2, r3
 8007214:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007224:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007228:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800722c:	460b      	mov	r3, r1
 800722e:	18db      	adds	r3, r3, r3
 8007230:	62bb      	str	r3, [r7, #40]	; 0x28
 8007232:	4613      	mov	r3, r2
 8007234:	eb42 0303 	adc.w	r3, r2, r3
 8007238:	62fb      	str	r3, [r7, #44]	; 0x2c
 800723a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800723e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007242:	f7f9 fcb1 	bl	8000ba8 <__aeabi_uldivmod>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4b0d      	ldr	r3, [pc, #52]	; (8007280 <UART_SetConfig+0x2d4>)
 800724c:	fba3 1302 	umull	r1, r3, r3, r2
 8007250:	095b      	lsrs	r3, r3, #5
 8007252:	2164      	movs	r1, #100	; 0x64
 8007254:	fb01 f303 	mul.w	r3, r1, r3
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	00db      	lsls	r3, r3, #3
 800725c:	3332      	adds	r3, #50	; 0x32
 800725e:	4a08      	ldr	r2, [pc, #32]	; (8007280 <UART_SetConfig+0x2d4>)
 8007260:	fba2 2303 	umull	r2, r3, r2, r3
 8007264:	095b      	lsrs	r3, r3, #5
 8007266:	f003 0207 	and.w	r2, r3, #7
 800726a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4422      	add	r2, r4
 8007272:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007274:	e105      	b.n	8007482 <UART_SetConfig+0x4d6>
 8007276:	bf00      	nop
 8007278:	40011000 	.word	0x40011000
 800727c:	40011400 	.word	0x40011400
 8007280:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007284:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007288:	2200      	movs	r2, #0
 800728a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800728e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007292:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007296:	4642      	mov	r2, r8
 8007298:	464b      	mov	r3, r9
 800729a:	1891      	adds	r1, r2, r2
 800729c:	6239      	str	r1, [r7, #32]
 800729e:	415b      	adcs	r3, r3
 80072a0:	627b      	str	r3, [r7, #36]	; 0x24
 80072a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072a6:	4641      	mov	r1, r8
 80072a8:	1854      	adds	r4, r2, r1
 80072aa:	4649      	mov	r1, r9
 80072ac:	eb43 0501 	adc.w	r5, r3, r1
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	00eb      	lsls	r3, r5, #3
 80072ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072be:	00e2      	lsls	r2, r4, #3
 80072c0:	4614      	mov	r4, r2
 80072c2:	461d      	mov	r5, r3
 80072c4:	4643      	mov	r3, r8
 80072c6:	18e3      	adds	r3, r4, r3
 80072c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80072cc:	464b      	mov	r3, r9
 80072ce:	eb45 0303 	adc.w	r3, r5, r3
 80072d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80072d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80072e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80072e6:	f04f 0200 	mov.w	r2, #0
 80072ea:	f04f 0300 	mov.w	r3, #0
 80072ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80072f2:	4629      	mov	r1, r5
 80072f4:	008b      	lsls	r3, r1, #2
 80072f6:	4621      	mov	r1, r4
 80072f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072fc:	4621      	mov	r1, r4
 80072fe:	008a      	lsls	r2, r1, #2
 8007300:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007304:	f7f9 fc50 	bl	8000ba8 <__aeabi_uldivmod>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	4b60      	ldr	r3, [pc, #384]	; (8007490 <UART_SetConfig+0x4e4>)
 800730e:	fba3 2302 	umull	r2, r3, r3, r2
 8007312:	095b      	lsrs	r3, r3, #5
 8007314:	011c      	lsls	r4, r3, #4
 8007316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800731a:	2200      	movs	r2, #0
 800731c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007320:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007324:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007328:	4642      	mov	r2, r8
 800732a:	464b      	mov	r3, r9
 800732c:	1891      	adds	r1, r2, r2
 800732e:	61b9      	str	r1, [r7, #24]
 8007330:	415b      	adcs	r3, r3
 8007332:	61fb      	str	r3, [r7, #28]
 8007334:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007338:	4641      	mov	r1, r8
 800733a:	1851      	adds	r1, r2, r1
 800733c:	6139      	str	r1, [r7, #16]
 800733e:	4649      	mov	r1, r9
 8007340:	414b      	adcs	r3, r1
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	f04f 0200 	mov.w	r2, #0
 8007348:	f04f 0300 	mov.w	r3, #0
 800734c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007350:	4659      	mov	r1, fp
 8007352:	00cb      	lsls	r3, r1, #3
 8007354:	4651      	mov	r1, sl
 8007356:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800735a:	4651      	mov	r1, sl
 800735c:	00ca      	lsls	r2, r1, #3
 800735e:	4610      	mov	r0, r2
 8007360:	4619      	mov	r1, r3
 8007362:	4603      	mov	r3, r0
 8007364:	4642      	mov	r2, r8
 8007366:	189b      	adds	r3, r3, r2
 8007368:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800736c:	464b      	mov	r3, r9
 800736e:	460a      	mov	r2, r1
 8007370:	eb42 0303 	adc.w	r3, r2, r3
 8007374:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	67bb      	str	r3, [r7, #120]	; 0x78
 8007382:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007384:	f04f 0200 	mov.w	r2, #0
 8007388:	f04f 0300 	mov.w	r3, #0
 800738c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007390:	4649      	mov	r1, r9
 8007392:	008b      	lsls	r3, r1, #2
 8007394:	4641      	mov	r1, r8
 8007396:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800739a:	4641      	mov	r1, r8
 800739c:	008a      	lsls	r2, r1, #2
 800739e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80073a2:	f7f9 fc01 	bl	8000ba8 <__aeabi_uldivmod>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	4b39      	ldr	r3, [pc, #228]	; (8007490 <UART_SetConfig+0x4e4>)
 80073ac:	fba3 1302 	umull	r1, r3, r3, r2
 80073b0:	095b      	lsrs	r3, r3, #5
 80073b2:	2164      	movs	r1, #100	; 0x64
 80073b4:	fb01 f303 	mul.w	r3, r1, r3
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	011b      	lsls	r3, r3, #4
 80073bc:	3332      	adds	r3, #50	; 0x32
 80073be:	4a34      	ldr	r2, [pc, #208]	; (8007490 <UART_SetConfig+0x4e4>)
 80073c0:	fba2 2303 	umull	r2, r3, r2, r3
 80073c4:	095b      	lsrs	r3, r3, #5
 80073c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073ca:	441c      	add	r4, r3
 80073cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073d0:	2200      	movs	r2, #0
 80073d2:	673b      	str	r3, [r7, #112]	; 0x70
 80073d4:	677a      	str	r2, [r7, #116]	; 0x74
 80073d6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80073da:	4642      	mov	r2, r8
 80073dc:	464b      	mov	r3, r9
 80073de:	1891      	adds	r1, r2, r2
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	415b      	adcs	r3, r3
 80073e4:	60fb      	str	r3, [r7, #12]
 80073e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073ea:	4641      	mov	r1, r8
 80073ec:	1851      	adds	r1, r2, r1
 80073ee:	6039      	str	r1, [r7, #0]
 80073f0:	4649      	mov	r1, r9
 80073f2:	414b      	adcs	r3, r1
 80073f4:	607b      	str	r3, [r7, #4]
 80073f6:	f04f 0200 	mov.w	r2, #0
 80073fa:	f04f 0300 	mov.w	r3, #0
 80073fe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007402:	4659      	mov	r1, fp
 8007404:	00cb      	lsls	r3, r1, #3
 8007406:	4651      	mov	r1, sl
 8007408:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800740c:	4651      	mov	r1, sl
 800740e:	00ca      	lsls	r2, r1, #3
 8007410:	4610      	mov	r0, r2
 8007412:	4619      	mov	r1, r3
 8007414:	4603      	mov	r3, r0
 8007416:	4642      	mov	r2, r8
 8007418:	189b      	adds	r3, r3, r2
 800741a:	66bb      	str	r3, [r7, #104]	; 0x68
 800741c:	464b      	mov	r3, r9
 800741e:	460a      	mov	r2, r1
 8007420:	eb42 0303 	adc.w	r3, r2, r3
 8007424:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	663b      	str	r3, [r7, #96]	; 0x60
 8007430:	667a      	str	r2, [r7, #100]	; 0x64
 8007432:	f04f 0200 	mov.w	r2, #0
 8007436:	f04f 0300 	mov.w	r3, #0
 800743a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800743e:	4649      	mov	r1, r9
 8007440:	008b      	lsls	r3, r1, #2
 8007442:	4641      	mov	r1, r8
 8007444:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007448:	4641      	mov	r1, r8
 800744a:	008a      	lsls	r2, r1, #2
 800744c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007450:	f7f9 fbaa 	bl	8000ba8 <__aeabi_uldivmod>
 8007454:	4602      	mov	r2, r0
 8007456:	460b      	mov	r3, r1
 8007458:	4b0d      	ldr	r3, [pc, #52]	; (8007490 <UART_SetConfig+0x4e4>)
 800745a:	fba3 1302 	umull	r1, r3, r3, r2
 800745e:	095b      	lsrs	r3, r3, #5
 8007460:	2164      	movs	r1, #100	; 0x64
 8007462:	fb01 f303 	mul.w	r3, r1, r3
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	011b      	lsls	r3, r3, #4
 800746a:	3332      	adds	r3, #50	; 0x32
 800746c:	4a08      	ldr	r2, [pc, #32]	; (8007490 <UART_SetConfig+0x4e4>)
 800746e:	fba2 2303 	umull	r2, r3, r2, r3
 8007472:	095b      	lsrs	r3, r3, #5
 8007474:	f003 020f 	and.w	r2, r3, #15
 8007478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4422      	add	r2, r4
 8007480:	609a      	str	r2, [r3, #8]
}
 8007482:	bf00      	nop
 8007484:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007488:	46bd      	mov	sp, r7
 800748a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800748e:	bf00      	nop
 8007490:	51eb851f 	.word	0x51eb851f

08007494 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f103 0208 	add.w	r2, r3, #8
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f04f 32ff 	mov.w	r2, #4294967295
 80074ac:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f103 0208 	add.w	r2, r3, #8
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f103 0208 	add.w	r2, r3, #8
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80074e2:	bf00      	nop
 80074e4:	370c      	adds	r7, #12
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr

080074ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80074ee:	b480      	push	{r7}
 80074f0:	b085      	sub	sp, #20
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
 80074f6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	689a      	ldr	r2, [r3, #8]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	683a      	ldr	r2, [r7, #0]
 8007512:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	683a      	ldr	r2, [r7, #0]
 8007518:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	1c5a      	adds	r2, r3, #1
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	601a      	str	r2, [r3, #0]
}
 800752a:	bf00      	nop
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr

08007536 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8007536:	b480      	push	{r7}
 8007538:	b085      	sub	sp, #20
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754c:	d103      	bne.n	8007556 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	60fb      	str	r3, [r7, #12]
 8007554:	e00c      	b.n	8007570 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	3308      	adds	r3, #8
 800755a:	60fb      	str	r3, [r7, #12]
 800755c:	e002      	b.n	8007564 <vListInsert+0x2e>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	60fb      	str	r3, [r7, #12]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	429a      	cmp	r2, r3
 800756e:	d2f6      	bcs.n	800755e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	683a      	ldr	r2, [r7, #0]
 800757e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	68fa      	ldr	r2, [r7, #12]
 8007584:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	1c5a      	adds	r2, r3, #1
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	601a      	str	r2, [r3, #0]
}
 800759c:	bf00      	nop
 800759e:	3714      	adds	r7, #20
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	6892      	ldr	r2, [r2, #8]
 80075be:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	6852      	ldr	r2, [r2, #4]
 80075c8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d103      	bne.n	80075dc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689a      	ldr	r2, [r3, #8]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	1e5a      	subs	r2, r3, #1
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3714      	adds	r7, #20
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d10a      	bne.n	8007626 <xQueueGenericReset+0x2a>
        __asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	60bb      	str	r3, [r7, #8]
    }
 8007622:	bf00      	nop
 8007624:	e7fe      	b.n	8007624 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8007626:	f001 ff8f 	bl	8009548 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007632:	68f9      	ldr	r1, [r7, #12]
 8007634:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007636:	fb01 f303 	mul.w	r3, r1, r3
 800763a:	441a      	add	r2, r3
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007656:	3b01      	subs	r3, #1
 8007658:	68f9      	ldr	r1, [r7, #12]
 800765a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800765c:	fb01 f303 	mul.w	r3, r1, r3
 8007660:	441a      	add	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	22ff      	movs	r2, #255	; 0xff
 800766a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	22ff      	movs	r2, #255	; 0xff
 8007672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d114      	bne.n	80076a6 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01a      	beq.n	80076ba <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	3310      	adds	r3, #16
 8007688:	4618      	mov	r0, r3
 800768a:	f001 f881 	bl	8008790 <xTaskRemoveFromEventList>
 800768e:	4603      	mov	r3, r0
 8007690:	2b00      	cmp	r3, #0
 8007692:	d012      	beq.n	80076ba <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8007694:	4b0c      	ldr	r3, [pc, #48]	; (80076c8 <xQueueGenericReset+0xcc>)
 8007696:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800769a:	601a      	str	r2, [r3, #0]
 800769c:	f3bf 8f4f 	dsb	sy
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	e009      	b.n	80076ba <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	3310      	adds	r3, #16
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7ff fef2 	bl	8007494 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	3324      	adds	r3, #36	; 0x24
 80076b4:	4618      	mov	r0, r3
 80076b6:	f7ff feed 	bl	8007494 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80076ba:	f001 ff75 	bl	80095a8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80076be:	2301      	movs	r3, #1
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	e000ed04 	.word	0xe000ed04

080076cc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b08c      	sub	sp, #48	; 0x30
 80076d0:	af02      	add	r7, sp, #8
 80076d2:	60f8      	str	r0, [r7, #12]
 80076d4:	60b9      	str	r1, [r7, #8]
 80076d6:	4613      	mov	r3, r2
 80076d8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d10a      	bne.n	80076f6 <xQueueGenericCreate+0x2a>
        __asm volatile
 80076e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076e4:	f383 8811 	msr	BASEPRI, r3
 80076e8:	f3bf 8f6f 	isb	sy
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	61bb      	str	r3, [r7, #24]
    }
 80076f2:	bf00      	nop
 80076f4:	e7fe      	b.n	80076f4 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	fb02 f303 	mul.w	r3, r2, r3
 80076fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d006      	beq.n	8007714 <xQueueGenericCreate+0x48>
 8007706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	fbb2 f3f3 	udiv	r3, r2, r3
 800770e:	68fa      	ldr	r2, [r7, #12]
 8007710:	429a      	cmp	r2, r3
 8007712:	d101      	bne.n	8007718 <xQueueGenericCreate+0x4c>
 8007714:	2301      	movs	r3, #1
 8007716:	e000      	b.n	800771a <xQueueGenericCreate+0x4e>
 8007718:	2300      	movs	r3, #0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10a      	bne.n	8007734 <xQueueGenericCreate+0x68>
        __asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007722:	f383 8811 	msr	BASEPRI, r3
 8007726:	f3bf 8f6f 	isb	sy
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	617b      	str	r3, [r7, #20]
    }
 8007730:	bf00      	nop
 8007732:	e7fe      	b.n	8007732 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8007734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007736:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800773a:	d90a      	bls.n	8007752 <xQueueGenericCreate+0x86>
        __asm volatile
 800773c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	613b      	str	r3, [r7, #16]
    }
 800774e:	bf00      	nop
 8007750:	e7fe      	b.n	8007750 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007754:	3350      	adds	r3, #80	; 0x50
 8007756:	4618      	mov	r0, r3
 8007758:	f002 f818 	bl	800978c <pvPortMalloc>
 800775c:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00d      	beq.n	8007780 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	3350      	adds	r3, #80	; 0x50
 800776c:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800776e:	79fa      	ldrb	r2, [r7, #7]
 8007770:	6a3b      	ldr	r3, [r7, #32]
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	4613      	mov	r3, r2
 8007776:	69fa      	ldr	r2, [r7, #28]
 8007778:	68b9      	ldr	r1, [r7, #8]
 800777a:	68f8      	ldr	r0, [r7, #12]
 800777c:	f000 f805 	bl	800778a <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8007780:	6a3b      	ldr	r3, [r7, #32]
    }
 8007782:	4618      	mov	r0, r3
 8007784:	3728      	adds	r7, #40	; 0x28
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}

0800778a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800778a:	b580      	push	{r7, lr}
 800778c:	b084      	sub	sp, #16
 800778e:	af00      	add	r7, sp, #0
 8007790:	60f8      	str	r0, [r7, #12]
 8007792:	60b9      	str	r1, [r7, #8]
 8007794:	607a      	str	r2, [r7, #4]
 8007796:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d103      	bne.n	80077a6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	69ba      	ldr	r2, [r7, #24]
 80077a2:	601a      	str	r2, [r3, #0]
 80077a4:	e002      	b.n	80077ac <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80077b8:	2101      	movs	r1, #1
 80077ba:	69b8      	ldr	r0, [r7, #24]
 80077bc:	f7ff ff1e 	bl	80075fc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	78fa      	ldrb	r2, [r7, #3]
 80077c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80077c8:	bf00      	nop
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b08e      	sub	sp, #56	; 0x38
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]
 80077dc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80077de:	2300      	movs	r3, #0
 80077e0:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80077e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10a      	bne.n	8007802 <xQueueGenericSend+0x32>
        __asm volatile
 80077ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f0:	f383 8811 	msr	BASEPRI, r3
 80077f4:	f3bf 8f6f 	isb	sy
 80077f8:	f3bf 8f4f 	dsb	sy
 80077fc:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80077fe:	bf00      	nop
 8007800:	e7fe      	b.n	8007800 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d103      	bne.n	8007810 <xQueueGenericSend+0x40>
 8007808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800780c:	2b00      	cmp	r3, #0
 800780e:	d101      	bne.n	8007814 <xQueueGenericSend+0x44>
 8007810:	2301      	movs	r3, #1
 8007812:	e000      	b.n	8007816 <xQueueGenericSend+0x46>
 8007814:	2300      	movs	r3, #0
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10a      	bne.n	8007830 <xQueueGenericSend+0x60>
        __asm volatile
 800781a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800781e:	f383 8811 	msr	BASEPRI, r3
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	f3bf 8f4f 	dsb	sy
 800782a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800782c:	bf00      	nop
 800782e:	e7fe      	b.n	800782e <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2b02      	cmp	r3, #2
 8007834:	d103      	bne.n	800783e <xQueueGenericSend+0x6e>
 8007836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800783a:	2b01      	cmp	r3, #1
 800783c:	d101      	bne.n	8007842 <xQueueGenericSend+0x72>
 800783e:	2301      	movs	r3, #1
 8007840:	e000      	b.n	8007844 <xQueueGenericSend+0x74>
 8007842:	2300      	movs	r3, #0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10a      	bne.n	800785e <xQueueGenericSend+0x8e>
        __asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
 8007858:	623b      	str	r3, [r7, #32]
    }
 800785a:	bf00      	nop
 800785c:	e7fe      	b.n	800785c <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800785e:	f001 f933 	bl	8008ac8 <xTaskGetSchedulerState>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d102      	bne.n	800786e <xQueueGenericSend+0x9e>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d101      	bne.n	8007872 <xQueueGenericSend+0xa2>
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <xQueueGenericSend+0xa4>
 8007872:	2300      	movs	r3, #0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10a      	bne.n	800788e <xQueueGenericSend+0xbe>
        __asm volatile
 8007878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787c:	f383 8811 	msr	BASEPRI, r3
 8007880:	f3bf 8f6f 	isb	sy
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	61fb      	str	r3, [r7, #28]
    }
 800788a:	bf00      	nop
 800788c:	e7fe      	b.n	800788c <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800788e:	f001 fe5b 	bl	8009548 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800789a:	429a      	cmp	r2, r3
 800789c:	d302      	bcc.n	80078a4 <xQueueGenericSend+0xd4>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	d129      	bne.n	80078f8 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	68b9      	ldr	r1, [r7, #8]
 80078a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80078aa:	f000 fa19 	bl	8007ce0 <prvCopyDataToQueue>
 80078ae:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d010      	beq.n	80078da <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ba:	3324      	adds	r3, #36	; 0x24
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 ff67 	bl	8008790 <xTaskRemoveFromEventList>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d013      	beq.n	80078f0 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80078c8:	4b3f      	ldr	r3, [pc, #252]	; (80079c8 <xQueueGenericSend+0x1f8>)
 80078ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	f3bf 8f4f 	dsb	sy
 80078d4:	f3bf 8f6f 	isb	sy
 80078d8:	e00a      	b.n	80078f0 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80078da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d007      	beq.n	80078f0 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80078e0:	4b39      	ldr	r3, [pc, #228]	; (80079c8 <xQueueGenericSend+0x1f8>)
 80078e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078e6:	601a      	str	r2, [r3, #0]
 80078e8:	f3bf 8f4f 	dsb	sy
 80078ec:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80078f0:	f001 fe5a 	bl	80095a8 <vPortExitCritical>
                return pdPASS;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e063      	b.n	80079c0 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d103      	bne.n	8007906 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80078fe:	f001 fe53 	bl	80095a8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8007902:	2300      	movs	r3, #0
 8007904:	e05c      	b.n	80079c0 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007908:	2b00      	cmp	r3, #0
 800790a:	d106      	bne.n	800791a <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800790c:	f107 0314 	add.w	r3, r7, #20
 8007910:	4618      	mov	r0, r3
 8007912:	f000 ff9f 	bl	8008854 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007916:	2301      	movs	r3, #1
 8007918:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800791a:	f001 fe45 	bl	80095a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800791e:	f000 fd19 	bl	8008354 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8007922:	f001 fe11 	bl	8009548 <vPortEnterCritical>
 8007926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007928:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800792c:	b25b      	sxtb	r3, r3
 800792e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007932:	d103      	bne.n	800793c <xQueueGenericSend+0x16c>
 8007934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007936:	2200      	movs	r2, #0
 8007938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800793c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800793e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007942:	b25b      	sxtb	r3, r3
 8007944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007948:	d103      	bne.n	8007952 <xQueueGenericSend+0x182>
 800794a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800794c:	2200      	movs	r2, #0
 800794e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007952:	f001 fe29 	bl	80095a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007956:	1d3a      	adds	r2, r7, #4
 8007958:	f107 0314 	add.w	r3, r7, #20
 800795c:	4611      	mov	r1, r2
 800795e:	4618      	mov	r0, r3
 8007960:	f000 ff8e 	bl	8008880 <xTaskCheckForTimeOut>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d124      	bne.n	80079b4 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800796a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800796c:	f000 fab0 	bl	8007ed0 <prvIsQueueFull>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d018      	beq.n	80079a8 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007978:	3310      	adds	r3, #16
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	4611      	mov	r1, r2
 800797e:	4618      	mov	r0, r3
 8007980:	f000 feb6 	bl	80086f0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8007984:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007986:	f000 fa3b 	bl	8007e00 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800798a:	f000 fcf1 	bl	8008370 <xTaskResumeAll>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	f47f af7c 	bne.w	800788e <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8007996:	4b0c      	ldr	r3, [pc, #48]	; (80079c8 <xQueueGenericSend+0x1f8>)
 8007998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	e772      	b.n	800788e <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80079a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079aa:	f000 fa29 	bl	8007e00 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80079ae:	f000 fcdf 	bl	8008370 <xTaskResumeAll>
 80079b2:	e76c      	b.n	800788e <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80079b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079b6:	f000 fa23 	bl	8007e00 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80079ba:	f000 fcd9 	bl	8008370 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80079be:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3738      	adds	r7, #56	; 0x38
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b090      	sub	sp, #64	; 0x40
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
 80079d8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80079de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d10a      	bne.n	80079fa <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 80079e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e8:	f383 8811 	msr	BASEPRI, r3
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80079f6:	bf00      	nop
 80079f8:	e7fe      	b.n	80079f8 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d103      	bne.n	8007a08 <xQueueGenericSendFromISR+0x3c>
 8007a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d101      	bne.n	8007a0c <xQueueGenericSendFromISR+0x40>
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e000      	b.n	8007a0e <xQueueGenericSendFromISR+0x42>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10a      	bne.n	8007a28 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8007a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a16:	f383 8811 	msr	BASEPRI, r3
 8007a1a:	f3bf 8f6f 	isb	sy
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8007a24:	bf00      	nop
 8007a26:	e7fe      	b.n	8007a26 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d103      	bne.n	8007a36 <xQueueGenericSendFromISR+0x6a>
 8007a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d101      	bne.n	8007a3a <xQueueGenericSendFromISR+0x6e>
 8007a36:	2301      	movs	r3, #1
 8007a38:	e000      	b.n	8007a3c <xQueueGenericSendFromISR+0x70>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10a      	bne.n	8007a56 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8007a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	623b      	str	r3, [r7, #32]
    }
 8007a52:	bf00      	nop
 8007a54:	e7fe      	b.n	8007a54 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a56:	f001 fe59 	bl	800970c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8007a5a:	f3ef 8211 	mrs	r2, BASEPRI
 8007a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	61fa      	str	r2, [r7, #28]
 8007a70:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8007a72:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a74:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d302      	bcc.n	8007a88 <xQueueGenericSendFromISR+0xbc>
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	d13e      	bne.n	8007b06 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8007a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a96:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	68b9      	ldr	r1, [r7, #8]
 8007a9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007a9e:	f000 f91f 	bl	8007ce0 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8007aa2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aaa:	d112      	bne.n	8007ad2 <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d025      	beq.n	8007b00 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab6:	3324      	adds	r3, #36	; 0x24
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fe69 	bl	8008790 <xTaskRemoveFromEventList>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d01d      	beq.n	8007b00 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d01a      	beq.n	8007b00 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2201      	movs	r2, #1
 8007ace:	601a      	str	r2, [r3, #0]
 8007ad0:	e016      	b.n	8007b00 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8007ad2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007ad6:	2b7f      	cmp	r3, #127	; 0x7f
 8007ad8:	d10a      	bne.n	8007af0 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	617b      	str	r3, [r7, #20]
    }
 8007aec:	bf00      	nop
 8007aee:	e7fe      	b.n	8007aee <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007af0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007af4:	3301      	adds	r3, #1
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	b25a      	sxtb	r2, r3
 8007afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007afc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8007b00:	2301      	movs	r3, #1
 8007b02:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8007b04:	e001      	b.n	8007b0a <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8007b06:	2300      	movs	r3, #0
 8007b08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b0c:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8007b14:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8007b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3740      	adds	r7, #64	; 0x40
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b08c      	sub	sp, #48	; 0x30
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8007b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10a      	bne.n	8007b50 <xQueueReceive+0x30>
        __asm volatile
 8007b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3e:	f383 8811 	msr	BASEPRI, r3
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	f3bf 8f4f 	dsb	sy
 8007b4a:	623b      	str	r3, [r7, #32]
    }
 8007b4c:	bf00      	nop
 8007b4e:	e7fe      	b.n	8007b4e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d103      	bne.n	8007b5e <xQueueReceive+0x3e>
 8007b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <xQueueReceive+0x42>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e000      	b.n	8007b64 <xQueueReceive+0x44>
 8007b62:	2300      	movs	r3, #0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10a      	bne.n	8007b7e <xQueueReceive+0x5e>
        __asm volatile
 8007b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	61fb      	str	r3, [r7, #28]
    }
 8007b7a:	bf00      	nop
 8007b7c:	e7fe      	b.n	8007b7c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b7e:	f000 ffa3 	bl	8008ac8 <xTaskGetSchedulerState>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d102      	bne.n	8007b8e <xQueueReceive+0x6e>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d101      	bne.n	8007b92 <xQueueReceive+0x72>
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e000      	b.n	8007b94 <xQueueReceive+0x74>
 8007b92:	2300      	movs	r3, #0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10a      	bne.n	8007bae <xQueueReceive+0x8e>
        __asm volatile
 8007b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	61bb      	str	r3, [r7, #24]
    }
 8007baa:	bf00      	nop
 8007bac:	e7fe      	b.n	8007bac <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8007bae:	f001 fccb 	bl	8009548 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb6:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d01f      	beq.n	8007bfe <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007bbe:	68b9      	ldr	r1, [r7, #8]
 8007bc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bc2:	f000 f8f7 	bl	8007db4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc8:	1e5a      	subs	r2, r3, #1
 8007bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bcc:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00f      	beq.n	8007bf6 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd8:	3310      	adds	r3, #16
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f000 fdd8 	bl	8008790 <xTaskRemoveFromEventList>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d007      	beq.n	8007bf6 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007be6:	4b3d      	ldr	r3, [pc, #244]	; (8007cdc <xQueueReceive+0x1bc>)
 8007be8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8007bf6:	f001 fcd7 	bl	80095a8 <vPortExitCritical>
                return pdPASS;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e069      	b.n	8007cd2 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d103      	bne.n	8007c0c <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8007c04:	f001 fcd0 	bl	80095a8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	e062      	b.n	8007cd2 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d106      	bne.n	8007c20 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8007c12:	f107 0310 	add.w	r3, r7, #16
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 fe1c 	bl	8008854 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007c20:	f001 fcc2 	bl	80095a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8007c24:	f000 fb96 	bl	8008354 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8007c28:	f001 fc8e 	bl	8009548 <vPortEnterCritical>
 8007c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c32:	b25b      	sxtb	r3, r3
 8007c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c38:	d103      	bne.n	8007c42 <xQueueReceive+0x122>
 8007c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c48:	b25b      	sxtb	r3, r3
 8007c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c4e:	d103      	bne.n	8007c58 <xQueueReceive+0x138>
 8007c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c58:	f001 fca6 	bl	80095a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c5c:	1d3a      	adds	r2, r7, #4
 8007c5e:	f107 0310 	add.w	r3, r7, #16
 8007c62:	4611      	mov	r1, r2
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 fe0b 	bl	8008880 <xTaskCheckForTimeOut>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d123      	bne.n	8007cb8 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c72:	f000 f917 	bl	8007ea4 <prvIsQueueEmpty>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d017      	beq.n	8007cac <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c7e:	3324      	adds	r3, #36	; 0x24
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	4611      	mov	r1, r2
 8007c84:	4618      	mov	r0, r3
 8007c86:	f000 fd33 	bl	80086f0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8007c8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c8c:	f000 f8b8 	bl	8007e00 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8007c90:	f000 fb6e 	bl	8008370 <xTaskResumeAll>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d189      	bne.n	8007bae <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8007c9a:	4b10      	ldr	r3, [pc, #64]	; (8007cdc <xQueueReceive+0x1bc>)
 8007c9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ca0:	601a      	str	r2, [r3, #0]
 8007ca2:	f3bf 8f4f 	dsb	sy
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	e780      	b.n	8007bae <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8007cac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cae:	f000 f8a7 	bl	8007e00 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8007cb2:	f000 fb5d 	bl	8008370 <xTaskResumeAll>
 8007cb6:	e77a      	b.n	8007bae <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8007cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cba:	f000 f8a1 	bl	8007e00 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8007cbe:	f000 fb57 	bl	8008370 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cc4:	f000 f8ee 	bl	8007ea4 <prvIsQueueEmpty>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	f43f af6f 	beq.w	8007bae <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8007cd0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3730      	adds	r7, #48	; 0x30
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	e000ed04 	.word	0xe000ed04

08007ce0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b086      	sub	sp, #24
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8007cec:	2300      	movs	r3, #0
 8007cee:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10d      	bne.n	8007d1a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d14d      	bne.n	8007da2 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 fefa 	bl	8008b04 <xTaskPriorityDisinherit>
 8007d10:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	609a      	str	r2, [r3, #8]
 8007d18:	e043      	b.n	8007da2 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d119      	bne.n	8007d54 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6858      	ldr	r0, [r3, #4]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d28:	461a      	mov	r2, r3
 8007d2a:	68b9      	ldr	r1, [r7, #8]
 8007d2c:	f001 ff56 	bl	8009bdc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d38:	441a      	add	r2, r3
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d32b      	bcc.n	8007da2 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	605a      	str	r2, [r3, #4]
 8007d52:	e026      	b.n	8007da2 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	68d8      	ldr	r0, [r3, #12]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	68b9      	ldr	r1, [r7, #8]
 8007d60:	f001 ff3c 	bl	8009bdc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	68da      	ldr	r2, [r3, #12]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6c:	425b      	negs	r3, r3
 8007d6e:	441a      	add	r2, r3
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	68da      	ldr	r2, [r3, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d207      	bcs.n	8007d90 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	689a      	ldr	r2, [r3, #8]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d88:	425b      	negs	r3, r3
 8007d8a:	441a      	add	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d105      	bne.n	8007da2 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d002      	beq.n	8007da2 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	1c5a      	adds	r2, r3, #1
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8007daa:	697b      	ldr	r3, [r7, #20]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3718      	adds	r7, #24
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b082      	sub	sp, #8
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d018      	beq.n	8007df8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	68da      	ldr	r2, [r3, #12]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dce:	441a      	add	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68da      	ldr	r2, [r3, #12]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d303      	bcc.n	8007de8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	68d9      	ldr	r1, [r3, #12]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df0:	461a      	mov	r2, r3
 8007df2:	6838      	ldr	r0, [r7, #0]
 8007df4:	f001 fef2 	bl	8009bdc <memcpy>
    }
}
 8007df8:	bf00      	nop
 8007dfa:	3708      	adds	r7, #8
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8007e08:	f001 fb9e 	bl	8009548 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e12:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e14:	e011      	b.n	8007e3a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d012      	beq.n	8007e44 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	3324      	adds	r3, #36	; 0x24
 8007e22:	4618      	mov	r0, r3
 8007e24:	f000 fcb4 	bl	8008790 <xTaskRemoveFromEventList>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d001      	beq.n	8007e32 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8007e2e:	f000 fd8d 	bl	800894c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8007e32:	7bfb      	ldrb	r3, [r7, #15]
 8007e34:	3b01      	subs	r3, #1
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	dce9      	bgt.n	8007e16 <prvUnlockQueue+0x16>
 8007e42:	e000      	b.n	8007e46 <prvUnlockQueue+0x46>
                        break;
 8007e44:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	22ff      	movs	r2, #255	; 0xff
 8007e4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8007e4e:	f001 fbab 	bl	80095a8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8007e52:	f001 fb79 	bl	8009548 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e5c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e5e:	e011      	b.n	8007e84 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d012      	beq.n	8007e8e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	3310      	adds	r3, #16
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f000 fc8f 	bl	8008790 <xTaskRemoveFromEventList>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d001      	beq.n	8007e7c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8007e78:	f000 fd68 	bl	800894c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8007e7c:	7bbb      	ldrb	r3, [r7, #14]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	dce9      	bgt.n	8007e60 <prvUnlockQueue+0x60>
 8007e8c:	e000      	b.n	8007e90 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8007e8e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	22ff      	movs	r2, #255	; 0xff
 8007e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8007e98:	f001 fb86 	bl	80095a8 <vPortExitCritical>
}
 8007e9c:	bf00      	nop
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8007eac:	f001 fb4c 	bl	8009548 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d102      	bne.n	8007ebe <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	60fb      	str	r3, [r7, #12]
 8007ebc:	e001      	b.n	8007ec2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8007ec2:	f001 fb71 	bl	80095a8 <vPortExitCritical>

    return xReturn;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3710      	adds	r7, #16
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8007ed8:	f001 fb36 	bl	8009548 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d102      	bne.n	8007eee <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	60fb      	str	r3, [r7, #12]
 8007eec:	e001      	b.n	8007ef2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8007ef2:	f001 fb59 	bl	80095a8 <vPortExitCritical>

    return xReturn;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3710      	adds	r7, #16
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	e014      	b.n	8007f3a <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007f10:	4a0f      	ldr	r2, [pc, #60]	; (8007f50 <vQueueAddToRegistry+0x50>)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10b      	bne.n	8007f34 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007f1c:	490c      	ldr	r1, [pc, #48]	; (8007f50 <vQueueAddToRegistry+0x50>)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8007f26:	4a0a      	ldr	r2, [pc, #40]	; (8007f50 <vQueueAddToRegistry+0x50>)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	00db      	lsls	r3, r3, #3
 8007f2c:	4413      	add	r3, r2
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8007f32:	e006      	b.n	8007f42 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	3301      	adds	r3, #1
 8007f38:	60fb      	str	r3, [r7, #12]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b07      	cmp	r3, #7
 8007f3e:	d9e7      	bls.n	8007f10 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8007f40:	bf00      	nop
 8007f42:	bf00      	nop
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	20000398 	.word	0x20000398

08007f54 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b086      	sub	sp, #24
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8007f64:	f001 faf0 	bl	8009548 <vPortEnterCritical>
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f6e:	b25b      	sxtb	r3, r3
 8007f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f74:	d103      	bne.n	8007f7e <vQueueWaitForMessageRestricted+0x2a>
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f84:	b25b      	sxtb	r3, r3
 8007f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f8a:	d103      	bne.n	8007f94 <vQueueWaitForMessageRestricted+0x40>
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f94:	f001 fb08 	bl	80095a8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d106      	bne.n	8007fae <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	3324      	adds	r3, #36	; 0x24
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	68b9      	ldr	r1, [r7, #8]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fbc5 	bl	8008738 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8007fae:	6978      	ldr	r0, [r7, #20]
 8007fb0:	f7ff ff26 	bl	8007e00 <prvUnlockQueue>
    }
 8007fb4:	bf00      	nop
 8007fb6:	3718      	adds	r7, #24
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b08c      	sub	sp, #48	; 0x30
 8007fc0:	af04      	add	r7, sp, #16
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	603b      	str	r3, [r7, #0]
 8007fc8:	4613      	mov	r3, r2
 8007fca:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007fcc:	88fb      	ldrh	r3, [r7, #6]
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f001 fbdb 	bl	800978c <pvPortMalloc>
 8007fd6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00e      	beq.n	8007ffc <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007fde:	2058      	movs	r0, #88	; 0x58
 8007fe0:	f001 fbd4 	bl	800978c <pvPortMalloc>
 8007fe4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d003      	beq.n	8007ff4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	697a      	ldr	r2, [r7, #20]
 8007ff0:	631a      	str	r2, [r3, #48]	; 0x30
 8007ff2:	e005      	b.n	8008000 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8007ff4:	6978      	ldr	r0, [r7, #20]
 8007ff6:	f001 fca9 	bl	800994c <vPortFree>
 8007ffa:	e001      	b.n	8008000 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8008000:	69fb      	ldr	r3, [r7, #28]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d013      	beq.n	800802e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008006:	88fa      	ldrh	r2, [r7, #6]
 8008008:	2300      	movs	r3, #0
 800800a:	9303      	str	r3, [sp, #12]
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	9302      	str	r3, [sp, #8]
 8008010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008012:	9301      	str	r3, [sp, #4]
 8008014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	68b9      	ldr	r1, [r7, #8]
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f000 f80e 	bl	800803e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8008022:	69f8      	ldr	r0, [r7, #28]
 8008024:	f000 f8a2 	bl	800816c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8008028:	2301      	movs	r3, #1
 800802a:	61bb      	str	r3, [r7, #24]
 800802c:	e002      	b.n	8008034 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800802e:	f04f 33ff 	mov.w	r3, #4294967295
 8008032:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8008034:	69bb      	ldr	r3, [r7, #24]
    }
 8008036:	4618      	mov	r0, r3
 8008038:	3720      	adds	r7, #32
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b088      	sub	sp, #32
 8008042:	af00      	add	r7, sp, #0
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	607a      	str	r2, [r7, #4]
 800804a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800804c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	461a      	mov	r2, r3
 8008056:	21a5      	movs	r1, #165	; 0xa5
 8008058:	f001 fdce 	bl	8009bf8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800805c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008066:	3b01      	subs	r3, #1
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	f023 0307 	bic.w	r3, r3, #7
 8008074:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	f003 0307 	and.w	r3, r3, #7
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00a      	beq.n	8008096 <prvInitialiseNewTask+0x58>
        __asm volatile
 8008080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008084:	f383 8811 	msr	BASEPRI, r3
 8008088:	f3bf 8f6f 	isb	sy
 800808c:	f3bf 8f4f 	dsb	sy
 8008090:	617b      	str	r3, [r7, #20]
    }
 8008092:	bf00      	nop
 8008094:	e7fe      	b.n	8008094 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d01f      	beq.n	80080dc <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800809c:	2300      	movs	r3, #0
 800809e:	61fb      	str	r3, [r7, #28]
 80080a0:	e012      	b.n	80080c8 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	4413      	add	r3, r2
 80080a8:	7819      	ldrb	r1, [r3, #0]
 80080aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	4413      	add	r3, r2
 80080b0:	3334      	adds	r3, #52	; 0x34
 80080b2:	460a      	mov	r2, r1
 80080b4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	4413      	add	r3, r2
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d006      	beq.n	80080d0 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	3301      	adds	r3, #1
 80080c6:	61fb      	str	r3, [r7, #28]
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	2b09      	cmp	r3, #9
 80080cc:	d9e9      	bls.n	80080a2 <prvInitialiseNewTask+0x64>
 80080ce:	e000      	b.n	80080d2 <prvInitialiseNewTask+0x94>
            {
                break;
 80080d0:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80080d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80080da:	e003      	b.n	80080e4 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80080dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80080e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e6:	2b04      	cmp	r3, #4
 80080e8:	d901      	bls.n	80080ee <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80080ea:	2304      	movs	r3, #4
 80080ec:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80080ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080f2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80080f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080f8:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80080fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080fc:	2200      	movs	r2, #0
 80080fe:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008102:	3304      	adds	r3, #4
 8008104:	4618      	mov	r0, r3
 8008106:	f7ff f9e5 	bl	80074d4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800810a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810c:	3318      	adds	r3, #24
 800810e:	4618      	mov	r0, r3
 8008110:	f7ff f9e0 	bl	80074d4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008116:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008118:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800811a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811c:	f1c3 0205 	rsb	r2, r3, #5
 8008120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008122:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008128:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800812a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800812c:	3350      	adds	r3, #80	; 0x50
 800812e:	2204      	movs	r2, #4
 8008130:	2100      	movs	r1, #0
 8008132:	4618      	mov	r0, r3
 8008134:	f001 fd60 	bl	8009bf8 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8008138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813a:	3354      	adds	r3, #84	; 0x54
 800813c:	2201      	movs	r2, #1
 800813e:	2100      	movs	r1, #0
 8008140:	4618      	mov	r0, r3
 8008142:	f001 fd59 	bl	8009bf8 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	68f9      	ldr	r1, [r7, #12]
 800814a:	69b8      	ldr	r0, [r7, #24]
 800814c:	f001 f8cc 	bl	80092e8 <pxPortInitialiseStack>
 8008150:	4602      	mov	r2, r0
 8008152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008154:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8008156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008158:	2b00      	cmp	r3, #0
 800815a:	d002      	beq.n	8008162 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800815c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800815e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008160:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008162:	bf00      	nop
 8008164:	3720      	adds	r7, #32
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
	...

0800816c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8008174:	f001 f9e8 	bl	8009548 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8008178:	4b2c      	ldr	r3, [pc, #176]	; (800822c <prvAddNewTaskToReadyList+0xc0>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3301      	adds	r3, #1
 800817e:	4a2b      	ldr	r2, [pc, #172]	; (800822c <prvAddNewTaskToReadyList+0xc0>)
 8008180:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8008182:	4b2b      	ldr	r3, [pc, #172]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d109      	bne.n	800819e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800818a:	4a29      	ldr	r2, [pc, #164]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008190:	4b26      	ldr	r3, [pc, #152]	; (800822c <prvAddNewTaskToReadyList+0xc0>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d110      	bne.n	80081ba <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8008198:	f000 fbfc 	bl	8008994 <prvInitialiseTaskLists>
 800819c:	e00d      	b.n	80081ba <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800819e:	4b25      	ldr	r3, [pc, #148]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d109      	bne.n	80081ba <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081a6:	4b22      	ldr	r3, [pc, #136]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d802      	bhi.n	80081ba <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80081b4:	4a1e      	ldr	r2, [pc, #120]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80081ba:	4b1f      	ldr	r3, [pc, #124]	; (8008238 <prvAddNewTaskToReadyList+0xcc>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	3301      	adds	r3, #1
 80081c0:	4a1d      	ldr	r2, [pc, #116]	; (8008238 <prvAddNewTaskToReadyList+0xcc>)
 80081c2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80081c4:	4b1c      	ldr	r3, [pc, #112]	; (8008238 <prvAddNewTaskToReadyList+0xcc>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d0:	2201      	movs	r2, #1
 80081d2:	409a      	lsls	r2, r3
 80081d4:	4b19      	ldr	r3, [pc, #100]	; (800823c <prvAddNewTaskToReadyList+0xd0>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4313      	orrs	r3, r2
 80081da:	4a18      	ldr	r2, [pc, #96]	; (800823c <prvAddNewTaskToReadyList+0xd0>)
 80081dc:	6013      	str	r3, [r2, #0]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e2:	4613      	mov	r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	4413      	add	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4a15      	ldr	r2, [pc, #84]	; (8008240 <prvAddNewTaskToReadyList+0xd4>)
 80081ec:	441a      	add	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	3304      	adds	r3, #4
 80081f2:	4619      	mov	r1, r3
 80081f4:	4610      	mov	r0, r2
 80081f6:	f7ff f97a 	bl	80074ee <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80081fa:	f001 f9d5 	bl	80095a8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80081fe:	4b0d      	ldr	r3, [pc, #52]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00e      	beq.n	8008224 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008206:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008210:	429a      	cmp	r2, r3
 8008212:	d207      	bcs.n	8008224 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8008214:	4b0b      	ldr	r3, [pc, #44]	; (8008244 <prvAddNewTaskToReadyList+0xd8>)
 8008216:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800821a:	601a      	str	r2, [r3, #0]
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008224:	bf00      	nop
 8008226:	3708      	adds	r7, #8
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	200004b0 	.word	0x200004b0
 8008230:	200003d8 	.word	0x200003d8
 8008234:	200004bc 	.word	0x200004bc
 8008238:	200004cc 	.word	0x200004cc
 800823c:	200004b8 	.word	0x200004b8
 8008240:	200003dc 	.word	0x200003dc
 8008244:	e000ed04 	.word	0xe000ed04

08008248 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8008250:	2300      	movs	r3, #0
 8008252:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d017      	beq.n	800828a <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800825a:	4b13      	ldr	r3, [pc, #76]	; (80082a8 <vTaskDelay+0x60>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00a      	beq.n	8008278 <vTaskDelay+0x30>
        __asm volatile
 8008262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008266:	f383 8811 	msr	BASEPRI, r3
 800826a:	f3bf 8f6f 	isb	sy
 800826e:	f3bf 8f4f 	dsb	sy
 8008272:	60bb      	str	r3, [r7, #8]
    }
 8008274:	bf00      	nop
 8008276:	e7fe      	b.n	8008276 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8008278:	f000 f86c 	bl	8008354 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800827c:	2100      	movs	r1, #0
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 fcba 	bl	8008bf8 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8008284:	f000 f874 	bl	8008370 <xTaskResumeAll>
 8008288:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d107      	bne.n	80082a0 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8008290:	4b06      	ldr	r3, [pc, #24]	; (80082ac <vTaskDelay+0x64>)
 8008292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008296:	601a      	str	r2, [r3, #0]
 8008298:	f3bf 8f4f 	dsb	sy
 800829c:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80082a0:	bf00      	nop
 80082a2:	3710      	adds	r7, #16
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	200004d8 	.word	0x200004d8
 80082ac:	e000ed04 	.word	0xe000ed04

080082b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80082b6:	4b20      	ldr	r3, [pc, #128]	; (8008338 <vTaskStartScheduler+0x88>)
 80082b8:	9301      	str	r3, [sp, #4]
 80082ba:	2300      	movs	r3, #0
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	2300      	movs	r3, #0
 80082c0:	2282      	movs	r2, #130	; 0x82
 80082c2:	491e      	ldr	r1, [pc, #120]	; (800833c <vTaskStartScheduler+0x8c>)
 80082c4:	481e      	ldr	r0, [pc, #120]	; (8008340 <vTaskStartScheduler+0x90>)
 80082c6:	f7ff fe79 	bl	8007fbc <xTaskCreate>
 80082ca:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d102      	bne.n	80082d8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80082d2:	f000 fcf7 	bl	8008cc4 <xTimerCreateTimerTask>
 80082d6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d116      	bne.n	800830c <vTaskStartScheduler+0x5c>
        __asm volatile
 80082de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e2:	f383 8811 	msr	BASEPRI, r3
 80082e6:	f3bf 8f6f 	isb	sy
 80082ea:	f3bf 8f4f 	dsb	sy
 80082ee:	60bb      	str	r3, [r7, #8]
    }
 80082f0:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80082f2:	4b14      	ldr	r3, [pc, #80]	; (8008344 <vTaskStartScheduler+0x94>)
 80082f4:	f04f 32ff 	mov.w	r2, #4294967295
 80082f8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80082fa:	4b13      	ldr	r3, [pc, #76]	; (8008348 <vTaskStartScheduler+0x98>)
 80082fc:	2201      	movs	r2, #1
 80082fe:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008300:	4b12      	ldr	r3, [pc, #72]	; (800834c <vTaskStartScheduler+0x9c>)
 8008302:	2200      	movs	r2, #0
 8008304:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8008306:	f001 f87d 	bl	8009404 <xPortStartScheduler>
 800830a:	e00e      	b.n	800832a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008312:	d10a      	bne.n	800832a <vTaskStartScheduler+0x7a>
        __asm volatile
 8008314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008318:	f383 8811 	msr	BASEPRI, r3
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	f3bf 8f4f 	dsb	sy
 8008324:	607b      	str	r3, [r7, #4]
    }
 8008326:	bf00      	nop
 8008328:	e7fe      	b.n	8008328 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800832a:	4b09      	ldr	r3, [pc, #36]	; (8008350 <vTaskStartScheduler+0xa0>)
 800832c:	681b      	ldr	r3, [r3, #0]
}
 800832e:	bf00      	nop
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	200004d4 	.word	0x200004d4
 800833c:	0800cdb0 	.word	0x0800cdb0
 8008340:	08008965 	.word	0x08008965
 8008344:	200004d0 	.word	0x200004d0
 8008348:	200004bc 	.word	0x200004bc
 800834c:	200004b4 	.word	0x200004b4
 8008350:	2000002c 	.word	0x2000002c

08008354 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008354:	b480      	push	{r7}
 8008356:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8008358:	4b04      	ldr	r3, [pc, #16]	; (800836c <vTaskSuspendAll+0x18>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	3301      	adds	r3, #1
 800835e:	4a03      	ldr	r2, [pc, #12]	; (800836c <vTaskSuspendAll+0x18>)
 8008360:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8008362:	bf00      	nop
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	200004d8 	.word	0x200004d8

08008370 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8008376:	2300      	movs	r3, #0
 8008378:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800837a:	2300      	movs	r3, #0
 800837c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800837e:	4b41      	ldr	r3, [pc, #260]	; (8008484 <xTaskResumeAll+0x114>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d10a      	bne.n	800839c <xTaskResumeAll+0x2c>
        __asm volatile
 8008386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	603b      	str	r3, [r7, #0]
    }
 8008398:	bf00      	nop
 800839a:	e7fe      	b.n	800839a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800839c:	f001 f8d4 	bl	8009548 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80083a0:	4b38      	ldr	r3, [pc, #224]	; (8008484 <xTaskResumeAll+0x114>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	4a37      	ldr	r2, [pc, #220]	; (8008484 <xTaskResumeAll+0x114>)
 80083a8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083aa:	4b36      	ldr	r3, [pc, #216]	; (8008484 <xTaskResumeAll+0x114>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d161      	bne.n	8008476 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80083b2:	4b35      	ldr	r3, [pc, #212]	; (8008488 <xTaskResumeAll+0x118>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d05d      	beq.n	8008476 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083ba:	e02e      	b.n	800841a <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083bc:	4b33      	ldr	r3, [pc, #204]	; (800848c <xTaskResumeAll+0x11c>)
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3318      	adds	r3, #24
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7ff f8ed 	bl	80075a8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	3304      	adds	r3, #4
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff f8e8 	bl	80075a8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083dc:	2201      	movs	r2, #1
 80083de:	409a      	lsls	r2, r3
 80083e0:	4b2b      	ldr	r3, [pc, #172]	; (8008490 <xTaskResumeAll+0x120>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	4a2a      	ldr	r2, [pc, #168]	; (8008490 <xTaskResumeAll+0x120>)
 80083e8:	6013      	str	r3, [r2, #0]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083ee:	4613      	mov	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4413      	add	r3, r2
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	4a27      	ldr	r2, [pc, #156]	; (8008494 <xTaskResumeAll+0x124>)
 80083f8:	441a      	add	r2, r3
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	3304      	adds	r3, #4
 80083fe:	4619      	mov	r1, r3
 8008400:	4610      	mov	r0, r2
 8008402:	f7ff f874 	bl	80074ee <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800840a:	4b23      	ldr	r3, [pc, #140]	; (8008498 <xTaskResumeAll+0x128>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008410:	429a      	cmp	r2, r3
 8008412:	d302      	bcc.n	800841a <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8008414:	4b21      	ldr	r3, [pc, #132]	; (800849c <xTaskResumeAll+0x12c>)
 8008416:	2201      	movs	r2, #1
 8008418:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800841a:	4b1c      	ldr	r3, [pc, #112]	; (800848c <xTaskResumeAll+0x11c>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d1cc      	bne.n	80083bc <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d001      	beq.n	800842c <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8008428:	f000 fb32 	bl	8008a90 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800842c:	4b1c      	ldr	r3, [pc, #112]	; (80084a0 <xTaskResumeAll+0x130>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d010      	beq.n	800845a <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8008438:	f000 f846 	bl	80084c8 <xTaskIncrementTick>
 800843c:	4603      	mov	r3, r0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d002      	beq.n	8008448 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8008442:	4b16      	ldr	r3, [pc, #88]	; (800849c <xTaskResumeAll+0x12c>)
 8008444:	2201      	movs	r2, #1
 8008446:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	3b01      	subs	r3, #1
 800844c:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d1f1      	bne.n	8008438 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8008454:	4b12      	ldr	r3, [pc, #72]	; (80084a0 <xTaskResumeAll+0x130>)
 8008456:	2200      	movs	r2, #0
 8008458:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800845a:	4b10      	ldr	r3, [pc, #64]	; (800849c <xTaskResumeAll+0x12c>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d009      	beq.n	8008476 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8008462:	2301      	movs	r3, #1
 8008464:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8008466:	4b0f      	ldr	r3, [pc, #60]	; (80084a4 <xTaskResumeAll+0x134>)
 8008468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	f3bf 8f4f 	dsb	sy
 8008472:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8008476:	f001 f897 	bl	80095a8 <vPortExitCritical>

    return xAlreadyYielded;
 800847a:	68bb      	ldr	r3, [r7, #8]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3710      	adds	r7, #16
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}
 8008484:	200004d8 	.word	0x200004d8
 8008488:	200004b0 	.word	0x200004b0
 800848c:	20000470 	.word	0x20000470
 8008490:	200004b8 	.word	0x200004b8
 8008494:	200003dc 	.word	0x200003dc
 8008498:	200003d8 	.word	0x200003d8
 800849c:	200004c4 	.word	0x200004c4
 80084a0:	200004c0 	.word	0x200004c0
 80084a4:	e000ed04 	.word	0xe000ed04

080084a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80084ae:	4b05      	ldr	r3, [pc, #20]	; (80084c4 <xTaskGetTickCount+0x1c>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80084b4:	687b      	ldr	r3, [r7, #4]
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	200004b4 	.word	0x200004b4

080084c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80084ce:	2300      	movs	r3, #0
 80084d0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084d2:	4b4e      	ldr	r3, [pc, #312]	; (800860c <xTaskIncrementTick+0x144>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	f040 808e 	bne.w	80085f8 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80084dc:	4b4c      	ldr	r3, [pc, #304]	; (8008610 <xTaskIncrementTick+0x148>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3301      	adds	r3, #1
 80084e2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80084e4:	4a4a      	ldr	r2, [pc, #296]	; (8008610 <xTaskIncrementTick+0x148>)
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d120      	bne.n	8008532 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80084f0:	4b48      	ldr	r3, [pc, #288]	; (8008614 <xTaskIncrementTick+0x14c>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d00a      	beq.n	8008510 <xTaskIncrementTick+0x48>
        __asm volatile
 80084fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084fe:	f383 8811 	msr	BASEPRI, r3
 8008502:	f3bf 8f6f 	isb	sy
 8008506:	f3bf 8f4f 	dsb	sy
 800850a:	603b      	str	r3, [r7, #0]
    }
 800850c:	bf00      	nop
 800850e:	e7fe      	b.n	800850e <xTaskIncrementTick+0x46>
 8008510:	4b40      	ldr	r3, [pc, #256]	; (8008614 <xTaskIncrementTick+0x14c>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	60fb      	str	r3, [r7, #12]
 8008516:	4b40      	ldr	r3, [pc, #256]	; (8008618 <xTaskIncrementTick+0x150>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a3e      	ldr	r2, [pc, #248]	; (8008614 <xTaskIncrementTick+0x14c>)
 800851c:	6013      	str	r3, [r2, #0]
 800851e:	4a3e      	ldr	r2, [pc, #248]	; (8008618 <xTaskIncrementTick+0x150>)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6013      	str	r3, [r2, #0]
 8008524:	4b3d      	ldr	r3, [pc, #244]	; (800861c <xTaskIncrementTick+0x154>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	3301      	adds	r3, #1
 800852a:	4a3c      	ldr	r2, [pc, #240]	; (800861c <xTaskIncrementTick+0x154>)
 800852c:	6013      	str	r3, [r2, #0]
 800852e:	f000 faaf 	bl	8008a90 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8008532:	4b3b      	ldr	r3, [pc, #236]	; (8008620 <xTaskIncrementTick+0x158>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	693a      	ldr	r2, [r7, #16]
 8008538:	429a      	cmp	r2, r3
 800853a:	d348      	bcc.n	80085ce <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800853c:	4b35      	ldr	r3, [pc, #212]	; (8008614 <xTaskIncrementTick+0x14c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d104      	bne.n	8008550 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008546:	4b36      	ldr	r3, [pc, #216]	; (8008620 <xTaskIncrementTick+0x158>)
 8008548:	f04f 32ff 	mov.w	r2, #4294967295
 800854c:	601a      	str	r2, [r3, #0]
                    break;
 800854e:	e03e      	b.n	80085ce <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008550:	4b30      	ldr	r3, [pc, #192]	; (8008614 <xTaskIncrementTick+0x14c>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8008560:	693a      	ldr	r2, [r7, #16]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	429a      	cmp	r2, r3
 8008566:	d203      	bcs.n	8008570 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8008568:	4a2d      	ldr	r2, [pc, #180]	; (8008620 <xTaskIncrementTick+0x158>)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800856e:	e02e      	b.n	80085ce <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	3304      	adds	r3, #4
 8008574:	4618      	mov	r0, r3
 8008576:	f7ff f817 	bl	80075a8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800857e:	2b00      	cmp	r3, #0
 8008580:	d004      	beq.n	800858c <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	3318      	adds	r3, #24
 8008586:	4618      	mov	r0, r3
 8008588:	f7ff f80e 	bl	80075a8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008590:	2201      	movs	r2, #1
 8008592:	409a      	lsls	r2, r3
 8008594:	4b23      	ldr	r3, [pc, #140]	; (8008624 <xTaskIncrementTick+0x15c>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4313      	orrs	r3, r2
 800859a:	4a22      	ldr	r2, [pc, #136]	; (8008624 <xTaskIncrementTick+0x15c>)
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085a2:	4613      	mov	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	4a1f      	ldr	r2, [pc, #124]	; (8008628 <xTaskIncrementTick+0x160>)
 80085ac:	441a      	add	r2, r3
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	3304      	adds	r3, #4
 80085b2:	4619      	mov	r1, r3
 80085b4:	4610      	mov	r0, r2
 80085b6:	f7fe ff9a 	bl	80074ee <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085be:	4b1b      	ldr	r3, [pc, #108]	; (800862c <xTaskIncrementTick+0x164>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d3b9      	bcc.n	800853c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 80085c8:	2301      	movs	r3, #1
 80085ca:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085cc:	e7b6      	b.n	800853c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80085ce:	4b17      	ldr	r3, [pc, #92]	; (800862c <xTaskIncrementTick+0x164>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085d4:	4914      	ldr	r1, [pc, #80]	; (8008628 <xTaskIncrementTick+0x160>)
 80085d6:	4613      	mov	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	4413      	add	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	440b      	add	r3, r1
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d901      	bls.n	80085ea <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 80085e6:	2301      	movs	r3, #1
 80085e8:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80085ea:	4b11      	ldr	r3, [pc, #68]	; (8008630 <xTaskIncrementTick+0x168>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d007      	beq.n	8008602 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 80085f2:	2301      	movs	r3, #1
 80085f4:	617b      	str	r3, [r7, #20]
 80085f6:	e004      	b.n	8008602 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80085f8:	4b0e      	ldr	r3, [pc, #56]	; (8008634 <xTaskIncrementTick+0x16c>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3301      	adds	r3, #1
 80085fe:	4a0d      	ldr	r2, [pc, #52]	; (8008634 <xTaskIncrementTick+0x16c>)
 8008600:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8008602:	697b      	ldr	r3, [r7, #20]
}
 8008604:	4618      	mov	r0, r3
 8008606:	3718      	adds	r7, #24
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}
 800860c:	200004d8 	.word	0x200004d8
 8008610:	200004b4 	.word	0x200004b4
 8008614:	20000468 	.word	0x20000468
 8008618:	2000046c 	.word	0x2000046c
 800861c:	200004c8 	.word	0x200004c8
 8008620:	200004d0 	.word	0x200004d0
 8008624:	200004b8 	.word	0x200004b8
 8008628:	200003dc 	.word	0x200003dc
 800862c:	200003d8 	.word	0x200003d8
 8008630:	200004c4 	.word	0x200004c4
 8008634:	200004c0 	.word	0x200004c0

08008638 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008638:	b480      	push	{r7}
 800863a:	b087      	sub	sp, #28
 800863c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800863e:	4b27      	ldr	r3, [pc, #156]	; (80086dc <vTaskSwitchContext+0xa4>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d003      	beq.n	800864e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8008646:	4b26      	ldr	r3, [pc, #152]	; (80086e0 <vTaskSwitchContext+0xa8>)
 8008648:	2201      	movs	r2, #1
 800864a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800864c:	e03f      	b.n	80086ce <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800864e:	4b24      	ldr	r3, [pc, #144]	; (80086e0 <vTaskSwitchContext+0xa8>)
 8008650:	2200      	movs	r2, #0
 8008652:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008654:	4b23      	ldr	r3, [pc, #140]	; (80086e4 <vTaskSwitchContext+0xac>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	fab3 f383 	clz	r3, r3
 8008660:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8008662:	7afb      	ldrb	r3, [r7, #11]
 8008664:	f1c3 031f 	rsb	r3, r3, #31
 8008668:	617b      	str	r3, [r7, #20]
 800866a:	491f      	ldr	r1, [pc, #124]	; (80086e8 <vTaskSwitchContext+0xb0>)
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	4613      	mov	r3, r2
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	4413      	add	r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	440b      	add	r3, r1
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10a      	bne.n	8008694 <vTaskSwitchContext+0x5c>
        __asm volatile
 800867e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008682:	f383 8811 	msr	BASEPRI, r3
 8008686:	f3bf 8f6f 	isb	sy
 800868a:	f3bf 8f4f 	dsb	sy
 800868e:	607b      	str	r3, [r7, #4]
    }
 8008690:	bf00      	nop
 8008692:	e7fe      	b.n	8008692 <vTaskSwitchContext+0x5a>
 8008694:	697a      	ldr	r2, [r7, #20]
 8008696:	4613      	mov	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	4413      	add	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4a12      	ldr	r2, [pc, #72]	; (80086e8 <vTaskSwitchContext+0xb0>)
 80086a0:	4413      	add	r3, r2
 80086a2:	613b      	str	r3, [r7, #16]
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	685a      	ldr	r2, [r3, #4]
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	605a      	str	r2, [r3, #4]
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	685a      	ldr	r2, [r3, #4]
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	3308      	adds	r3, #8
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d104      	bne.n	80086c4 <vTaskSwitchContext+0x8c>
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	685a      	ldr	r2, [r3, #4]
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	605a      	str	r2, [r3, #4]
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	4a08      	ldr	r2, [pc, #32]	; (80086ec <vTaskSwitchContext+0xb4>)
 80086cc:	6013      	str	r3, [r2, #0]
}
 80086ce:	bf00      	nop
 80086d0:	371c      	adds	r7, #28
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	200004d8 	.word	0x200004d8
 80086e0:	200004c4 	.word	0x200004c4
 80086e4:	200004b8 	.word	0x200004b8
 80086e8:	200003dc 	.word	0x200003dc
 80086ec:	200003d8 	.word	0x200003d8

080086f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d10a      	bne.n	8008716 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8008700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	60fb      	str	r3, [r7, #12]
    }
 8008712:	bf00      	nop
 8008714:	e7fe      	b.n	8008714 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008716:	4b07      	ldr	r3, [pc, #28]	; (8008734 <vTaskPlaceOnEventList+0x44>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3318      	adds	r3, #24
 800871c:	4619      	mov	r1, r3
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f7fe ff09 	bl	8007536 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008724:	2101      	movs	r1, #1
 8008726:	6838      	ldr	r0, [r7, #0]
 8008728:	f000 fa66 	bl	8008bf8 <prvAddCurrentTaskToDelayedList>
}
 800872c:	bf00      	nop
 800872e:	3710      	adds	r7, #16
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	200003d8 	.word	0x200003d8

08008738 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8008738:	b580      	push	{r7, lr}
 800873a:	b086      	sub	sp, #24
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10a      	bne.n	8008760 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	617b      	str	r3, [r7, #20]
    }
 800875c:	bf00      	nop
 800875e:	e7fe      	b.n	800875e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008760:	4b0a      	ldr	r3, [pc, #40]	; (800878c <vTaskPlaceOnEventListRestricted+0x54>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	3318      	adds	r3, #24
 8008766:	4619      	mov	r1, r3
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f7fe fec0 	bl	80074ee <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d002      	beq.n	800877a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8008774:	f04f 33ff 	mov.w	r3, #4294967295
 8008778:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800877a:	6879      	ldr	r1, [r7, #4]
 800877c:	68b8      	ldr	r0, [r7, #8]
 800877e:	f000 fa3b 	bl	8008bf8 <prvAddCurrentTaskToDelayedList>
    }
 8008782:	bf00      	nop
 8008784:	3718      	adds	r7, #24
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	200003d8 	.word	0x200003d8

08008790 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b086      	sub	sp, #24
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	68db      	ldr	r3, [r3, #12]
 800879e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10a      	bne.n	80087bc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80087a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087aa:	f383 8811 	msr	BASEPRI, r3
 80087ae:	f3bf 8f6f 	isb	sy
 80087b2:	f3bf 8f4f 	dsb	sy
 80087b6:	60fb      	str	r3, [r7, #12]
    }
 80087b8:	bf00      	nop
 80087ba:	e7fe      	b.n	80087ba <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	3318      	adds	r3, #24
 80087c0:	4618      	mov	r0, r3
 80087c2:	f7fe fef1 	bl	80075a8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087c6:	4b1d      	ldr	r3, [pc, #116]	; (800883c <xTaskRemoveFromEventList+0xac>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d11c      	bne.n	8008808 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	3304      	adds	r3, #4
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7fe fee8 	bl	80075a8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087dc:	2201      	movs	r2, #1
 80087de:	409a      	lsls	r2, r3
 80087e0:	4b17      	ldr	r3, [pc, #92]	; (8008840 <xTaskRemoveFromEventList+0xb0>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	4a16      	ldr	r2, [pc, #88]	; (8008840 <xTaskRemoveFromEventList+0xb0>)
 80087e8:	6013      	str	r3, [r2, #0]
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ee:	4613      	mov	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4413      	add	r3, r2
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	4a13      	ldr	r2, [pc, #76]	; (8008844 <xTaskRemoveFromEventList+0xb4>)
 80087f8:	441a      	add	r2, r3
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	3304      	adds	r3, #4
 80087fe:	4619      	mov	r1, r3
 8008800:	4610      	mov	r0, r2
 8008802:	f7fe fe74 	bl	80074ee <vListInsertEnd>
 8008806:	e005      	b.n	8008814 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	3318      	adds	r3, #24
 800880c:	4619      	mov	r1, r3
 800880e:	480e      	ldr	r0, [pc, #56]	; (8008848 <xTaskRemoveFromEventList+0xb8>)
 8008810:	f7fe fe6d 	bl	80074ee <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008818:	4b0c      	ldr	r3, [pc, #48]	; (800884c <xTaskRemoveFromEventList+0xbc>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800881e:	429a      	cmp	r2, r3
 8008820:	d905      	bls.n	800882e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8008822:	2301      	movs	r3, #1
 8008824:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8008826:	4b0a      	ldr	r3, [pc, #40]	; (8008850 <xTaskRemoveFromEventList+0xc0>)
 8008828:	2201      	movs	r2, #1
 800882a:	601a      	str	r2, [r3, #0]
 800882c:	e001      	b.n	8008832 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 800882e:	2300      	movs	r3, #0
 8008830:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8008832:	697b      	ldr	r3, [r7, #20]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3718      	adds	r7, #24
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	200004d8 	.word	0x200004d8
 8008840:	200004b8 	.word	0x200004b8
 8008844:	200003dc 	.word	0x200003dc
 8008848:	20000470 	.word	0x20000470
 800884c:	200003d8 	.word	0x200003d8
 8008850:	200004c4 	.word	0x200004c4

08008854 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800885c:	4b06      	ldr	r3, [pc, #24]	; (8008878 <vTaskInternalSetTimeOutState+0x24>)
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8008864:	4b05      	ldr	r3, [pc, #20]	; (800887c <vTaskInternalSetTimeOutState+0x28>)
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	605a      	str	r2, [r3, #4]
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr
 8008878:	200004c8 	.word	0x200004c8
 800887c:	200004b4 	.word	0x200004b4

08008880 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b088      	sub	sp, #32
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10a      	bne.n	80088a6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8008890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008894:	f383 8811 	msr	BASEPRI, r3
 8008898:	f3bf 8f6f 	isb	sy
 800889c:	f3bf 8f4f 	dsb	sy
 80088a0:	613b      	str	r3, [r7, #16]
    }
 80088a2:	bf00      	nop
 80088a4:	e7fe      	b.n	80088a4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d10a      	bne.n	80088c2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80088ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	60fb      	str	r3, [r7, #12]
    }
 80088be:	bf00      	nop
 80088c0:	e7fe      	b.n	80088c0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80088c2:	f000 fe41 	bl	8009548 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80088c6:	4b1f      	ldr	r3, [pc, #124]	; (8008944 <xTaskCheckForTimeOut+0xc4>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	69ba      	ldr	r2, [r7, #24]
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088de:	d102      	bne.n	80088e6 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80088e0:	2300      	movs	r3, #0
 80088e2:	61fb      	str	r3, [r7, #28]
 80088e4:	e026      	b.n	8008934 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	4b17      	ldr	r3, [pc, #92]	; (8008948 <xTaskCheckForTimeOut+0xc8>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d00a      	beq.n	8008908 <xTaskCheckForTimeOut+0x88>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	69ba      	ldr	r2, [r7, #24]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d305      	bcc.n	8008908 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80088fc:	2301      	movs	r3, #1
 80088fe:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2200      	movs	r2, #0
 8008904:	601a      	str	r2, [r3, #0]
 8008906:	e015      	b.n	8008934 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	697a      	ldr	r2, [r7, #20]
 800890e:	429a      	cmp	r2, r3
 8008910:	d20b      	bcs.n	800892a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	1ad2      	subs	r2, r2, r3
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f7ff ff98 	bl	8008854 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8008924:	2300      	movs	r3, #0
 8008926:	61fb      	str	r3, [r7, #28]
 8008928:	e004      	b.n	8008934 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	2200      	movs	r2, #0
 800892e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8008930:	2301      	movs	r3, #1
 8008932:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8008934:	f000 fe38 	bl	80095a8 <vPortExitCritical>

    return xReturn;
 8008938:	69fb      	ldr	r3, [r7, #28]
}
 800893a:	4618      	mov	r0, r3
 800893c:	3720      	adds	r7, #32
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	200004b4 	.word	0x200004b4
 8008948:	200004c8 	.word	0x200004c8

0800894c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800894c:	b480      	push	{r7}
 800894e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8008950:	4b03      	ldr	r3, [pc, #12]	; (8008960 <vTaskMissedYield+0x14>)
 8008952:	2201      	movs	r2, #1
 8008954:	601a      	str	r2, [r3, #0]
}
 8008956:	bf00      	nop
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr
 8008960:	200004c4 	.word	0x200004c4

08008964 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800896c:	f000 f852 	bl	8008a14 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008970:	4b06      	ldr	r3, [pc, #24]	; (800898c <prvIdleTask+0x28>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2b01      	cmp	r3, #1
 8008976:	d9f9      	bls.n	800896c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8008978:	4b05      	ldr	r3, [pc, #20]	; (8008990 <prvIdleTask+0x2c>)
 800897a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800897e:	601a      	str	r2, [r3, #0]
 8008980:	f3bf 8f4f 	dsb	sy
 8008984:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8008988:	e7f0      	b.n	800896c <prvIdleTask+0x8>
 800898a:	bf00      	nop
 800898c:	200003dc 	.word	0x200003dc
 8008990:	e000ed04 	.word	0xe000ed04

08008994 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b082      	sub	sp, #8
 8008998:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800899a:	2300      	movs	r3, #0
 800899c:	607b      	str	r3, [r7, #4]
 800899e:	e00c      	b.n	80089ba <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	4613      	mov	r3, r2
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	4413      	add	r3, r2
 80089a8:	009b      	lsls	r3, r3, #2
 80089aa:	4a12      	ldr	r2, [pc, #72]	; (80089f4 <prvInitialiseTaskLists+0x60>)
 80089ac:	4413      	add	r3, r2
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fd70 	bl	8007494 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	3301      	adds	r3, #1
 80089b8:	607b      	str	r3, [r7, #4]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2b04      	cmp	r3, #4
 80089be:	d9ef      	bls.n	80089a0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80089c0:	480d      	ldr	r0, [pc, #52]	; (80089f8 <prvInitialiseTaskLists+0x64>)
 80089c2:	f7fe fd67 	bl	8007494 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80089c6:	480d      	ldr	r0, [pc, #52]	; (80089fc <prvInitialiseTaskLists+0x68>)
 80089c8:	f7fe fd64 	bl	8007494 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80089cc:	480c      	ldr	r0, [pc, #48]	; (8008a00 <prvInitialiseTaskLists+0x6c>)
 80089ce:	f7fe fd61 	bl	8007494 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80089d2:	480c      	ldr	r0, [pc, #48]	; (8008a04 <prvInitialiseTaskLists+0x70>)
 80089d4:	f7fe fd5e 	bl	8007494 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80089d8:	480b      	ldr	r0, [pc, #44]	; (8008a08 <prvInitialiseTaskLists+0x74>)
 80089da:	f7fe fd5b 	bl	8007494 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80089de:	4b0b      	ldr	r3, [pc, #44]	; (8008a0c <prvInitialiseTaskLists+0x78>)
 80089e0:	4a05      	ldr	r2, [pc, #20]	; (80089f8 <prvInitialiseTaskLists+0x64>)
 80089e2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80089e4:	4b0a      	ldr	r3, [pc, #40]	; (8008a10 <prvInitialiseTaskLists+0x7c>)
 80089e6:	4a05      	ldr	r2, [pc, #20]	; (80089fc <prvInitialiseTaskLists+0x68>)
 80089e8:	601a      	str	r2, [r3, #0]
}
 80089ea:	bf00      	nop
 80089ec:	3708      	adds	r7, #8
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	200003dc 	.word	0x200003dc
 80089f8:	20000440 	.word	0x20000440
 80089fc:	20000454 	.word	0x20000454
 8008a00:	20000470 	.word	0x20000470
 8008a04:	20000484 	.word	0x20000484
 8008a08:	2000049c 	.word	0x2000049c
 8008a0c:	20000468 	.word	0x20000468
 8008a10:	2000046c 	.word	0x2000046c

08008a14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a1a:	e019      	b.n	8008a50 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8008a1c:	f000 fd94 	bl	8009548 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a20:	4b10      	ldr	r3, [pc, #64]	; (8008a64 <prvCheckTasksWaitingTermination+0x50>)
 8008a22:	68db      	ldr	r3, [r3, #12]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	3304      	adds	r3, #4
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7fe fdbb 	bl	80075a8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8008a32:	4b0d      	ldr	r3, [pc, #52]	; (8008a68 <prvCheckTasksWaitingTermination+0x54>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3b01      	subs	r3, #1
 8008a38:	4a0b      	ldr	r2, [pc, #44]	; (8008a68 <prvCheckTasksWaitingTermination+0x54>)
 8008a3a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8008a3c:	4b0b      	ldr	r3, [pc, #44]	; (8008a6c <prvCheckTasksWaitingTermination+0x58>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3b01      	subs	r3, #1
 8008a42:	4a0a      	ldr	r2, [pc, #40]	; (8008a6c <prvCheckTasksWaitingTermination+0x58>)
 8008a44:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8008a46:	f000 fdaf 	bl	80095a8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f810 	bl	8008a70 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a50:	4b06      	ldr	r3, [pc, #24]	; (8008a6c <prvCheckTasksWaitingTermination+0x58>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d1e1      	bne.n	8008a1c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8008a58:	bf00      	nop
 8008a5a:	bf00      	nop
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	20000484 	.word	0x20000484
 8008a68:	200004b0 	.word	0x200004b0
 8008a6c:	20000498 	.word	0x20000498

08008a70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f000 ff65 	bl	800994c <vPortFree>
                vPortFree( pxTCB );
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 ff62 	bl	800994c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8008a88:	bf00      	nop
 8008a8a:	3708      	adds	r7, #8
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a90:	b480      	push	{r7}
 8008a92:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a94:	4b0a      	ldr	r3, [pc, #40]	; (8008ac0 <prvResetNextTaskUnblockTime+0x30>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d104      	bne.n	8008aa8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8008a9e:	4b09      	ldr	r3, [pc, #36]	; (8008ac4 <prvResetNextTaskUnblockTime+0x34>)
 8008aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8008aa6:	e005      	b.n	8008ab4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008aa8:	4b05      	ldr	r3, [pc, #20]	; (8008ac0 <prvResetNextTaskUnblockTime+0x30>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a04      	ldr	r2, [pc, #16]	; (8008ac4 <prvResetNextTaskUnblockTime+0x34>)
 8008ab2:	6013      	str	r3, [r2, #0]
}
 8008ab4:	bf00      	nop
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	20000468 	.word	0x20000468
 8008ac4:	200004d0 	.word	0x200004d0

08008ac8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8008ace:	4b0b      	ldr	r3, [pc, #44]	; (8008afc <xTaskGetSchedulerState+0x34>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d102      	bne.n	8008adc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	607b      	str	r3, [r7, #4]
 8008ada:	e008      	b.n	8008aee <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008adc:	4b08      	ldr	r3, [pc, #32]	; (8008b00 <xTaskGetSchedulerState+0x38>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d102      	bne.n	8008aea <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	607b      	str	r3, [r7, #4]
 8008ae8:	e001      	b.n	8008aee <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8008aea:	2300      	movs	r3, #0
 8008aec:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8008aee:	687b      	ldr	r3, [r7, #4]
    }
 8008af0:	4618      	mov	r0, r3
 8008af2:	370c      	adds	r7, #12
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr
 8008afc:	200004bc 	.word	0x200004bc
 8008b00:	200004d8 	.word	0x200004d8

08008b04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b086      	sub	sp, #24
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8008b10:	2300      	movs	r3, #0
 8008b12:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d063      	beq.n	8008be2 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8008b1a:	4b34      	ldr	r3, [pc, #208]	; (8008bec <xTaskPriorityDisinherit+0xe8>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d00a      	beq.n	8008b3a <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8008b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b28:	f383 8811 	msr	BASEPRI, r3
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f3bf 8f4f 	dsb	sy
 8008b34:	60fb      	str	r3, [r7, #12]
    }
 8008b36:	bf00      	nop
 8008b38:	e7fe      	b.n	8008b38 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10a      	bne.n	8008b58 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	60bb      	str	r3, [r7, #8]
    }
 8008b54:	bf00      	nop
 8008b56:	e7fe      	b.n	8008b56 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b5c:	1e5a      	subs	r2, r3, #1
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d039      	beq.n	8008be2 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d135      	bne.n	8008be2 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	3304      	adds	r3, #4
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fe fd14 	bl	80075a8 <uxListRemove>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d10a      	bne.n	8008b9c <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b90:	43da      	mvns	r2, r3
 8008b92:	4b17      	ldr	r3, [pc, #92]	; (8008bf0 <xTaskPriorityDisinherit+0xec>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4013      	ands	r3, r2
 8008b98:	4a15      	ldr	r2, [pc, #84]	; (8008bf0 <xTaskPriorityDisinherit+0xec>)
 8008b9a:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba8:	f1c3 0205 	rsb	r2, r3, #5
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	409a      	lsls	r2, r3
 8008bb8:	4b0d      	ldr	r3, [pc, #52]	; (8008bf0 <xTaskPriorityDisinherit+0xec>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	4a0c      	ldr	r2, [pc, #48]	; (8008bf0 <xTaskPriorityDisinherit+0xec>)
 8008bc0:	6013      	str	r3, [r2, #0]
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bc6:	4613      	mov	r3, r2
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	4413      	add	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4a09      	ldr	r2, [pc, #36]	; (8008bf4 <xTaskPriorityDisinherit+0xf0>)
 8008bd0:	441a      	add	r2, r3
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	3304      	adds	r3, #4
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	4610      	mov	r0, r2
 8008bda:	f7fe fc88 	bl	80074ee <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8008bde:	2301      	movs	r3, #1
 8008be0:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8008be2:	697b      	ldr	r3, [r7, #20]
    }
 8008be4:	4618      	mov	r0, r3
 8008be6:	3718      	adds	r7, #24
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}
 8008bec:	200003d8 	.word	0x200003d8
 8008bf0:	200004b8 	.word	0x200004b8
 8008bf4:	200003dc 	.word	0x200003dc

08008bf8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8008c02:	4b29      	ldr	r3, [pc, #164]	; (8008ca8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c08:	4b28      	ldr	r3, [pc, #160]	; (8008cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	3304      	adds	r3, #4
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7fe fcca 	bl	80075a8 <uxListRemove>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10b      	bne.n	8008c32 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008c1a:	4b24      	ldr	r3, [pc, #144]	; (8008cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c20:	2201      	movs	r2, #1
 8008c22:	fa02 f303 	lsl.w	r3, r2, r3
 8008c26:	43da      	mvns	r2, r3
 8008c28:	4b21      	ldr	r3, [pc, #132]	; (8008cb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	4a20      	ldr	r2, [pc, #128]	; (8008cb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c30:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c38:	d10a      	bne.n	8008c50 <prvAddCurrentTaskToDelayedList+0x58>
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d007      	beq.n	8008c50 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c40:	4b1a      	ldr	r3, [pc, #104]	; (8008cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	3304      	adds	r3, #4
 8008c46:	4619      	mov	r1, r3
 8008c48:	481a      	ldr	r0, [pc, #104]	; (8008cb4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008c4a:	f7fe fc50 	bl	80074ee <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8008c4e:	e026      	b.n	8008c9e <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4413      	add	r3, r2
 8008c56:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c58:	4b14      	ldr	r3, [pc, #80]	; (8008cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d209      	bcs.n	8008c7c <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c68:	4b13      	ldr	r3, [pc, #76]	; (8008cb8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	4b0f      	ldr	r3, [pc, #60]	; (8008cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	3304      	adds	r3, #4
 8008c72:	4619      	mov	r1, r3
 8008c74:	4610      	mov	r0, r2
 8008c76:	f7fe fc5e 	bl	8007536 <vListInsert>
}
 8008c7a:	e010      	b.n	8008c9e <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c7c:	4b0f      	ldr	r3, [pc, #60]	; (8008cbc <prvAddCurrentTaskToDelayedList+0xc4>)
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	4b0a      	ldr	r3, [pc, #40]	; (8008cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	3304      	adds	r3, #4
 8008c86:	4619      	mov	r1, r3
 8008c88:	4610      	mov	r0, r2
 8008c8a:	f7fe fc54 	bl	8007536 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8008c8e:	4b0c      	ldr	r3, [pc, #48]	; (8008cc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68ba      	ldr	r2, [r7, #8]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d202      	bcs.n	8008c9e <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8008c98:	4a09      	ldr	r2, [pc, #36]	; (8008cc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	6013      	str	r3, [r2, #0]
}
 8008c9e:	bf00      	nop
 8008ca0:	3710      	adds	r7, #16
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	200004b4 	.word	0x200004b4
 8008cac:	200003d8 	.word	0x200003d8
 8008cb0:	200004b8 	.word	0x200004b8
 8008cb4:	2000049c 	.word	0x2000049c
 8008cb8:	2000046c 	.word	0x2000046c
 8008cbc:	20000468 	.word	0x20000468
 8008cc0:	200004d0 	.word	0x200004d0

08008cc4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8008cce:	f000 fad5 	bl	800927c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8008cd2:	4b11      	ldr	r3, [pc, #68]	; (8008d18 <xTimerCreateTimerTask+0x54>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00b      	beq.n	8008cf2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8008cda:	4b10      	ldr	r3, [pc, #64]	; (8008d1c <xTimerCreateTimerTask+0x58>)
 8008cdc:	9301      	str	r3, [sp, #4]
 8008cde:	2302      	movs	r3, #2
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008ce8:	490d      	ldr	r1, [pc, #52]	; (8008d20 <xTimerCreateTimerTask+0x5c>)
 8008cea:	480e      	ldr	r0, [pc, #56]	; (8008d24 <xTimerCreateTimerTask+0x60>)
 8008cec:	f7ff f966 	bl	8007fbc <xTaskCreate>
 8008cf0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d10a      	bne.n	8008d0e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8008cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfc:	f383 8811 	msr	BASEPRI, r3
 8008d00:	f3bf 8f6f 	isb	sy
 8008d04:	f3bf 8f4f 	dsb	sy
 8008d08:	603b      	str	r3, [r7, #0]
    }
 8008d0a:	bf00      	nop
 8008d0c:	e7fe      	b.n	8008d0c <xTimerCreateTimerTask+0x48>
        return xReturn;
 8008d0e:	687b      	ldr	r3, [r7, #4]
    }
 8008d10:	4618      	mov	r0, r3
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	2000050c 	.word	0x2000050c
 8008d1c:	20000510 	.word	0x20000510
 8008d20:	0800cdb8 	.word	0x0800cdb8
 8008d24:	08008e5d 	.word	0x08008e5d

08008d28 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b08a      	sub	sp, #40	; 0x28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
 8008d34:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8008d36:	2300      	movs	r3, #0
 8008d38:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10a      	bne.n	8008d56 <xTimerGenericCommand+0x2e>
        __asm volatile
 8008d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	623b      	str	r3, [r7, #32]
    }
 8008d52:	bf00      	nop
 8008d54:	e7fe      	b.n	8008d54 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8008d56:	4b1a      	ldr	r3, [pc, #104]	; (8008dc0 <xTimerGenericCommand+0x98>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d02a      	beq.n	8008db4 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	2b05      	cmp	r3, #5
 8008d6e:	dc18      	bgt.n	8008da2 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008d70:	f7ff feaa 	bl	8008ac8 <xTaskGetSchedulerState>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d109      	bne.n	8008d8e <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008d7a:	4b11      	ldr	r3, [pc, #68]	; (8008dc0 <xTimerGenericCommand+0x98>)
 8008d7c:	6818      	ldr	r0, [r3, #0]
 8008d7e:	f107 0114 	add.w	r1, r7, #20
 8008d82:	2300      	movs	r3, #0
 8008d84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d86:	f7fe fd23 	bl	80077d0 <xQueueGenericSend>
 8008d8a:	6278      	str	r0, [r7, #36]	; 0x24
 8008d8c:	e012      	b.n	8008db4 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008d8e:	4b0c      	ldr	r3, [pc, #48]	; (8008dc0 <xTimerGenericCommand+0x98>)
 8008d90:	6818      	ldr	r0, [r3, #0]
 8008d92:	f107 0114 	add.w	r1, r7, #20
 8008d96:	2300      	movs	r3, #0
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f7fe fd19 	bl	80077d0 <xQueueGenericSend>
 8008d9e:	6278      	str	r0, [r7, #36]	; 0x24
 8008da0:	e008      	b.n	8008db4 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008da2:	4b07      	ldr	r3, [pc, #28]	; (8008dc0 <xTimerGenericCommand+0x98>)
 8008da4:	6818      	ldr	r0, [r3, #0]
 8008da6:	f107 0114 	add.w	r1, r7, #20
 8008daa:	2300      	movs	r3, #0
 8008dac:	683a      	ldr	r2, [r7, #0]
 8008dae:	f7fe fe0d 	bl	80079cc <xQueueGenericSendFromISR>
 8008db2:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8008db6:	4618      	mov	r0, r3
 8008db8:	3728      	adds	r7, #40	; 0x28
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	2000050c 	.word	0x2000050c

08008dc4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b088      	sub	sp, #32
 8008dc8:	af02      	add	r7, sp, #8
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dce:	4b22      	ldr	r3, [pc, #136]	; (8008e58 <prvProcessExpiredTimer+0x94>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68db      	ldr	r3, [r3, #12]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	3304      	adds	r3, #4
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fe fbe3 	bl	80075a8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008de8:	f003 0304 	and.w	r3, r3, #4
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d022      	beq.n	8008e36 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	699a      	ldr	r2, [r3, #24]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	18d1      	adds	r1, r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	6978      	ldr	r0, [r7, #20]
 8008dfe:	f000 f8d1 	bl	8008fa4 <prvInsertTimerInActiveList>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d01f      	beq.n	8008e48 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e08:	2300      	movs	r3, #0
 8008e0a:	9300      	str	r3, [sp, #0]
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	687a      	ldr	r2, [r7, #4]
 8008e10:	2100      	movs	r1, #0
 8008e12:	6978      	ldr	r0, [r7, #20]
 8008e14:	f7ff ff88 	bl	8008d28 <xTimerGenericCommand>
 8008e18:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d113      	bne.n	8008e48 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e24:	f383 8811 	msr	BASEPRI, r3
 8008e28:	f3bf 8f6f 	isb	sy
 8008e2c:	f3bf 8f4f 	dsb	sy
 8008e30:	60fb      	str	r3, [r7, #12]
    }
 8008e32:	bf00      	nop
 8008e34:	e7fe      	b.n	8008e34 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e3c:	f023 0301 	bic.w	r3, r3, #1
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	6978      	ldr	r0, [r7, #20]
 8008e4e:	4798      	blx	r3
    }
 8008e50:	bf00      	nop
 8008e52:	3718      	adds	r7, #24
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	20000504 	.word	0x20000504

08008e5c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e64:	f107 0308 	add.w	r3, r7, #8
 8008e68:	4618      	mov	r0, r3
 8008e6a:	f000 f857 	bl	8008f1c <prvGetNextExpireTime>
 8008e6e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	4619      	mov	r1, r3
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f000 f803 	bl	8008e80 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8008e7a:	f000 f8d5 	bl	8009028 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e7e:	e7f1      	b.n	8008e64 <prvTimerTask+0x8>

08008e80 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b084      	sub	sp, #16
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8008e8a:	f7ff fa63 	bl	8008354 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e8e:	f107 0308 	add.w	r3, r7, #8
 8008e92:	4618      	mov	r0, r3
 8008e94:	f000 f866 	bl	8008f64 <prvSampleTimeNow>
 8008e98:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d130      	bne.n	8008f02 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d10a      	bne.n	8008ebc <prvProcessTimerOrBlockTask+0x3c>
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d806      	bhi.n	8008ebc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8008eae:	f7ff fa5f 	bl	8008370 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008eb2:	68f9      	ldr	r1, [r7, #12]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f7ff ff85 	bl	8008dc4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8008eba:	e024      	b.n	8008f06 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d008      	beq.n	8008ed4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008ec2:	4b13      	ldr	r3, [pc, #76]	; (8008f10 <prvProcessTimerOrBlockTask+0x90>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d101      	bne.n	8008ed0 <prvProcessTimerOrBlockTask+0x50>
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e000      	b.n	8008ed2 <prvProcessTimerOrBlockTask+0x52>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ed4:	4b0f      	ldr	r3, [pc, #60]	; (8008f14 <prvProcessTimerOrBlockTask+0x94>)
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	1ad3      	subs	r3, r2, r3
 8008ede:	683a      	ldr	r2, [r7, #0]
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	f7ff f837 	bl	8007f54 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8008ee6:	f7ff fa43 	bl	8008370 <xTaskResumeAll>
 8008eea:	4603      	mov	r3, r0
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d10a      	bne.n	8008f06 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8008ef0:	4b09      	ldr	r3, [pc, #36]	; (8008f18 <prvProcessTimerOrBlockTask+0x98>)
 8008ef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ef6:	601a      	str	r2, [r3, #0]
 8008ef8:	f3bf 8f4f 	dsb	sy
 8008efc:	f3bf 8f6f 	isb	sy
    }
 8008f00:	e001      	b.n	8008f06 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8008f02:	f7ff fa35 	bl	8008370 <xTaskResumeAll>
    }
 8008f06:	bf00      	nop
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	20000508 	.word	0x20000508
 8008f14:	2000050c 	.word	0x2000050c
 8008f18:	e000ed04 	.word	0xe000ed04

08008f1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008f24:	4b0e      	ldr	r3, [pc, #56]	; (8008f60 <prvGetNextExpireTime+0x44>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d101      	bne.n	8008f32 <prvGetNextExpireTime+0x16>
 8008f2e:	2201      	movs	r2, #1
 8008f30:	e000      	b.n	8008f34 <prvGetNextExpireTime+0x18>
 8008f32:	2200      	movs	r2, #0
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d105      	bne.n	8008f4c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f40:	4b07      	ldr	r3, [pc, #28]	; (8008f60 <prvGetNextExpireTime+0x44>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	60fb      	str	r3, [r7, #12]
 8008f4a:	e001      	b.n	8008f50 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8008f50:	68fb      	ldr	r3, [r7, #12]
    }
 8008f52:	4618      	mov	r0, r3
 8008f54:	3714      	adds	r7, #20
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop
 8008f60:	20000504 	.word	0x20000504

08008f64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8008f6c:	f7ff fa9c 	bl	80084a8 <xTaskGetTickCount>
 8008f70:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8008f72:	4b0b      	ldr	r3, [pc, #44]	; (8008fa0 <prvSampleTimeNow+0x3c>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d205      	bcs.n	8008f88 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8008f7c:	f000 f91a 	bl	80091b4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	601a      	str	r2, [r3, #0]
 8008f86:	e002      	b.n	8008f8e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8008f8e:	4a04      	ldr	r2, [pc, #16]	; (8008fa0 <prvSampleTimeNow+0x3c>)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8008f94:	68fb      	ldr	r3, [r7, #12]
    }
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	20000514 	.word	0x20000514

08008fa4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b086      	sub	sp, #24
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60f8      	str	r0, [r7, #12]
 8008fac:	60b9      	str	r1, [r7, #8]
 8008fae:	607a      	str	r2, [r7, #4]
 8008fb0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d812      	bhi.n	8008ff0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fca:	687a      	ldr	r2, [r7, #4]
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	1ad2      	subs	r2, r2, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d302      	bcc.n	8008fde <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	617b      	str	r3, [r7, #20]
 8008fdc:	e01b      	b.n	8009016 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008fde:	4b10      	ldr	r3, [pc, #64]	; (8009020 <prvInsertTimerInActiveList+0x7c>)
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4610      	mov	r0, r2
 8008fea:	f7fe faa4 	bl	8007536 <vListInsert>
 8008fee:	e012      	b.n	8009016 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d206      	bcs.n	8009006 <prvInsertTimerInActiveList+0x62>
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d302      	bcc.n	8009006 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8009000:	2301      	movs	r3, #1
 8009002:	617b      	str	r3, [r7, #20]
 8009004:	e007      	b.n	8009016 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009006:	4b07      	ldr	r3, [pc, #28]	; (8009024 <prvInsertTimerInActiveList+0x80>)
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	3304      	adds	r3, #4
 800900e:	4619      	mov	r1, r3
 8009010:	4610      	mov	r0, r2
 8009012:	f7fe fa90 	bl	8007536 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8009016:	697b      	ldr	r3, [r7, #20]
    }
 8009018:	4618      	mov	r0, r3
 800901a:	3718      	adds	r7, #24
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}
 8009020:	20000508 	.word	0x20000508
 8009024:	20000504 	.word	0x20000504

08009028 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8009028:	b580      	push	{r7, lr}
 800902a:	b08c      	sub	sp, #48	; 0x30
 800902c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800902e:	e0ae      	b.n	800918e <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	2b00      	cmp	r3, #0
 8009034:	f2c0 80aa 	blt.w	800918c <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800903c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d004      	beq.n	800904e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009046:	3304      	adds	r3, #4
 8009048:	4618      	mov	r0, r3
 800904a:	f7fe faad 	bl	80075a8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800904e:	1d3b      	adds	r3, r7, #4
 8009050:	4618      	mov	r0, r3
 8009052:	f7ff ff87 	bl	8008f64 <prvSampleTimeNow>
 8009056:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	2b09      	cmp	r3, #9
 800905c:	f200 8097 	bhi.w	800918e <prvProcessReceivedCommands+0x166>
 8009060:	a201      	add	r2, pc, #4	; (adr r2, 8009068 <prvProcessReceivedCommands+0x40>)
 8009062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009066:	bf00      	nop
 8009068:	08009091 	.word	0x08009091
 800906c:	08009091 	.word	0x08009091
 8009070:	08009091 	.word	0x08009091
 8009074:	08009105 	.word	0x08009105
 8009078:	08009119 	.word	0x08009119
 800907c:	08009163 	.word	0x08009163
 8009080:	08009091 	.word	0x08009091
 8009084:	08009091 	.word	0x08009091
 8009088:	08009105 	.word	0x08009105
 800908c:	08009119 	.word	0x08009119
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009092:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009096:	f043 0301 	orr.w	r3, r3, #1
 800909a:	b2da      	uxtb	r2, r3
 800909c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800909e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a6:	699b      	ldr	r3, [r3, #24]
 80090a8:	18d1      	adds	r1, r2, r3
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6a3a      	ldr	r2, [r7, #32]
 80090ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090b0:	f7ff ff78 	bl	8008fa4 <prvInsertTimerInActiveList>
 80090b4:	4603      	mov	r3, r0
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d069      	beq.n	800918e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80090ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090c0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090c8:	f003 0304 	and.w	r3, r3, #4
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d05e      	beq.n	800918e <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	441a      	add	r2, r3
 80090d8:	2300      	movs	r3, #0
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	2300      	movs	r3, #0
 80090de:	2100      	movs	r1, #0
 80090e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090e2:	f7ff fe21 	bl	8008d28 <xTimerGenericCommand>
 80090e6:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80090e8:	69fb      	ldr	r3, [r7, #28]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d14f      	bne.n	800918e <prvProcessReceivedCommands+0x166>
        __asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f2:	f383 8811 	msr	BASEPRI, r3
 80090f6:	f3bf 8f6f 	isb	sy
 80090fa:	f3bf 8f4f 	dsb	sy
 80090fe:	61bb      	str	r3, [r7, #24]
    }
 8009100:	bf00      	nop
 8009102:	e7fe      	b.n	8009102 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009106:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800910a:	f023 0301 	bic.w	r3, r3, #1
 800910e:	b2da      	uxtb	r2, r3
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009112:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8009116:	e03a      	b.n	800918e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800911a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800911e:	f043 0301 	orr.w	r3, r3, #1
 8009122:	b2da      	uxtb	r2, r3
 8009124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009126:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009132:	699b      	ldr	r3, [r3, #24]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d10a      	bne.n	800914e <prvProcessReceivedCommands+0x126>
        __asm volatile
 8009138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800913c:	f383 8811 	msr	BASEPRI, r3
 8009140:	f3bf 8f6f 	isb	sy
 8009144:	f3bf 8f4f 	dsb	sy
 8009148:	617b      	str	r3, [r7, #20]
    }
 800914a:	bf00      	nop
 800914c:	e7fe      	b.n	800914c <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800914e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009150:	699a      	ldr	r2, [r3, #24]
 8009152:	6a3b      	ldr	r3, [r7, #32]
 8009154:	18d1      	adds	r1, r2, r3
 8009156:	6a3b      	ldr	r3, [r7, #32]
 8009158:	6a3a      	ldr	r2, [r7, #32]
 800915a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800915c:	f7ff ff22 	bl	8008fa4 <prvInsertTimerInActiveList>
                        break;
 8009160:	e015      	b.n	800918e <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009164:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009168:	f003 0302 	and.w	r3, r3, #2
 800916c:	2b00      	cmp	r3, #0
 800916e:	d103      	bne.n	8009178 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8009170:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009172:	f000 fbeb 	bl	800994c <vPortFree>
 8009176:	e00a      	b.n	800918e <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800917e:	f023 0301 	bic.w	r3, r3, #1
 8009182:	b2da      	uxtb	r2, r3
 8009184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009186:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800918a:	e000      	b.n	800918e <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800918c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800918e:	4b08      	ldr	r3, [pc, #32]	; (80091b0 <prvProcessReceivedCommands+0x188>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f107 0108 	add.w	r1, r7, #8
 8009196:	2200      	movs	r2, #0
 8009198:	4618      	mov	r0, r3
 800919a:	f7fe fcc1 	bl	8007b20 <xQueueReceive>
 800919e:	4603      	mov	r3, r0
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	f47f af45 	bne.w	8009030 <prvProcessReceivedCommands+0x8>
        }
    }
 80091a6:	bf00      	nop
 80091a8:	bf00      	nop
 80091aa:	3728      	adds	r7, #40	; 0x28
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	2000050c 	.word	0x2000050c

080091b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b088      	sub	sp, #32
 80091b8:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80091ba:	e048      	b.n	800924e <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80091bc:	4b2d      	ldr	r3, [pc, #180]	; (8009274 <prvSwitchTimerLists+0xc0>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	68db      	ldr	r3, [r3, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091c6:	4b2b      	ldr	r3, [pc, #172]	; (8009274 <prvSwitchTimerLists+0xc0>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	68db      	ldr	r3, [r3, #12]
 80091ce:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	3304      	adds	r3, #4
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7fe f9e7 	bl	80075a8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091e8:	f003 0304 	and.w	r3, r3, #4
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d02e      	beq.n	800924e <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	699b      	ldr	r3, [r3, #24]
 80091f4:	693a      	ldr	r2, [r7, #16]
 80091f6:	4413      	add	r3, r2
 80091f8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d90e      	bls.n	8009220 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	68ba      	ldr	r2, [r7, #8]
 8009206:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800920e:	4b19      	ldr	r3, [pc, #100]	; (8009274 <prvSwitchTimerLists+0xc0>)
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	3304      	adds	r3, #4
 8009216:	4619      	mov	r1, r3
 8009218:	4610      	mov	r0, r2
 800921a:	f7fe f98c 	bl	8007536 <vListInsert>
 800921e:	e016      	b.n	800924e <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009220:	2300      	movs	r3, #0
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	2300      	movs	r3, #0
 8009226:	693a      	ldr	r2, [r7, #16]
 8009228:	2100      	movs	r1, #0
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f7ff fd7c 	bl	8008d28 <xTimerGenericCommand>
 8009230:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d10a      	bne.n	800924e <prvSwitchTimerLists+0x9a>
        __asm volatile
 8009238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923c:	f383 8811 	msr	BASEPRI, r3
 8009240:	f3bf 8f6f 	isb	sy
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	603b      	str	r3, [r7, #0]
    }
 800924a:	bf00      	nop
 800924c:	e7fe      	b.n	800924c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800924e:	4b09      	ldr	r3, [pc, #36]	; (8009274 <prvSwitchTimerLists+0xc0>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d1b1      	bne.n	80091bc <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8009258:	4b06      	ldr	r3, [pc, #24]	; (8009274 <prvSwitchTimerLists+0xc0>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800925e:	4b06      	ldr	r3, [pc, #24]	; (8009278 <prvSwitchTimerLists+0xc4>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a04      	ldr	r2, [pc, #16]	; (8009274 <prvSwitchTimerLists+0xc0>)
 8009264:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8009266:	4a04      	ldr	r2, [pc, #16]	; (8009278 <prvSwitchTimerLists+0xc4>)
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	6013      	str	r3, [r2, #0]
    }
 800926c:	bf00      	nop
 800926e:	3718      	adds	r7, #24
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	20000504 	.word	0x20000504
 8009278:	20000508 	.word	0x20000508

0800927c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800927c:	b580      	push	{r7, lr}
 800927e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8009280:	f000 f962 	bl	8009548 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8009284:	4b12      	ldr	r3, [pc, #72]	; (80092d0 <prvCheckForValidListAndQueue+0x54>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d11d      	bne.n	80092c8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800928c:	4811      	ldr	r0, [pc, #68]	; (80092d4 <prvCheckForValidListAndQueue+0x58>)
 800928e:	f7fe f901 	bl	8007494 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8009292:	4811      	ldr	r0, [pc, #68]	; (80092d8 <prvCheckForValidListAndQueue+0x5c>)
 8009294:	f7fe f8fe 	bl	8007494 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8009298:	4b10      	ldr	r3, [pc, #64]	; (80092dc <prvCheckForValidListAndQueue+0x60>)
 800929a:	4a0e      	ldr	r2, [pc, #56]	; (80092d4 <prvCheckForValidListAndQueue+0x58>)
 800929c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800929e:	4b10      	ldr	r3, [pc, #64]	; (80092e0 <prvCheckForValidListAndQueue+0x64>)
 80092a0:	4a0d      	ldr	r2, [pc, #52]	; (80092d8 <prvCheckForValidListAndQueue+0x5c>)
 80092a2:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80092a4:	2200      	movs	r2, #0
 80092a6:	210c      	movs	r1, #12
 80092a8:	200a      	movs	r0, #10
 80092aa:	f7fe fa0f 	bl	80076cc <xQueueGenericCreate>
 80092ae:	4603      	mov	r3, r0
 80092b0:	4a07      	ldr	r2, [pc, #28]	; (80092d0 <prvCheckForValidListAndQueue+0x54>)
 80092b2:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80092b4:	4b06      	ldr	r3, [pc, #24]	; (80092d0 <prvCheckForValidListAndQueue+0x54>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d005      	beq.n	80092c8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80092bc:	4b04      	ldr	r3, [pc, #16]	; (80092d0 <prvCheckForValidListAndQueue+0x54>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4908      	ldr	r1, [pc, #32]	; (80092e4 <prvCheckForValidListAndQueue+0x68>)
 80092c2:	4618      	mov	r0, r3
 80092c4:	f7fe fe1c 	bl	8007f00 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80092c8:	f000 f96e 	bl	80095a8 <vPortExitCritical>
    }
 80092cc:	bf00      	nop
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	2000050c 	.word	0x2000050c
 80092d4:	200004dc 	.word	0x200004dc
 80092d8:	200004f0 	.word	0x200004f0
 80092dc:	20000504 	.word	0x20000504
 80092e0:	20000508 	.word	0x20000508
 80092e4:	0800cdc0 	.word	0x0800cdc0

080092e8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	3b04      	subs	r3, #4
 80092f8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009300:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	3b04      	subs	r3, #4
 8009306:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	f023 0201 	bic.w	r2, r3, #1
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	3b04      	subs	r3, #4
 8009316:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8009318:	4a0c      	ldr	r2, [pc, #48]	; (800934c <pxPortInitialiseStack+0x64>)
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	3b14      	subs	r3, #20
 8009322:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	3b04      	subs	r3, #4
 800932e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f06f 0202 	mvn.w	r2, #2
 8009336:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	3b20      	subs	r3, #32
 800933c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800933e:	68fb      	ldr	r3, [r7, #12]
}
 8009340:	4618      	mov	r0, r3
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr
 800934c:	08009351 	.word	0x08009351

08009350 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009350:	b480      	push	{r7}
 8009352:	b085      	sub	sp, #20
 8009354:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8009356:	2300      	movs	r3, #0
 8009358:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800935a:	4b12      	ldr	r3, [pc, #72]	; (80093a4 <prvTaskExitError+0x54>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009362:	d00a      	beq.n	800937a <prvTaskExitError+0x2a>
        __asm volatile
 8009364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009368:	f383 8811 	msr	BASEPRI, r3
 800936c:	f3bf 8f6f 	isb	sy
 8009370:	f3bf 8f4f 	dsb	sy
 8009374:	60fb      	str	r3, [r7, #12]
    }
 8009376:	bf00      	nop
 8009378:	e7fe      	b.n	8009378 <prvTaskExitError+0x28>
        __asm volatile
 800937a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800937e:	f383 8811 	msr	BASEPRI, r3
 8009382:	f3bf 8f6f 	isb	sy
 8009386:	f3bf 8f4f 	dsb	sy
 800938a:	60bb      	str	r3, [r7, #8]
    }
 800938c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800938e:	bf00      	nop
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d0fc      	beq.n	8009390 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8009396:	bf00      	nop
 8009398:	bf00      	nop
 800939a:	3714      	adds	r7, #20
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr
 80093a4:	20000030 	.word	0x20000030
	...

080093b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80093b0:	4b07      	ldr	r3, [pc, #28]	; (80093d0 <pxCurrentTCBConst2>)
 80093b2:	6819      	ldr	r1, [r3, #0]
 80093b4:	6808      	ldr	r0, [r1, #0]
 80093b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ba:	f380 8809 	msr	PSP, r0
 80093be:	f3bf 8f6f 	isb	sy
 80093c2:	f04f 0000 	mov.w	r0, #0
 80093c6:	f380 8811 	msr	BASEPRI, r0
 80093ca:	4770      	bx	lr
 80093cc:	f3af 8000 	nop.w

080093d0 <pxCurrentTCBConst2>:
 80093d0:	200003d8 	.word	0x200003d8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80093d4:	bf00      	nop
 80093d6:	bf00      	nop

080093d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80093d8:	4808      	ldr	r0, [pc, #32]	; (80093fc <prvPortStartFirstTask+0x24>)
 80093da:	6800      	ldr	r0, [r0, #0]
 80093dc:	6800      	ldr	r0, [r0, #0]
 80093de:	f380 8808 	msr	MSP, r0
 80093e2:	f04f 0000 	mov.w	r0, #0
 80093e6:	f380 8814 	msr	CONTROL, r0
 80093ea:	b662      	cpsie	i
 80093ec:	b661      	cpsie	f
 80093ee:	f3bf 8f4f 	dsb	sy
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	df00      	svc	0
 80093f8:	bf00      	nop
 80093fa:	0000      	.short	0x0000
 80093fc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8009400:	bf00      	nop
 8009402:	bf00      	nop

08009404 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b086      	sub	sp, #24
 8009408:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800940a:	4b46      	ldr	r3, [pc, #280]	; (8009524 <xPortStartScheduler+0x120>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a46      	ldr	r2, [pc, #280]	; (8009528 <xPortStartScheduler+0x124>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d10a      	bne.n	800942a <xPortStartScheduler+0x26>
        __asm volatile
 8009414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009418:	f383 8811 	msr	BASEPRI, r3
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f3bf 8f4f 	dsb	sy
 8009424:	613b      	str	r3, [r7, #16]
    }
 8009426:	bf00      	nop
 8009428:	e7fe      	b.n	8009428 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800942a:	4b3e      	ldr	r3, [pc, #248]	; (8009524 <xPortStartScheduler+0x120>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a3f      	ldr	r2, [pc, #252]	; (800952c <xPortStartScheduler+0x128>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d10a      	bne.n	800944a <xPortStartScheduler+0x46>
        __asm volatile
 8009434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009438:	f383 8811 	msr	BASEPRI, r3
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	f3bf 8f4f 	dsb	sy
 8009444:	60fb      	str	r3, [r7, #12]
    }
 8009446:	bf00      	nop
 8009448:	e7fe      	b.n	8009448 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800944a:	4b39      	ldr	r3, [pc, #228]	; (8009530 <xPortStartScheduler+0x12c>)
 800944c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	b2db      	uxtb	r3, r3
 8009454:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	22ff      	movs	r2, #255	; 0xff
 800945a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	b2db      	uxtb	r3, r3
 8009462:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009464:	78fb      	ldrb	r3, [r7, #3]
 8009466:	b2db      	uxtb	r3, r3
 8009468:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800946c:	b2da      	uxtb	r2, r3
 800946e:	4b31      	ldr	r3, [pc, #196]	; (8009534 <xPortStartScheduler+0x130>)
 8009470:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009472:	4b31      	ldr	r3, [pc, #196]	; (8009538 <xPortStartScheduler+0x134>)
 8009474:	2207      	movs	r2, #7
 8009476:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009478:	e009      	b.n	800948e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800947a:	4b2f      	ldr	r3, [pc, #188]	; (8009538 <xPortStartScheduler+0x134>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	3b01      	subs	r3, #1
 8009480:	4a2d      	ldr	r2, [pc, #180]	; (8009538 <xPortStartScheduler+0x134>)
 8009482:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009484:	78fb      	ldrb	r3, [r7, #3]
 8009486:	b2db      	uxtb	r3, r3
 8009488:	005b      	lsls	r3, r3, #1
 800948a:	b2db      	uxtb	r3, r3
 800948c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800948e:	78fb      	ldrb	r3, [r7, #3]
 8009490:	b2db      	uxtb	r3, r3
 8009492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009496:	2b80      	cmp	r3, #128	; 0x80
 8009498:	d0ef      	beq.n	800947a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800949a:	4b27      	ldr	r3, [pc, #156]	; (8009538 <xPortStartScheduler+0x134>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f1c3 0307 	rsb	r3, r3, #7
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d00a      	beq.n	80094bc <xPortStartScheduler+0xb8>
        __asm volatile
 80094a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094aa:	f383 8811 	msr	BASEPRI, r3
 80094ae:	f3bf 8f6f 	isb	sy
 80094b2:	f3bf 8f4f 	dsb	sy
 80094b6:	60bb      	str	r3, [r7, #8]
    }
 80094b8:	bf00      	nop
 80094ba:	e7fe      	b.n	80094ba <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80094bc:	4b1e      	ldr	r3, [pc, #120]	; (8009538 <xPortStartScheduler+0x134>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	021b      	lsls	r3, r3, #8
 80094c2:	4a1d      	ldr	r2, [pc, #116]	; (8009538 <xPortStartScheduler+0x134>)
 80094c4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80094c6:	4b1c      	ldr	r3, [pc, #112]	; (8009538 <xPortStartScheduler+0x134>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80094ce:	4a1a      	ldr	r2, [pc, #104]	; (8009538 <xPortStartScheduler+0x134>)
 80094d0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	b2da      	uxtb	r2, r3
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80094da:	4b18      	ldr	r3, [pc, #96]	; (800953c <xPortStartScheduler+0x138>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a17      	ldr	r2, [pc, #92]	; (800953c <xPortStartScheduler+0x138>)
 80094e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80094e4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80094e6:	4b15      	ldr	r3, [pc, #84]	; (800953c <xPortStartScheduler+0x138>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a14      	ldr	r2, [pc, #80]	; (800953c <xPortStartScheduler+0x138>)
 80094ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80094f0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80094f2:	f000 f8db 	bl	80096ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80094f6:	4b12      	ldr	r3, [pc, #72]	; (8009540 <xPortStartScheduler+0x13c>)
 80094f8:	2200      	movs	r2, #0
 80094fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80094fc:	f000 f8fa 	bl	80096f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009500:	4b10      	ldr	r3, [pc, #64]	; (8009544 <xPortStartScheduler+0x140>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a0f      	ldr	r2, [pc, #60]	; (8009544 <xPortStartScheduler+0x140>)
 8009506:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800950a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800950c:	f7ff ff64 	bl	80093d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8009510:	f7ff f892 	bl	8008638 <vTaskSwitchContext>
    prvTaskExitError();
 8009514:	f7ff ff1c 	bl	8009350 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3718      	adds	r7, #24
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	e000ed00 	.word	0xe000ed00
 8009528:	410fc271 	.word	0x410fc271
 800952c:	410fc270 	.word	0x410fc270
 8009530:	e000e400 	.word	0xe000e400
 8009534:	20000518 	.word	0x20000518
 8009538:	2000051c 	.word	0x2000051c
 800953c:	e000ed20 	.word	0xe000ed20
 8009540:	20000030 	.word	0x20000030
 8009544:	e000ef34 	.word	0xe000ef34

08009548 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
        __asm volatile
 800954e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009552:	f383 8811 	msr	BASEPRI, r3
 8009556:	f3bf 8f6f 	isb	sy
 800955a:	f3bf 8f4f 	dsb	sy
 800955e:	607b      	str	r3, [r7, #4]
    }
 8009560:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8009562:	4b0f      	ldr	r3, [pc, #60]	; (80095a0 <vPortEnterCritical+0x58>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	3301      	adds	r3, #1
 8009568:	4a0d      	ldr	r2, [pc, #52]	; (80095a0 <vPortEnterCritical+0x58>)
 800956a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800956c:	4b0c      	ldr	r3, [pc, #48]	; (80095a0 <vPortEnterCritical+0x58>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b01      	cmp	r3, #1
 8009572:	d10f      	bne.n	8009594 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009574:	4b0b      	ldr	r3, [pc, #44]	; (80095a4 <vPortEnterCritical+0x5c>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2b00      	cmp	r3, #0
 800957c:	d00a      	beq.n	8009594 <vPortEnterCritical+0x4c>
        __asm volatile
 800957e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	603b      	str	r3, [r7, #0]
    }
 8009590:	bf00      	nop
 8009592:	e7fe      	b.n	8009592 <vPortEnterCritical+0x4a>
    }
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr
 80095a0:	20000030 	.word	0x20000030
 80095a4:	e000ed04 	.word	0xe000ed04

080095a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80095ae:	4b12      	ldr	r3, [pc, #72]	; (80095f8 <vPortExitCritical+0x50>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10a      	bne.n	80095cc <vPortExitCritical+0x24>
        __asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	607b      	str	r3, [r7, #4]
    }
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80095cc:	4b0a      	ldr	r3, [pc, #40]	; (80095f8 <vPortExitCritical+0x50>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	3b01      	subs	r3, #1
 80095d2:	4a09      	ldr	r2, [pc, #36]	; (80095f8 <vPortExitCritical+0x50>)
 80095d4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80095d6:	4b08      	ldr	r3, [pc, #32]	; (80095f8 <vPortExitCritical+0x50>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d105      	bne.n	80095ea <vPortExitCritical+0x42>
 80095de:	2300      	movs	r3, #0
 80095e0:	603b      	str	r3, [r7, #0]
        __asm volatile
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	f383 8811 	msr	BASEPRI, r3
    }
 80095e8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80095ea:	bf00      	nop
 80095ec:	370c      	adds	r7, #12
 80095ee:	46bd      	mov	sp, r7
 80095f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f4:	4770      	bx	lr
 80095f6:	bf00      	nop
 80095f8:	20000030 	.word	0x20000030
 80095fc:	00000000 	.word	0x00000000

08009600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8009600:	f3ef 8009 	mrs	r0, PSP
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	4b15      	ldr	r3, [pc, #84]	; (8009660 <pxCurrentTCBConst>)
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	f01e 0f10 	tst.w	lr, #16
 8009610:	bf08      	it	eq
 8009612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800961a:	6010      	str	r0, [r2, #0]
 800961c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009620:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009624:	f380 8811 	msr	BASEPRI, r0
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	f3bf 8f6f 	isb	sy
 8009630:	f7ff f802 	bl	8008638 <vTaskSwitchContext>
 8009634:	f04f 0000 	mov.w	r0, #0
 8009638:	f380 8811 	msr	BASEPRI, r0
 800963c:	bc09      	pop	{r0, r3}
 800963e:	6819      	ldr	r1, [r3, #0]
 8009640:	6808      	ldr	r0, [r1, #0]
 8009642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009646:	f01e 0f10 	tst.w	lr, #16
 800964a:	bf08      	it	eq
 800964c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009650:	f380 8809 	msr	PSP, r0
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	4770      	bx	lr
 800965a:	bf00      	nop
 800965c:	f3af 8000 	nop.w

08009660 <pxCurrentTCBConst>:
 8009660:	200003d8 	.word	0x200003d8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8009664:	bf00      	nop
 8009666:	bf00      	nop

08009668 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
        __asm volatile
 800966e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009672:	f383 8811 	msr	BASEPRI, r3
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	607b      	str	r3, [r7, #4]
    }
 8009680:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8009682:	f7fe ff21 	bl	80084c8 <xTaskIncrementTick>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d003      	beq.n	8009694 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800968c:	4b06      	ldr	r3, [pc, #24]	; (80096a8 <SysTick_Handler+0x40>)
 800968e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009692:	601a      	str	r2, [r3, #0]
 8009694:	2300      	movs	r3, #0
 8009696:	603b      	str	r3, [r7, #0]
        __asm volatile
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	f383 8811 	msr	BASEPRI, r3
    }
 800969e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80096a0:	bf00      	nop
 80096a2:	3708      	adds	r7, #8
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	e000ed04 	.word	0xe000ed04

080096ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80096ac:	b480      	push	{r7}
 80096ae:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80096b0:	4b0b      	ldr	r3, [pc, #44]	; (80096e0 <vPortSetupTimerInterrupt+0x34>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80096b6:	4b0b      	ldr	r3, [pc, #44]	; (80096e4 <vPortSetupTimerInterrupt+0x38>)
 80096b8:	2200      	movs	r2, #0
 80096ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80096bc:	4b0a      	ldr	r3, [pc, #40]	; (80096e8 <vPortSetupTimerInterrupt+0x3c>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4a0a      	ldr	r2, [pc, #40]	; (80096ec <vPortSetupTimerInterrupt+0x40>)
 80096c2:	fba2 2303 	umull	r2, r3, r2, r3
 80096c6:	099b      	lsrs	r3, r3, #6
 80096c8:	4a09      	ldr	r2, [pc, #36]	; (80096f0 <vPortSetupTimerInterrupt+0x44>)
 80096ca:	3b01      	subs	r3, #1
 80096cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80096ce:	4b04      	ldr	r3, [pc, #16]	; (80096e0 <vPortSetupTimerInterrupt+0x34>)
 80096d0:	2207      	movs	r2, #7
 80096d2:	601a      	str	r2, [r3, #0]
}
 80096d4:	bf00      	nop
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr
 80096de:	bf00      	nop
 80096e0:	e000e010 	.word	0xe000e010
 80096e4:	e000e018 	.word	0xe000e018
 80096e8:	20000020 	.word	0x20000020
 80096ec:	10624dd3 	.word	0x10624dd3
 80096f0:	e000e014 	.word	0xe000e014

080096f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80096f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009704 <vPortEnableVFP+0x10>
 80096f8:	6801      	ldr	r1, [r0, #0]
 80096fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80096fe:	6001      	str	r1, [r0, #0]
 8009700:	4770      	bx	lr
 8009702:	0000      	.short	0x0000
 8009704:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8009708:	bf00      	nop
 800970a:	bf00      	nop

0800970c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800970c:	b480      	push	{r7}
 800970e:	b085      	sub	sp, #20
 8009710:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8009712:	f3ef 8305 	mrs	r3, IPSR
 8009716:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2b0f      	cmp	r3, #15
 800971c:	d914      	bls.n	8009748 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800971e:	4a17      	ldr	r2, [pc, #92]	; (800977c <vPortValidateInterruptPriority+0x70>)
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	4413      	add	r3, r2
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009728:	4b15      	ldr	r3, [pc, #84]	; (8009780 <vPortValidateInterruptPriority+0x74>)
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	7afa      	ldrb	r2, [r7, #11]
 800972e:	429a      	cmp	r2, r3
 8009730:	d20a      	bcs.n	8009748 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8009732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009736:	f383 8811 	msr	BASEPRI, r3
 800973a:	f3bf 8f6f 	isb	sy
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	607b      	str	r3, [r7, #4]
    }
 8009744:	bf00      	nop
 8009746:	e7fe      	b.n	8009746 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009748:	4b0e      	ldr	r3, [pc, #56]	; (8009784 <vPortValidateInterruptPriority+0x78>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009750:	4b0d      	ldr	r3, [pc, #52]	; (8009788 <vPortValidateInterruptPriority+0x7c>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d90a      	bls.n	800976e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8009758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800975c:	f383 8811 	msr	BASEPRI, r3
 8009760:	f3bf 8f6f 	isb	sy
 8009764:	f3bf 8f4f 	dsb	sy
 8009768:	603b      	str	r3, [r7, #0]
    }
 800976a:	bf00      	nop
 800976c:	e7fe      	b.n	800976c <vPortValidateInterruptPriority+0x60>
    }
 800976e:	bf00      	nop
 8009770:	3714      	adds	r7, #20
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	e000e3f0 	.word	0xe000e3f0
 8009780:	20000518 	.word	0x20000518
 8009784:	e000ed0c 	.word	0xe000ed0c
 8009788:	2000051c 	.word	0x2000051c

0800978c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b08a      	sub	sp, #40	; 0x28
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8009794:	2300      	movs	r3, #0
 8009796:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8009798:	f7fe fddc 	bl	8008354 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800979c:	4b65      	ldr	r3, [pc, #404]	; (8009934 <pvPortMalloc+0x1a8>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d101      	bne.n	80097a8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80097a4:	f000 f934 	bl	8009a10 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80097a8:	4b63      	ldr	r3, [pc, #396]	; (8009938 <pvPortMalloc+0x1ac>)
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	4013      	ands	r3, r2
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f040 80a7 	bne.w	8009904 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d02d      	beq.n	8009818 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80097bc:	2208      	movs	r2, #8
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80097c2:	687a      	ldr	r2, [r7, #4]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d227      	bcs.n	8009818 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80097c8:	2208      	movs	r2, #8
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4413      	add	r3, r2
 80097ce:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f003 0307 	and.w	r3, r3, #7
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d021      	beq.n	800981e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f023 0307 	bic.w	r3, r3, #7
 80097e0:	3308      	adds	r3, #8
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d214      	bcs.n	8009812 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f023 0307 	bic.w	r3, r3, #7
 80097ee:	3308      	adds	r3, #8
 80097f0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f003 0307 	and.w	r3, r3, #7
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d010      	beq.n	800981e <pvPortMalloc+0x92>
        __asm volatile
 80097fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009800:	f383 8811 	msr	BASEPRI, r3
 8009804:	f3bf 8f6f 	isb	sy
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	617b      	str	r3, [r7, #20]
    }
 800980e:	bf00      	nop
 8009810:	e7fe      	b.n	8009810 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8009812:	2300      	movs	r3, #0
 8009814:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009816:	e002      	b.n	800981e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8009818:	2300      	movs	r3, #0
 800981a:	607b      	str	r3, [r7, #4]
 800981c:	e000      	b.n	8009820 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800981e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d06e      	beq.n	8009904 <pvPortMalloc+0x178>
 8009826:	4b45      	ldr	r3, [pc, #276]	; (800993c <pvPortMalloc+0x1b0>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	429a      	cmp	r2, r3
 800982e:	d869      	bhi.n	8009904 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8009830:	4b43      	ldr	r3, [pc, #268]	; (8009940 <pvPortMalloc+0x1b4>)
 8009832:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8009834:	4b42      	ldr	r3, [pc, #264]	; (8009940 <pvPortMalloc+0x1b4>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800983a:	e004      	b.n	8009846 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800983c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800983e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8009840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	429a      	cmp	r2, r3
 800984e:	d903      	bls.n	8009858 <pvPortMalloc+0xcc>
 8009850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1f1      	bne.n	800983c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8009858:	4b36      	ldr	r3, [pc, #216]	; (8009934 <pvPortMalloc+0x1a8>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800985e:	429a      	cmp	r2, r3
 8009860:	d050      	beq.n	8009904 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2208      	movs	r2, #8
 8009868:	4413      	add	r3, r2
 800986a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800986c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	6a3b      	ldr	r3, [r7, #32]
 8009872:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009876:	685a      	ldr	r2, [r3, #4]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	1ad2      	subs	r2, r2, r3
 800987c:	2308      	movs	r3, #8
 800987e:	005b      	lsls	r3, r3, #1
 8009880:	429a      	cmp	r2, r3
 8009882:	d91f      	bls.n	80098c4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4413      	add	r3, r2
 800988a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	f003 0307 	and.w	r3, r3, #7
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <pvPortMalloc+0x120>
        __asm volatile
 8009896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	613b      	str	r3, [r7, #16]
    }
 80098a8:	bf00      	nop
 80098aa:	e7fe      	b.n	80098aa <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80098ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ae:	685a      	ldr	r2, [r3, #4]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	1ad2      	subs	r2, r2, r3
 80098b4:	69bb      	ldr	r3, [r7, #24]
 80098b6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80098b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80098be:	69b8      	ldr	r0, [r7, #24]
 80098c0:	f000 f908 	bl	8009ad4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80098c4:	4b1d      	ldr	r3, [pc, #116]	; (800993c <pvPortMalloc+0x1b0>)
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	1ad3      	subs	r3, r2, r3
 80098ce:	4a1b      	ldr	r2, [pc, #108]	; (800993c <pvPortMalloc+0x1b0>)
 80098d0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80098d2:	4b1a      	ldr	r3, [pc, #104]	; (800993c <pvPortMalloc+0x1b0>)
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	4b1b      	ldr	r3, [pc, #108]	; (8009944 <pvPortMalloc+0x1b8>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	429a      	cmp	r2, r3
 80098dc:	d203      	bcs.n	80098e6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80098de:	4b17      	ldr	r3, [pc, #92]	; (800993c <pvPortMalloc+0x1b0>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a18      	ldr	r2, [pc, #96]	; (8009944 <pvPortMalloc+0x1b8>)
 80098e4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80098e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e8:	685a      	ldr	r2, [r3, #4]
 80098ea:	4b13      	ldr	r3, [pc, #76]	; (8009938 <pvPortMalloc+0x1ac>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	431a      	orrs	r2, r3
 80098f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80098f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f6:	2200      	movs	r2, #0
 80098f8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80098fa:	4b13      	ldr	r3, [pc, #76]	; (8009948 <pvPortMalloc+0x1bc>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	3301      	adds	r3, #1
 8009900:	4a11      	ldr	r2, [pc, #68]	; (8009948 <pvPortMalloc+0x1bc>)
 8009902:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8009904:	f7fe fd34 	bl	8008370 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009908:	69fb      	ldr	r3, [r7, #28]
 800990a:	f003 0307 	and.w	r3, r3, #7
 800990e:	2b00      	cmp	r3, #0
 8009910:	d00a      	beq.n	8009928 <pvPortMalloc+0x19c>
        __asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	60fb      	str	r3, [r7, #12]
    }
 8009924:	bf00      	nop
 8009926:	e7fe      	b.n	8009926 <pvPortMalloc+0x19a>
    return pvReturn;
 8009928:	69fb      	ldr	r3, [r7, #28]
}
 800992a:	4618      	mov	r0, r3
 800992c:	3728      	adds	r7, #40	; 0x28
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
 8009932:	bf00      	nop
 8009934:	20013128 	.word	0x20013128
 8009938:	2001313c 	.word	0x2001313c
 800993c:	2001312c 	.word	0x2001312c
 8009940:	20013120 	.word	0x20013120
 8009944:	20013130 	.word	0x20013130
 8009948:	20013134 	.word	0x20013134

0800994c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d04d      	beq.n	80099fa <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800995e:	2308      	movs	r3, #8
 8009960:	425b      	negs	r3, r3
 8009962:	697a      	ldr	r2, [r7, #20]
 8009964:	4413      	add	r3, r2
 8009966:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	685a      	ldr	r2, [r3, #4]
 8009970:	4b24      	ldr	r3, [pc, #144]	; (8009a04 <vPortFree+0xb8>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4013      	ands	r3, r2
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10a      	bne.n	8009990 <vPortFree+0x44>
        __asm volatile
 800997a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800997e:	f383 8811 	msr	BASEPRI, r3
 8009982:	f3bf 8f6f 	isb	sy
 8009986:	f3bf 8f4f 	dsb	sy
 800998a:	60fb      	str	r3, [r7, #12]
    }
 800998c:	bf00      	nop
 800998e:	e7fe      	b.n	800998e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d00a      	beq.n	80099ae <vPortFree+0x62>
        __asm volatile
 8009998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999c:	f383 8811 	msr	BASEPRI, r3
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	f3bf 8f4f 	dsb	sy
 80099a8:	60bb      	str	r3, [r7, #8]
    }
 80099aa:	bf00      	nop
 80099ac:	e7fe      	b.n	80099ac <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	685a      	ldr	r2, [r3, #4]
 80099b2:	4b14      	ldr	r3, [pc, #80]	; (8009a04 <vPortFree+0xb8>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4013      	ands	r3, r2
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d01e      	beq.n	80099fa <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d11a      	bne.n	80099fa <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	685a      	ldr	r2, [r3, #4]
 80099c8:	4b0e      	ldr	r3, [pc, #56]	; (8009a04 <vPortFree+0xb8>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	43db      	mvns	r3, r3
 80099ce:	401a      	ands	r2, r3
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80099d4:	f7fe fcbe 	bl	8008354 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	4b0a      	ldr	r3, [pc, #40]	; (8009a08 <vPortFree+0xbc>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4413      	add	r3, r2
 80099e2:	4a09      	ldr	r2, [pc, #36]	; (8009a08 <vPortFree+0xbc>)
 80099e4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80099e6:	6938      	ldr	r0, [r7, #16]
 80099e8:	f000 f874 	bl	8009ad4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80099ec:	4b07      	ldr	r3, [pc, #28]	; (8009a0c <vPortFree+0xc0>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	3301      	adds	r3, #1
 80099f2:	4a06      	ldr	r2, [pc, #24]	; (8009a0c <vPortFree+0xc0>)
 80099f4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80099f6:	f7fe fcbb 	bl	8008370 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80099fa:	bf00      	nop
 80099fc:	3718      	adds	r7, #24
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}
 8009a02:	bf00      	nop
 8009a04:	2001313c 	.word	0x2001313c
 8009a08:	2001312c 	.word	0x2001312c
 8009a0c:	20013138 	.word	0x20013138

08009a10 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8009a10:	b480      	push	{r7}
 8009a12:	b085      	sub	sp, #20
 8009a14:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009a16:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8009a1a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8009a1c:	4b27      	ldr	r3, [pc, #156]	; (8009abc <prvHeapInit+0xac>)
 8009a1e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f003 0307 	and.w	r3, r3, #7
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00c      	beq.n	8009a44 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	3307      	adds	r3, #7
 8009a2e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f023 0307 	bic.w	r3, r3, #7
 8009a36:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	4a1f      	ldr	r2, [pc, #124]	; (8009abc <prvHeapInit+0xac>)
 8009a40:	4413      	add	r3, r2
 8009a42:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009a48:	4a1d      	ldr	r2, [pc, #116]	; (8009ac0 <prvHeapInit+0xb0>)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8009a4e:	4b1c      	ldr	r3, [pc, #112]	; (8009ac0 <prvHeapInit+0xb0>)
 8009a50:	2200      	movs	r2, #0
 8009a52:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	68ba      	ldr	r2, [r7, #8]
 8009a58:	4413      	add	r3, r2
 8009a5a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8009a5c:	2208      	movs	r2, #8
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	1a9b      	subs	r3, r3, r2
 8009a62:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f023 0307 	bic.w	r3, r3, #7
 8009a6a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	4a15      	ldr	r2, [pc, #84]	; (8009ac4 <prvHeapInit+0xb4>)
 8009a70:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8009a72:	4b14      	ldr	r3, [pc, #80]	; (8009ac4 <prvHeapInit+0xb4>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2200      	movs	r2, #0
 8009a78:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8009a7a:	4b12      	ldr	r3, [pc, #72]	; (8009ac4 <prvHeapInit+0xb4>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	1ad2      	subs	r2, r2, r3
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a90:	4b0c      	ldr	r3, [pc, #48]	; (8009ac4 <prvHeapInit+0xb4>)
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	4a0a      	ldr	r2, [pc, #40]	; (8009ac8 <prvHeapInit+0xb8>)
 8009a9e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	4a09      	ldr	r2, [pc, #36]	; (8009acc <prvHeapInit+0xbc>)
 8009aa6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009aa8:	4b09      	ldr	r3, [pc, #36]	; (8009ad0 <prvHeapInit+0xc0>)
 8009aaa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009aae:	601a      	str	r2, [r3, #0]
}
 8009ab0:	bf00      	nop
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr
 8009abc:	20000520 	.word	0x20000520
 8009ac0:	20013120 	.word	0x20013120
 8009ac4:	20013128 	.word	0x20013128
 8009ac8:	20013130 	.word	0x20013130
 8009acc:	2001312c 	.word	0x2001312c
 8009ad0:	2001313c 	.word	0x2001313c

08009ad4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b085      	sub	sp, #20
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009adc:	4b28      	ldr	r3, [pc, #160]	; (8009b80 <prvInsertBlockIntoFreeList+0xac>)
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	e002      	b.n	8009ae8 <prvInsertBlockIntoFreeList+0x14>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	60fb      	str	r3, [r7, #12]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	687a      	ldr	r2, [r7, #4]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d8f7      	bhi.n	8009ae2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	4413      	add	r3, r2
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d108      	bne.n	8009b16 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	685a      	ldr	r2, [r3, #4]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	441a      	add	r2, r3
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	68ba      	ldr	r2, [r7, #8]
 8009b20:	441a      	add	r2, r3
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d118      	bne.n	8009b5c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	4b15      	ldr	r3, [pc, #84]	; (8009b84 <prvInsertBlockIntoFreeList+0xb0>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d00d      	beq.n	8009b52 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685a      	ldr	r2, [r3, #4]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	441a      	add	r2, r3
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	601a      	str	r2, [r3, #0]
 8009b50:	e008      	b.n	8009b64 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009b52:	4b0c      	ldr	r3, [pc, #48]	; (8009b84 <prvInsertBlockIntoFreeList+0xb0>)
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	601a      	str	r2, [r3, #0]
 8009b5a:	e003      	b.n	8009b64 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d002      	beq.n	8009b72 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009b72:	bf00      	nop
 8009b74:	3714      	adds	r7, #20
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20013120 	.word	0x20013120
 8009b84:	20013128 	.word	0x20013128

08009b88 <__errno>:
 8009b88:	4b01      	ldr	r3, [pc, #4]	; (8009b90 <__errno+0x8>)
 8009b8a:	6818      	ldr	r0, [r3, #0]
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	20000034 	.word	0x20000034

08009b94 <__libc_init_array>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	4d0d      	ldr	r5, [pc, #52]	; (8009bcc <__libc_init_array+0x38>)
 8009b98:	4c0d      	ldr	r4, [pc, #52]	; (8009bd0 <__libc_init_array+0x3c>)
 8009b9a:	1b64      	subs	r4, r4, r5
 8009b9c:	10a4      	asrs	r4, r4, #2
 8009b9e:	2600      	movs	r6, #0
 8009ba0:	42a6      	cmp	r6, r4
 8009ba2:	d109      	bne.n	8009bb8 <__libc_init_array+0x24>
 8009ba4:	4d0b      	ldr	r5, [pc, #44]	; (8009bd4 <__libc_init_array+0x40>)
 8009ba6:	4c0c      	ldr	r4, [pc, #48]	; (8009bd8 <__libc_init_array+0x44>)
 8009ba8:	f002 ff18 	bl	800c9dc <_init>
 8009bac:	1b64      	subs	r4, r4, r5
 8009bae:	10a4      	asrs	r4, r4, #2
 8009bb0:	2600      	movs	r6, #0
 8009bb2:	42a6      	cmp	r6, r4
 8009bb4:	d105      	bne.n	8009bc2 <__libc_init_array+0x2e>
 8009bb6:	bd70      	pop	{r4, r5, r6, pc}
 8009bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bbc:	4798      	blx	r3
 8009bbe:	3601      	adds	r6, #1
 8009bc0:	e7ee      	b.n	8009ba0 <__libc_init_array+0xc>
 8009bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc6:	4798      	blx	r3
 8009bc8:	3601      	adds	r6, #1
 8009bca:	e7f2      	b.n	8009bb2 <__libc_init_array+0x1e>
 8009bcc:	0800d1c4 	.word	0x0800d1c4
 8009bd0:	0800d1c4 	.word	0x0800d1c4
 8009bd4:	0800d1c4 	.word	0x0800d1c4
 8009bd8:	0800d1c8 	.word	0x0800d1c8

08009bdc <memcpy>:
 8009bdc:	440a      	add	r2, r1
 8009bde:	4291      	cmp	r1, r2
 8009be0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009be4:	d100      	bne.n	8009be8 <memcpy+0xc>
 8009be6:	4770      	bx	lr
 8009be8:	b510      	push	{r4, lr}
 8009bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bf2:	4291      	cmp	r1, r2
 8009bf4:	d1f9      	bne.n	8009bea <memcpy+0xe>
 8009bf6:	bd10      	pop	{r4, pc}

08009bf8 <memset>:
 8009bf8:	4402      	add	r2, r0
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d100      	bne.n	8009c02 <memset+0xa>
 8009c00:	4770      	bx	lr
 8009c02:	f803 1b01 	strb.w	r1, [r3], #1
 8009c06:	e7f9      	b.n	8009bfc <memset+0x4>

08009c08 <__cvt>:
 8009c08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c0c:	ec55 4b10 	vmov	r4, r5, d0
 8009c10:	2d00      	cmp	r5, #0
 8009c12:	460e      	mov	r6, r1
 8009c14:	4619      	mov	r1, r3
 8009c16:	462b      	mov	r3, r5
 8009c18:	bfbb      	ittet	lt
 8009c1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009c1e:	461d      	movlt	r5, r3
 8009c20:	2300      	movge	r3, #0
 8009c22:	232d      	movlt	r3, #45	; 0x2d
 8009c24:	700b      	strb	r3, [r1, #0]
 8009c26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009c2c:	4691      	mov	r9, r2
 8009c2e:	f023 0820 	bic.w	r8, r3, #32
 8009c32:	bfbc      	itt	lt
 8009c34:	4622      	movlt	r2, r4
 8009c36:	4614      	movlt	r4, r2
 8009c38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c3c:	d005      	beq.n	8009c4a <__cvt+0x42>
 8009c3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009c42:	d100      	bne.n	8009c46 <__cvt+0x3e>
 8009c44:	3601      	adds	r6, #1
 8009c46:	2102      	movs	r1, #2
 8009c48:	e000      	b.n	8009c4c <__cvt+0x44>
 8009c4a:	2103      	movs	r1, #3
 8009c4c:	ab03      	add	r3, sp, #12
 8009c4e:	9301      	str	r3, [sp, #4]
 8009c50:	ab02      	add	r3, sp, #8
 8009c52:	9300      	str	r3, [sp, #0]
 8009c54:	ec45 4b10 	vmov	d0, r4, r5
 8009c58:	4653      	mov	r3, sl
 8009c5a:	4632      	mov	r2, r6
 8009c5c:	f000 fd00 	bl	800a660 <_dtoa_r>
 8009c60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009c64:	4607      	mov	r7, r0
 8009c66:	d102      	bne.n	8009c6e <__cvt+0x66>
 8009c68:	f019 0f01 	tst.w	r9, #1
 8009c6c:	d022      	beq.n	8009cb4 <__cvt+0xac>
 8009c6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c72:	eb07 0906 	add.w	r9, r7, r6
 8009c76:	d110      	bne.n	8009c9a <__cvt+0x92>
 8009c78:	783b      	ldrb	r3, [r7, #0]
 8009c7a:	2b30      	cmp	r3, #48	; 0x30
 8009c7c:	d10a      	bne.n	8009c94 <__cvt+0x8c>
 8009c7e:	2200      	movs	r2, #0
 8009c80:	2300      	movs	r3, #0
 8009c82:	4620      	mov	r0, r4
 8009c84:	4629      	mov	r1, r5
 8009c86:	f7f6 ff1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c8a:	b918      	cbnz	r0, 8009c94 <__cvt+0x8c>
 8009c8c:	f1c6 0601 	rsb	r6, r6, #1
 8009c90:	f8ca 6000 	str.w	r6, [sl]
 8009c94:	f8da 3000 	ldr.w	r3, [sl]
 8009c98:	4499      	add	r9, r3
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	f7f6 ff11 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ca6:	b108      	cbz	r0, 8009cac <__cvt+0xa4>
 8009ca8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009cac:	2230      	movs	r2, #48	; 0x30
 8009cae:	9b03      	ldr	r3, [sp, #12]
 8009cb0:	454b      	cmp	r3, r9
 8009cb2:	d307      	bcc.n	8009cc4 <__cvt+0xbc>
 8009cb4:	9b03      	ldr	r3, [sp, #12]
 8009cb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009cb8:	1bdb      	subs	r3, r3, r7
 8009cba:	4638      	mov	r0, r7
 8009cbc:	6013      	str	r3, [r2, #0]
 8009cbe:	b004      	add	sp, #16
 8009cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc4:	1c59      	adds	r1, r3, #1
 8009cc6:	9103      	str	r1, [sp, #12]
 8009cc8:	701a      	strb	r2, [r3, #0]
 8009cca:	e7f0      	b.n	8009cae <__cvt+0xa6>

08009ccc <__exponent>:
 8009ccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2900      	cmp	r1, #0
 8009cd2:	bfb8      	it	lt
 8009cd4:	4249      	neglt	r1, r1
 8009cd6:	f803 2b02 	strb.w	r2, [r3], #2
 8009cda:	bfb4      	ite	lt
 8009cdc:	222d      	movlt	r2, #45	; 0x2d
 8009cde:	222b      	movge	r2, #43	; 0x2b
 8009ce0:	2909      	cmp	r1, #9
 8009ce2:	7042      	strb	r2, [r0, #1]
 8009ce4:	dd2a      	ble.n	8009d3c <__exponent+0x70>
 8009ce6:	f10d 0407 	add.w	r4, sp, #7
 8009cea:	46a4      	mov	ip, r4
 8009cec:	270a      	movs	r7, #10
 8009cee:	46a6      	mov	lr, r4
 8009cf0:	460a      	mov	r2, r1
 8009cf2:	fb91 f6f7 	sdiv	r6, r1, r7
 8009cf6:	fb07 1516 	mls	r5, r7, r6, r1
 8009cfa:	3530      	adds	r5, #48	; 0x30
 8009cfc:	2a63      	cmp	r2, #99	; 0x63
 8009cfe:	f104 34ff 	add.w	r4, r4, #4294967295
 8009d02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009d06:	4631      	mov	r1, r6
 8009d08:	dcf1      	bgt.n	8009cee <__exponent+0x22>
 8009d0a:	3130      	adds	r1, #48	; 0x30
 8009d0c:	f1ae 0502 	sub.w	r5, lr, #2
 8009d10:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009d14:	1c44      	adds	r4, r0, #1
 8009d16:	4629      	mov	r1, r5
 8009d18:	4561      	cmp	r1, ip
 8009d1a:	d30a      	bcc.n	8009d32 <__exponent+0x66>
 8009d1c:	f10d 0209 	add.w	r2, sp, #9
 8009d20:	eba2 020e 	sub.w	r2, r2, lr
 8009d24:	4565      	cmp	r5, ip
 8009d26:	bf88      	it	hi
 8009d28:	2200      	movhi	r2, #0
 8009d2a:	4413      	add	r3, r2
 8009d2c:	1a18      	subs	r0, r3, r0
 8009d2e:	b003      	add	sp, #12
 8009d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d36:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009d3a:	e7ed      	b.n	8009d18 <__exponent+0x4c>
 8009d3c:	2330      	movs	r3, #48	; 0x30
 8009d3e:	3130      	adds	r1, #48	; 0x30
 8009d40:	7083      	strb	r3, [r0, #2]
 8009d42:	70c1      	strb	r1, [r0, #3]
 8009d44:	1d03      	adds	r3, r0, #4
 8009d46:	e7f1      	b.n	8009d2c <__exponent+0x60>

08009d48 <_printf_float>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	ed2d 8b02 	vpush	{d8}
 8009d50:	b08d      	sub	sp, #52	; 0x34
 8009d52:	460c      	mov	r4, r1
 8009d54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009d58:	4616      	mov	r6, r2
 8009d5a:	461f      	mov	r7, r3
 8009d5c:	4605      	mov	r5, r0
 8009d5e:	f001 fa6d 	bl	800b23c <_localeconv_r>
 8009d62:	f8d0 a000 	ldr.w	sl, [r0]
 8009d66:	4650      	mov	r0, sl
 8009d68:	f7f6 fa32 	bl	80001d0 <strlen>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	930a      	str	r3, [sp, #40]	; 0x28
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	9305      	str	r3, [sp, #20]
 8009d74:	f8d8 3000 	ldr.w	r3, [r8]
 8009d78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009d7c:	3307      	adds	r3, #7
 8009d7e:	f023 0307 	bic.w	r3, r3, #7
 8009d82:	f103 0208 	add.w	r2, r3, #8
 8009d86:	f8c8 2000 	str.w	r2, [r8]
 8009d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009d92:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009d96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009d9a:	9307      	str	r3, [sp, #28]
 8009d9c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009da0:	ee08 0a10 	vmov	s16, r0
 8009da4:	4b9f      	ldr	r3, [pc, #636]	; (800a024 <_printf_float+0x2dc>)
 8009da6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009daa:	f04f 32ff 	mov.w	r2, #4294967295
 8009dae:	f7f6 febd 	bl	8000b2c <__aeabi_dcmpun>
 8009db2:	bb88      	cbnz	r0, 8009e18 <_printf_float+0xd0>
 8009db4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009db8:	4b9a      	ldr	r3, [pc, #616]	; (800a024 <_printf_float+0x2dc>)
 8009dba:	f04f 32ff 	mov.w	r2, #4294967295
 8009dbe:	f7f6 fe97 	bl	8000af0 <__aeabi_dcmple>
 8009dc2:	bb48      	cbnz	r0, 8009e18 <_printf_float+0xd0>
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	4640      	mov	r0, r8
 8009dca:	4649      	mov	r1, r9
 8009dcc:	f7f6 fe86 	bl	8000adc <__aeabi_dcmplt>
 8009dd0:	b110      	cbz	r0, 8009dd8 <_printf_float+0x90>
 8009dd2:	232d      	movs	r3, #45	; 0x2d
 8009dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dd8:	4b93      	ldr	r3, [pc, #588]	; (800a028 <_printf_float+0x2e0>)
 8009dda:	4894      	ldr	r0, [pc, #592]	; (800a02c <_printf_float+0x2e4>)
 8009ddc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009de0:	bf94      	ite	ls
 8009de2:	4698      	movls	r8, r3
 8009de4:	4680      	movhi	r8, r0
 8009de6:	2303      	movs	r3, #3
 8009de8:	6123      	str	r3, [r4, #16]
 8009dea:	9b05      	ldr	r3, [sp, #20]
 8009dec:	f023 0204 	bic.w	r2, r3, #4
 8009df0:	6022      	str	r2, [r4, #0]
 8009df2:	f04f 0900 	mov.w	r9, #0
 8009df6:	9700      	str	r7, [sp, #0]
 8009df8:	4633      	mov	r3, r6
 8009dfa:	aa0b      	add	r2, sp, #44	; 0x2c
 8009dfc:	4621      	mov	r1, r4
 8009dfe:	4628      	mov	r0, r5
 8009e00:	f000 f9d8 	bl	800a1b4 <_printf_common>
 8009e04:	3001      	adds	r0, #1
 8009e06:	f040 8090 	bne.w	8009f2a <_printf_float+0x1e2>
 8009e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0e:	b00d      	add	sp, #52	; 0x34
 8009e10:	ecbd 8b02 	vpop	{d8}
 8009e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e18:	4642      	mov	r2, r8
 8009e1a:	464b      	mov	r3, r9
 8009e1c:	4640      	mov	r0, r8
 8009e1e:	4649      	mov	r1, r9
 8009e20:	f7f6 fe84 	bl	8000b2c <__aeabi_dcmpun>
 8009e24:	b140      	cbz	r0, 8009e38 <_printf_float+0xf0>
 8009e26:	464b      	mov	r3, r9
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	bfbc      	itt	lt
 8009e2c:	232d      	movlt	r3, #45	; 0x2d
 8009e2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009e32:	487f      	ldr	r0, [pc, #508]	; (800a030 <_printf_float+0x2e8>)
 8009e34:	4b7f      	ldr	r3, [pc, #508]	; (800a034 <_printf_float+0x2ec>)
 8009e36:	e7d1      	b.n	8009ddc <_printf_float+0x94>
 8009e38:	6863      	ldr	r3, [r4, #4]
 8009e3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009e3e:	9206      	str	r2, [sp, #24]
 8009e40:	1c5a      	adds	r2, r3, #1
 8009e42:	d13f      	bne.n	8009ec4 <_printf_float+0x17c>
 8009e44:	2306      	movs	r3, #6
 8009e46:	6063      	str	r3, [r4, #4]
 8009e48:	9b05      	ldr	r3, [sp, #20]
 8009e4a:	6861      	ldr	r1, [r4, #4]
 8009e4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009e50:	2300      	movs	r3, #0
 8009e52:	9303      	str	r3, [sp, #12]
 8009e54:	ab0a      	add	r3, sp, #40	; 0x28
 8009e56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009e5a:	ab09      	add	r3, sp, #36	; 0x24
 8009e5c:	ec49 8b10 	vmov	d0, r8, r9
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	6022      	str	r2, [r4, #0]
 8009e64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009e68:	4628      	mov	r0, r5
 8009e6a:	f7ff fecd 	bl	8009c08 <__cvt>
 8009e6e:	9b06      	ldr	r3, [sp, #24]
 8009e70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e72:	2b47      	cmp	r3, #71	; 0x47
 8009e74:	4680      	mov	r8, r0
 8009e76:	d108      	bne.n	8009e8a <_printf_float+0x142>
 8009e78:	1cc8      	adds	r0, r1, #3
 8009e7a:	db02      	blt.n	8009e82 <_printf_float+0x13a>
 8009e7c:	6863      	ldr	r3, [r4, #4]
 8009e7e:	4299      	cmp	r1, r3
 8009e80:	dd41      	ble.n	8009f06 <_printf_float+0x1be>
 8009e82:	f1ab 0b02 	sub.w	fp, fp, #2
 8009e86:	fa5f fb8b 	uxtb.w	fp, fp
 8009e8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e8e:	d820      	bhi.n	8009ed2 <_printf_float+0x18a>
 8009e90:	3901      	subs	r1, #1
 8009e92:	465a      	mov	r2, fp
 8009e94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009e98:	9109      	str	r1, [sp, #36]	; 0x24
 8009e9a:	f7ff ff17 	bl	8009ccc <__exponent>
 8009e9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ea0:	1813      	adds	r3, r2, r0
 8009ea2:	2a01      	cmp	r2, #1
 8009ea4:	4681      	mov	r9, r0
 8009ea6:	6123      	str	r3, [r4, #16]
 8009ea8:	dc02      	bgt.n	8009eb0 <_printf_float+0x168>
 8009eaa:	6822      	ldr	r2, [r4, #0]
 8009eac:	07d2      	lsls	r2, r2, #31
 8009eae:	d501      	bpl.n	8009eb4 <_printf_float+0x16c>
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	6123      	str	r3, [r4, #16]
 8009eb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d09c      	beq.n	8009df6 <_printf_float+0xae>
 8009ebc:	232d      	movs	r3, #45	; 0x2d
 8009ebe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ec2:	e798      	b.n	8009df6 <_printf_float+0xae>
 8009ec4:	9a06      	ldr	r2, [sp, #24]
 8009ec6:	2a47      	cmp	r2, #71	; 0x47
 8009ec8:	d1be      	bne.n	8009e48 <_printf_float+0x100>
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d1bc      	bne.n	8009e48 <_printf_float+0x100>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e7b9      	b.n	8009e46 <_printf_float+0xfe>
 8009ed2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009ed6:	d118      	bne.n	8009f0a <_printf_float+0x1c2>
 8009ed8:	2900      	cmp	r1, #0
 8009eda:	6863      	ldr	r3, [r4, #4]
 8009edc:	dd0b      	ble.n	8009ef6 <_printf_float+0x1ae>
 8009ede:	6121      	str	r1, [r4, #16]
 8009ee0:	b913      	cbnz	r3, 8009ee8 <_printf_float+0x1a0>
 8009ee2:	6822      	ldr	r2, [r4, #0]
 8009ee4:	07d0      	lsls	r0, r2, #31
 8009ee6:	d502      	bpl.n	8009eee <_printf_float+0x1a6>
 8009ee8:	3301      	adds	r3, #1
 8009eea:	440b      	add	r3, r1
 8009eec:	6123      	str	r3, [r4, #16]
 8009eee:	65a1      	str	r1, [r4, #88]	; 0x58
 8009ef0:	f04f 0900 	mov.w	r9, #0
 8009ef4:	e7de      	b.n	8009eb4 <_printf_float+0x16c>
 8009ef6:	b913      	cbnz	r3, 8009efe <_printf_float+0x1b6>
 8009ef8:	6822      	ldr	r2, [r4, #0]
 8009efa:	07d2      	lsls	r2, r2, #31
 8009efc:	d501      	bpl.n	8009f02 <_printf_float+0x1ba>
 8009efe:	3302      	adds	r3, #2
 8009f00:	e7f4      	b.n	8009eec <_printf_float+0x1a4>
 8009f02:	2301      	movs	r3, #1
 8009f04:	e7f2      	b.n	8009eec <_printf_float+0x1a4>
 8009f06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009f0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f0c:	4299      	cmp	r1, r3
 8009f0e:	db05      	blt.n	8009f1c <_printf_float+0x1d4>
 8009f10:	6823      	ldr	r3, [r4, #0]
 8009f12:	6121      	str	r1, [r4, #16]
 8009f14:	07d8      	lsls	r0, r3, #31
 8009f16:	d5ea      	bpl.n	8009eee <_printf_float+0x1a6>
 8009f18:	1c4b      	adds	r3, r1, #1
 8009f1a:	e7e7      	b.n	8009eec <_printf_float+0x1a4>
 8009f1c:	2900      	cmp	r1, #0
 8009f1e:	bfd4      	ite	le
 8009f20:	f1c1 0202 	rsble	r2, r1, #2
 8009f24:	2201      	movgt	r2, #1
 8009f26:	4413      	add	r3, r2
 8009f28:	e7e0      	b.n	8009eec <_printf_float+0x1a4>
 8009f2a:	6823      	ldr	r3, [r4, #0]
 8009f2c:	055a      	lsls	r2, r3, #21
 8009f2e:	d407      	bmi.n	8009f40 <_printf_float+0x1f8>
 8009f30:	6923      	ldr	r3, [r4, #16]
 8009f32:	4642      	mov	r2, r8
 8009f34:	4631      	mov	r1, r6
 8009f36:	4628      	mov	r0, r5
 8009f38:	47b8      	blx	r7
 8009f3a:	3001      	adds	r0, #1
 8009f3c:	d12c      	bne.n	8009f98 <_printf_float+0x250>
 8009f3e:	e764      	b.n	8009e0a <_printf_float+0xc2>
 8009f40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009f44:	f240 80e0 	bls.w	800a108 <_printf_float+0x3c0>
 8009f48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	2300      	movs	r3, #0
 8009f50:	f7f6 fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f54:	2800      	cmp	r0, #0
 8009f56:	d034      	beq.n	8009fc2 <_printf_float+0x27a>
 8009f58:	4a37      	ldr	r2, [pc, #220]	; (800a038 <_printf_float+0x2f0>)
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	4631      	mov	r1, r6
 8009f5e:	4628      	mov	r0, r5
 8009f60:	47b8      	blx	r7
 8009f62:	3001      	adds	r0, #1
 8009f64:	f43f af51 	beq.w	8009e0a <_printf_float+0xc2>
 8009f68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	db02      	blt.n	8009f76 <_printf_float+0x22e>
 8009f70:	6823      	ldr	r3, [r4, #0]
 8009f72:	07d8      	lsls	r0, r3, #31
 8009f74:	d510      	bpl.n	8009f98 <_printf_float+0x250>
 8009f76:	ee18 3a10 	vmov	r3, s16
 8009f7a:	4652      	mov	r2, sl
 8009f7c:	4631      	mov	r1, r6
 8009f7e:	4628      	mov	r0, r5
 8009f80:	47b8      	blx	r7
 8009f82:	3001      	adds	r0, #1
 8009f84:	f43f af41 	beq.w	8009e0a <_printf_float+0xc2>
 8009f88:	f04f 0800 	mov.w	r8, #0
 8009f8c:	f104 091a 	add.w	r9, r4, #26
 8009f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f92:	3b01      	subs	r3, #1
 8009f94:	4543      	cmp	r3, r8
 8009f96:	dc09      	bgt.n	8009fac <_printf_float+0x264>
 8009f98:	6823      	ldr	r3, [r4, #0]
 8009f9a:	079b      	lsls	r3, r3, #30
 8009f9c:	f100 8105 	bmi.w	800a1aa <_printf_float+0x462>
 8009fa0:	68e0      	ldr	r0, [r4, #12]
 8009fa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fa4:	4298      	cmp	r0, r3
 8009fa6:	bfb8      	it	lt
 8009fa8:	4618      	movlt	r0, r3
 8009faa:	e730      	b.n	8009e0e <_printf_float+0xc6>
 8009fac:	2301      	movs	r3, #1
 8009fae:	464a      	mov	r2, r9
 8009fb0:	4631      	mov	r1, r6
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	47b8      	blx	r7
 8009fb6:	3001      	adds	r0, #1
 8009fb8:	f43f af27 	beq.w	8009e0a <_printf_float+0xc2>
 8009fbc:	f108 0801 	add.w	r8, r8, #1
 8009fc0:	e7e6      	b.n	8009f90 <_printf_float+0x248>
 8009fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	dc39      	bgt.n	800a03c <_printf_float+0x2f4>
 8009fc8:	4a1b      	ldr	r2, [pc, #108]	; (800a038 <_printf_float+0x2f0>)
 8009fca:	2301      	movs	r3, #1
 8009fcc:	4631      	mov	r1, r6
 8009fce:	4628      	mov	r0, r5
 8009fd0:	47b8      	blx	r7
 8009fd2:	3001      	adds	r0, #1
 8009fd4:	f43f af19 	beq.w	8009e0a <_printf_float+0xc2>
 8009fd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	d102      	bne.n	8009fe6 <_printf_float+0x29e>
 8009fe0:	6823      	ldr	r3, [r4, #0]
 8009fe2:	07d9      	lsls	r1, r3, #31
 8009fe4:	d5d8      	bpl.n	8009f98 <_printf_float+0x250>
 8009fe6:	ee18 3a10 	vmov	r3, s16
 8009fea:	4652      	mov	r2, sl
 8009fec:	4631      	mov	r1, r6
 8009fee:	4628      	mov	r0, r5
 8009ff0:	47b8      	blx	r7
 8009ff2:	3001      	adds	r0, #1
 8009ff4:	f43f af09 	beq.w	8009e0a <_printf_float+0xc2>
 8009ff8:	f04f 0900 	mov.w	r9, #0
 8009ffc:	f104 0a1a 	add.w	sl, r4, #26
 800a000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a002:	425b      	negs	r3, r3
 800a004:	454b      	cmp	r3, r9
 800a006:	dc01      	bgt.n	800a00c <_printf_float+0x2c4>
 800a008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a00a:	e792      	b.n	8009f32 <_printf_float+0x1ea>
 800a00c:	2301      	movs	r3, #1
 800a00e:	4652      	mov	r2, sl
 800a010:	4631      	mov	r1, r6
 800a012:	4628      	mov	r0, r5
 800a014:	47b8      	blx	r7
 800a016:	3001      	adds	r0, #1
 800a018:	f43f aef7 	beq.w	8009e0a <_printf_float+0xc2>
 800a01c:	f109 0901 	add.w	r9, r9, #1
 800a020:	e7ee      	b.n	800a000 <_printf_float+0x2b8>
 800a022:	bf00      	nop
 800a024:	7fefffff 	.word	0x7fefffff
 800a028:	0800cde4 	.word	0x0800cde4
 800a02c:	0800cde8 	.word	0x0800cde8
 800a030:	0800cdf0 	.word	0x0800cdf0
 800a034:	0800cdec 	.word	0x0800cdec
 800a038:	0800cdf4 	.word	0x0800cdf4
 800a03c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a03e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a040:	429a      	cmp	r2, r3
 800a042:	bfa8      	it	ge
 800a044:	461a      	movge	r2, r3
 800a046:	2a00      	cmp	r2, #0
 800a048:	4691      	mov	r9, r2
 800a04a:	dc37      	bgt.n	800a0bc <_printf_float+0x374>
 800a04c:	f04f 0b00 	mov.w	fp, #0
 800a050:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a054:	f104 021a 	add.w	r2, r4, #26
 800a058:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a05a:	9305      	str	r3, [sp, #20]
 800a05c:	eba3 0309 	sub.w	r3, r3, r9
 800a060:	455b      	cmp	r3, fp
 800a062:	dc33      	bgt.n	800a0cc <_printf_float+0x384>
 800a064:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a068:	429a      	cmp	r2, r3
 800a06a:	db3b      	blt.n	800a0e4 <_printf_float+0x39c>
 800a06c:	6823      	ldr	r3, [r4, #0]
 800a06e:	07da      	lsls	r2, r3, #31
 800a070:	d438      	bmi.n	800a0e4 <_printf_float+0x39c>
 800a072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a074:	9a05      	ldr	r2, [sp, #20]
 800a076:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a078:	1a9a      	subs	r2, r3, r2
 800a07a:	eba3 0901 	sub.w	r9, r3, r1
 800a07e:	4591      	cmp	r9, r2
 800a080:	bfa8      	it	ge
 800a082:	4691      	movge	r9, r2
 800a084:	f1b9 0f00 	cmp.w	r9, #0
 800a088:	dc35      	bgt.n	800a0f6 <_printf_float+0x3ae>
 800a08a:	f04f 0800 	mov.w	r8, #0
 800a08e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a092:	f104 0a1a 	add.w	sl, r4, #26
 800a096:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a09a:	1a9b      	subs	r3, r3, r2
 800a09c:	eba3 0309 	sub.w	r3, r3, r9
 800a0a0:	4543      	cmp	r3, r8
 800a0a2:	f77f af79 	ble.w	8009f98 <_printf_float+0x250>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	4652      	mov	r2, sl
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f aeaa 	beq.w	8009e0a <_printf_float+0xc2>
 800a0b6:	f108 0801 	add.w	r8, r8, #1
 800a0ba:	e7ec      	b.n	800a096 <_printf_float+0x34e>
 800a0bc:	4613      	mov	r3, r2
 800a0be:	4631      	mov	r1, r6
 800a0c0:	4642      	mov	r2, r8
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	47b8      	blx	r7
 800a0c6:	3001      	adds	r0, #1
 800a0c8:	d1c0      	bne.n	800a04c <_printf_float+0x304>
 800a0ca:	e69e      	b.n	8009e0a <_printf_float+0xc2>
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	4631      	mov	r1, r6
 800a0d0:	4628      	mov	r0, r5
 800a0d2:	9205      	str	r2, [sp, #20]
 800a0d4:	47b8      	blx	r7
 800a0d6:	3001      	adds	r0, #1
 800a0d8:	f43f ae97 	beq.w	8009e0a <_printf_float+0xc2>
 800a0dc:	9a05      	ldr	r2, [sp, #20]
 800a0de:	f10b 0b01 	add.w	fp, fp, #1
 800a0e2:	e7b9      	b.n	800a058 <_printf_float+0x310>
 800a0e4:	ee18 3a10 	vmov	r3, s16
 800a0e8:	4652      	mov	r2, sl
 800a0ea:	4631      	mov	r1, r6
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b8      	blx	r7
 800a0f0:	3001      	adds	r0, #1
 800a0f2:	d1be      	bne.n	800a072 <_printf_float+0x32a>
 800a0f4:	e689      	b.n	8009e0a <_printf_float+0xc2>
 800a0f6:	9a05      	ldr	r2, [sp, #20]
 800a0f8:	464b      	mov	r3, r9
 800a0fa:	4442      	add	r2, r8
 800a0fc:	4631      	mov	r1, r6
 800a0fe:	4628      	mov	r0, r5
 800a100:	47b8      	blx	r7
 800a102:	3001      	adds	r0, #1
 800a104:	d1c1      	bne.n	800a08a <_printf_float+0x342>
 800a106:	e680      	b.n	8009e0a <_printf_float+0xc2>
 800a108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a10a:	2a01      	cmp	r2, #1
 800a10c:	dc01      	bgt.n	800a112 <_printf_float+0x3ca>
 800a10e:	07db      	lsls	r3, r3, #31
 800a110:	d538      	bpl.n	800a184 <_printf_float+0x43c>
 800a112:	2301      	movs	r3, #1
 800a114:	4642      	mov	r2, r8
 800a116:	4631      	mov	r1, r6
 800a118:	4628      	mov	r0, r5
 800a11a:	47b8      	blx	r7
 800a11c:	3001      	adds	r0, #1
 800a11e:	f43f ae74 	beq.w	8009e0a <_printf_float+0xc2>
 800a122:	ee18 3a10 	vmov	r3, s16
 800a126:	4652      	mov	r2, sl
 800a128:	4631      	mov	r1, r6
 800a12a:	4628      	mov	r0, r5
 800a12c:	47b8      	blx	r7
 800a12e:	3001      	adds	r0, #1
 800a130:	f43f ae6b 	beq.w	8009e0a <_printf_float+0xc2>
 800a134:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a138:	2200      	movs	r2, #0
 800a13a:	2300      	movs	r3, #0
 800a13c:	f7f6 fcc4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a140:	b9d8      	cbnz	r0, 800a17a <_printf_float+0x432>
 800a142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a144:	f108 0201 	add.w	r2, r8, #1
 800a148:	3b01      	subs	r3, #1
 800a14a:	4631      	mov	r1, r6
 800a14c:	4628      	mov	r0, r5
 800a14e:	47b8      	blx	r7
 800a150:	3001      	adds	r0, #1
 800a152:	d10e      	bne.n	800a172 <_printf_float+0x42a>
 800a154:	e659      	b.n	8009e0a <_printf_float+0xc2>
 800a156:	2301      	movs	r3, #1
 800a158:	4652      	mov	r2, sl
 800a15a:	4631      	mov	r1, r6
 800a15c:	4628      	mov	r0, r5
 800a15e:	47b8      	blx	r7
 800a160:	3001      	adds	r0, #1
 800a162:	f43f ae52 	beq.w	8009e0a <_printf_float+0xc2>
 800a166:	f108 0801 	add.w	r8, r8, #1
 800a16a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a16c:	3b01      	subs	r3, #1
 800a16e:	4543      	cmp	r3, r8
 800a170:	dcf1      	bgt.n	800a156 <_printf_float+0x40e>
 800a172:	464b      	mov	r3, r9
 800a174:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a178:	e6dc      	b.n	8009f34 <_printf_float+0x1ec>
 800a17a:	f04f 0800 	mov.w	r8, #0
 800a17e:	f104 0a1a 	add.w	sl, r4, #26
 800a182:	e7f2      	b.n	800a16a <_printf_float+0x422>
 800a184:	2301      	movs	r3, #1
 800a186:	4642      	mov	r2, r8
 800a188:	e7df      	b.n	800a14a <_printf_float+0x402>
 800a18a:	2301      	movs	r3, #1
 800a18c:	464a      	mov	r2, r9
 800a18e:	4631      	mov	r1, r6
 800a190:	4628      	mov	r0, r5
 800a192:	47b8      	blx	r7
 800a194:	3001      	adds	r0, #1
 800a196:	f43f ae38 	beq.w	8009e0a <_printf_float+0xc2>
 800a19a:	f108 0801 	add.w	r8, r8, #1
 800a19e:	68e3      	ldr	r3, [r4, #12]
 800a1a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1a2:	1a5b      	subs	r3, r3, r1
 800a1a4:	4543      	cmp	r3, r8
 800a1a6:	dcf0      	bgt.n	800a18a <_printf_float+0x442>
 800a1a8:	e6fa      	b.n	8009fa0 <_printf_float+0x258>
 800a1aa:	f04f 0800 	mov.w	r8, #0
 800a1ae:	f104 0919 	add.w	r9, r4, #25
 800a1b2:	e7f4      	b.n	800a19e <_printf_float+0x456>

0800a1b4 <_printf_common>:
 800a1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b8:	4616      	mov	r6, r2
 800a1ba:	4699      	mov	r9, r3
 800a1bc:	688a      	ldr	r2, [r1, #8]
 800a1be:	690b      	ldr	r3, [r1, #16]
 800a1c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	bfb8      	it	lt
 800a1c8:	4613      	movlt	r3, r2
 800a1ca:	6033      	str	r3, [r6, #0]
 800a1cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a1d0:	4607      	mov	r7, r0
 800a1d2:	460c      	mov	r4, r1
 800a1d4:	b10a      	cbz	r2, 800a1da <_printf_common+0x26>
 800a1d6:	3301      	adds	r3, #1
 800a1d8:	6033      	str	r3, [r6, #0]
 800a1da:	6823      	ldr	r3, [r4, #0]
 800a1dc:	0699      	lsls	r1, r3, #26
 800a1de:	bf42      	ittt	mi
 800a1e0:	6833      	ldrmi	r3, [r6, #0]
 800a1e2:	3302      	addmi	r3, #2
 800a1e4:	6033      	strmi	r3, [r6, #0]
 800a1e6:	6825      	ldr	r5, [r4, #0]
 800a1e8:	f015 0506 	ands.w	r5, r5, #6
 800a1ec:	d106      	bne.n	800a1fc <_printf_common+0x48>
 800a1ee:	f104 0a19 	add.w	sl, r4, #25
 800a1f2:	68e3      	ldr	r3, [r4, #12]
 800a1f4:	6832      	ldr	r2, [r6, #0]
 800a1f6:	1a9b      	subs	r3, r3, r2
 800a1f8:	42ab      	cmp	r3, r5
 800a1fa:	dc26      	bgt.n	800a24a <_printf_common+0x96>
 800a1fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a200:	1e13      	subs	r3, r2, #0
 800a202:	6822      	ldr	r2, [r4, #0]
 800a204:	bf18      	it	ne
 800a206:	2301      	movne	r3, #1
 800a208:	0692      	lsls	r2, r2, #26
 800a20a:	d42b      	bmi.n	800a264 <_printf_common+0xb0>
 800a20c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a210:	4649      	mov	r1, r9
 800a212:	4638      	mov	r0, r7
 800a214:	47c0      	blx	r8
 800a216:	3001      	adds	r0, #1
 800a218:	d01e      	beq.n	800a258 <_printf_common+0xa4>
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	68e5      	ldr	r5, [r4, #12]
 800a21e:	6832      	ldr	r2, [r6, #0]
 800a220:	f003 0306 	and.w	r3, r3, #6
 800a224:	2b04      	cmp	r3, #4
 800a226:	bf08      	it	eq
 800a228:	1aad      	subeq	r5, r5, r2
 800a22a:	68a3      	ldr	r3, [r4, #8]
 800a22c:	6922      	ldr	r2, [r4, #16]
 800a22e:	bf0c      	ite	eq
 800a230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a234:	2500      	movne	r5, #0
 800a236:	4293      	cmp	r3, r2
 800a238:	bfc4      	itt	gt
 800a23a:	1a9b      	subgt	r3, r3, r2
 800a23c:	18ed      	addgt	r5, r5, r3
 800a23e:	2600      	movs	r6, #0
 800a240:	341a      	adds	r4, #26
 800a242:	42b5      	cmp	r5, r6
 800a244:	d11a      	bne.n	800a27c <_printf_common+0xc8>
 800a246:	2000      	movs	r0, #0
 800a248:	e008      	b.n	800a25c <_printf_common+0xa8>
 800a24a:	2301      	movs	r3, #1
 800a24c:	4652      	mov	r2, sl
 800a24e:	4649      	mov	r1, r9
 800a250:	4638      	mov	r0, r7
 800a252:	47c0      	blx	r8
 800a254:	3001      	adds	r0, #1
 800a256:	d103      	bne.n	800a260 <_printf_common+0xac>
 800a258:	f04f 30ff 	mov.w	r0, #4294967295
 800a25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a260:	3501      	adds	r5, #1
 800a262:	e7c6      	b.n	800a1f2 <_printf_common+0x3e>
 800a264:	18e1      	adds	r1, r4, r3
 800a266:	1c5a      	adds	r2, r3, #1
 800a268:	2030      	movs	r0, #48	; 0x30
 800a26a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a26e:	4422      	add	r2, r4
 800a270:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a274:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a278:	3302      	adds	r3, #2
 800a27a:	e7c7      	b.n	800a20c <_printf_common+0x58>
 800a27c:	2301      	movs	r3, #1
 800a27e:	4622      	mov	r2, r4
 800a280:	4649      	mov	r1, r9
 800a282:	4638      	mov	r0, r7
 800a284:	47c0      	blx	r8
 800a286:	3001      	adds	r0, #1
 800a288:	d0e6      	beq.n	800a258 <_printf_common+0xa4>
 800a28a:	3601      	adds	r6, #1
 800a28c:	e7d9      	b.n	800a242 <_printf_common+0x8e>
	...

0800a290 <_printf_i>:
 800a290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a294:	7e0f      	ldrb	r7, [r1, #24]
 800a296:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a298:	2f78      	cmp	r7, #120	; 0x78
 800a29a:	4691      	mov	r9, r2
 800a29c:	4680      	mov	r8, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	469a      	mov	sl, r3
 800a2a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a2a6:	d807      	bhi.n	800a2b8 <_printf_i+0x28>
 800a2a8:	2f62      	cmp	r7, #98	; 0x62
 800a2aa:	d80a      	bhi.n	800a2c2 <_printf_i+0x32>
 800a2ac:	2f00      	cmp	r7, #0
 800a2ae:	f000 80d8 	beq.w	800a462 <_printf_i+0x1d2>
 800a2b2:	2f58      	cmp	r7, #88	; 0x58
 800a2b4:	f000 80a3 	beq.w	800a3fe <_printf_i+0x16e>
 800a2b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a2c0:	e03a      	b.n	800a338 <_printf_i+0xa8>
 800a2c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a2c6:	2b15      	cmp	r3, #21
 800a2c8:	d8f6      	bhi.n	800a2b8 <_printf_i+0x28>
 800a2ca:	a101      	add	r1, pc, #4	; (adr r1, 800a2d0 <_printf_i+0x40>)
 800a2cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2d0:	0800a329 	.word	0x0800a329
 800a2d4:	0800a33d 	.word	0x0800a33d
 800a2d8:	0800a2b9 	.word	0x0800a2b9
 800a2dc:	0800a2b9 	.word	0x0800a2b9
 800a2e0:	0800a2b9 	.word	0x0800a2b9
 800a2e4:	0800a2b9 	.word	0x0800a2b9
 800a2e8:	0800a33d 	.word	0x0800a33d
 800a2ec:	0800a2b9 	.word	0x0800a2b9
 800a2f0:	0800a2b9 	.word	0x0800a2b9
 800a2f4:	0800a2b9 	.word	0x0800a2b9
 800a2f8:	0800a2b9 	.word	0x0800a2b9
 800a2fc:	0800a449 	.word	0x0800a449
 800a300:	0800a36d 	.word	0x0800a36d
 800a304:	0800a42b 	.word	0x0800a42b
 800a308:	0800a2b9 	.word	0x0800a2b9
 800a30c:	0800a2b9 	.word	0x0800a2b9
 800a310:	0800a46b 	.word	0x0800a46b
 800a314:	0800a2b9 	.word	0x0800a2b9
 800a318:	0800a36d 	.word	0x0800a36d
 800a31c:	0800a2b9 	.word	0x0800a2b9
 800a320:	0800a2b9 	.word	0x0800a2b9
 800a324:	0800a433 	.word	0x0800a433
 800a328:	682b      	ldr	r3, [r5, #0]
 800a32a:	1d1a      	adds	r2, r3, #4
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	602a      	str	r2, [r5, #0]
 800a330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a334:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a338:	2301      	movs	r3, #1
 800a33a:	e0a3      	b.n	800a484 <_printf_i+0x1f4>
 800a33c:	6820      	ldr	r0, [r4, #0]
 800a33e:	6829      	ldr	r1, [r5, #0]
 800a340:	0606      	lsls	r6, r0, #24
 800a342:	f101 0304 	add.w	r3, r1, #4
 800a346:	d50a      	bpl.n	800a35e <_printf_i+0xce>
 800a348:	680e      	ldr	r6, [r1, #0]
 800a34a:	602b      	str	r3, [r5, #0]
 800a34c:	2e00      	cmp	r6, #0
 800a34e:	da03      	bge.n	800a358 <_printf_i+0xc8>
 800a350:	232d      	movs	r3, #45	; 0x2d
 800a352:	4276      	negs	r6, r6
 800a354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a358:	485e      	ldr	r0, [pc, #376]	; (800a4d4 <_printf_i+0x244>)
 800a35a:	230a      	movs	r3, #10
 800a35c:	e019      	b.n	800a392 <_printf_i+0x102>
 800a35e:	680e      	ldr	r6, [r1, #0]
 800a360:	602b      	str	r3, [r5, #0]
 800a362:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a366:	bf18      	it	ne
 800a368:	b236      	sxthne	r6, r6
 800a36a:	e7ef      	b.n	800a34c <_printf_i+0xbc>
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	6820      	ldr	r0, [r4, #0]
 800a370:	1d19      	adds	r1, r3, #4
 800a372:	6029      	str	r1, [r5, #0]
 800a374:	0601      	lsls	r1, r0, #24
 800a376:	d501      	bpl.n	800a37c <_printf_i+0xec>
 800a378:	681e      	ldr	r6, [r3, #0]
 800a37a:	e002      	b.n	800a382 <_printf_i+0xf2>
 800a37c:	0646      	lsls	r6, r0, #25
 800a37e:	d5fb      	bpl.n	800a378 <_printf_i+0xe8>
 800a380:	881e      	ldrh	r6, [r3, #0]
 800a382:	4854      	ldr	r0, [pc, #336]	; (800a4d4 <_printf_i+0x244>)
 800a384:	2f6f      	cmp	r7, #111	; 0x6f
 800a386:	bf0c      	ite	eq
 800a388:	2308      	moveq	r3, #8
 800a38a:	230a      	movne	r3, #10
 800a38c:	2100      	movs	r1, #0
 800a38e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a392:	6865      	ldr	r5, [r4, #4]
 800a394:	60a5      	str	r5, [r4, #8]
 800a396:	2d00      	cmp	r5, #0
 800a398:	bfa2      	ittt	ge
 800a39a:	6821      	ldrge	r1, [r4, #0]
 800a39c:	f021 0104 	bicge.w	r1, r1, #4
 800a3a0:	6021      	strge	r1, [r4, #0]
 800a3a2:	b90e      	cbnz	r6, 800a3a8 <_printf_i+0x118>
 800a3a4:	2d00      	cmp	r5, #0
 800a3a6:	d04d      	beq.n	800a444 <_printf_i+0x1b4>
 800a3a8:	4615      	mov	r5, r2
 800a3aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800a3ae:	fb03 6711 	mls	r7, r3, r1, r6
 800a3b2:	5dc7      	ldrb	r7, [r0, r7]
 800a3b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a3b8:	4637      	mov	r7, r6
 800a3ba:	42bb      	cmp	r3, r7
 800a3bc:	460e      	mov	r6, r1
 800a3be:	d9f4      	bls.n	800a3aa <_printf_i+0x11a>
 800a3c0:	2b08      	cmp	r3, #8
 800a3c2:	d10b      	bne.n	800a3dc <_printf_i+0x14c>
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	07de      	lsls	r6, r3, #31
 800a3c8:	d508      	bpl.n	800a3dc <_printf_i+0x14c>
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	6861      	ldr	r1, [r4, #4]
 800a3ce:	4299      	cmp	r1, r3
 800a3d0:	bfde      	ittt	le
 800a3d2:	2330      	movle	r3, #48	; 0x30
 800a3d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a3d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a3dc:	1b52      	subs	r2, r2, r5
 800a3de:	6122      	str	r2, [r4, #16]
 800a3e0:	f8cd a000 	str.w	sl, [sp]
 800a3e4:	464b      	mov	r3, r9
 800a3e6:	aa03      	add	r2, sp, #12
 800a3e8:	4621      	mov	r1, r4
 800a3ea:	4640      	mov	r0, r8
 800a3ec:	f7ff fee2 	bl	800a1b4 <_printf_common>
 800a3f0:	3001      	adds	r0, #1
 800a3f2:	d14c      	bne.n	800a48e <_printf_i+0x1fe>
 800a3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f8:	b004      	add	sp, #16
 800a3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3fe:	4835      	ldr	r0, [pc, #212]	; (800a4d4 <_printf_i+0x244>)
 800a400:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a404:	6829      	ldr	r1, [r5, #0]
 800a406:	6823      	ldr	r3, [r4, #0]
 800a408:	f851 6b04 	ldr.w	r6, [r1], #4
 800a40c:	6029      	str	r1, [r5, #0]
 800a40e:	061d      	lsls	r5, r3, #24
 800a410:	d514      	bpl.n	800a43c <_printf_i+0x1ac>
 800a412:	07df      	lsls	r7, r3, #31
 800a414:	bf44      	itt	mi
 800a416:	f043 0320 	orrmi.w	r3, r3, #32
 800a41a:	6023      	strmi	r3, [r4, #0]
 800a41c:	b91e      	cbnz	r6, 800a426 <_printf_i+0x196>
 800a41e:	6823      	ldr	r3, [r4, #0]
 800a420:	f023 0320 	bic.w	r3, r3, #32
 800a424:	6023      	str	r3, [r4, #0]
 800a426:	2310      	movs	r3, #16
 800a428:	e7b0      	b.n	800a38c <_printf_i+0xfc>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	f043 0320 	orr.w	r3, r3, #32
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	2378      	movs	r3, #120	; 0x78
 800a434:	4828      	ldr	r0, [pc, #160]	; (800a4d8 <_printf_i+0x248>)
 800a436:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a43a:	e7e3      	b.n	800a404 <_printf_i+0x174>
 800a43c:	0659      	lsls	r1, r3, #25
 800a43e:	bf48      	it	mi
 800a440:	b2b6      	uxthmi	r6, r6
 800a442:	e7e6      	b.n	800a412 <_printf_i+0x182>
 800a444:	4615      	mov	r5, r2
 800a446:	e7bb      	b.n	800a3c0 <_printf_i+0x130>
 800a448:	682b      	ldr	r3, [r5, #0]
 800a44a:	6826      	ldr	r6, [r4, #0]
 800a44c:	6961      	ldr	r1, [r4, #20]
 800a44e:	1d18      	adds	r0, r3, #4
 800a450:	6028      	str	r0, [r5, #0]
 800a452:	0635      	lsls	r5, r6, #24
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	d501      	bpl.n	800a45c <_printf_i+0x1cc>
 800a458:	6019      	str	r1, [r3, #0]
 800a45a:	e002      	b.n	800a462 <_printf_i+0x1d2>
 800a45c:	0670      	lsls	r0, r6, #25
 800a45e:	d5fb      	bpl.n	800a458 <_printf_i+0x1c8>
 800a460:	8019      	strh	r1, [r3, #0]
 800a462:	2300      	movs	r3, #0
 800a464:	6123      	str	r3, [r4, #16]
 800a466:	4615      	mov	r5, r2
 800a468:	e7ba      	b.n	800a3e0 <_printf_i+0x150>
 800a46a:	682b      	ldr	r3, [r5, #0]
 800a46c:	1d1a      	adds	r2, r3, #4
 800a46e:	602a      	str	r2, [r5, #0]
 800a470:	681d      	ldr	r5, [r3, #0]
 800a472:	6862      	ldr	r2, [r4, #4]
 800a474:	2100      	movs	r1, #0
 800a476:	4628      	mov	r0, r5
 800a478:	f7f5 feb2 	bl	80001e0 <memchr>
 800a47c:	b108      	cbz	r0, 800a482 <_printf_i+0x1f2>
 800a47e:	1b40      	subs	r0, r0, r5
 800a480:	6060      	str	r0, [r4, #4]
 800a482:	6863      	ldr	r3, [r4, #4]
 800a484:	6123      	str	r3, [r4, #16]
 800a486:	2300      	movs	r3, #0
 800a488:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a48c:	e7a8      	b.n	800a3e0 <_printf_i+0x150>
 800a48e:	6923      	ldr	r3, [r4, #16]
 800a490:	462a      	mov	r2, r5
 800a492:	4649      	mov	r1, r9
 800a494:	4640      	mov	r0, r8
 800a496:	47d0      	blx	sl
 800a498:	3001      	adds	r0, #1
 800a49a:	d0ab      	beq.n	800a3f4 <_printf_i+0x164>
 800a49c:	6823      	ldr	r3, [r4, #0]
 800a49e:	079b      	lsls	r3, r3, #30
 800a4a0:	d413      	bmi.n	800a4ca <_printf_i+0x23a>
 800a4a2:	68e0      	ldr	r0, [r4, #12]
 800a4a4:	9b03      	ldr	r3, [sp, #12]
 800a4a6:	4298      	cmp	r0, r3
 800a4a8:	bfb8      	it	lt
 800a4aa:	4618      	movlt	r0, r3
 800a4ac:	e7a4      	b.n	800a3f8 <_printf_i+0x168>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	4632      	mov	r2, r6
 800a4b2:	4649      	mov	r1, r9
 800a4b4:	4640      	mov	r0, r8
 800a4b6:	47d0      	blx	sl
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d09b      	beq.n	800a3f4 <_printf_i+0x164>
 800a4bc:	3501      	adds	r5, #1
 800a4be:	68e3      	ldr	r3, [r4, #12]
 800a4c0:	9903      	ldr	r1, [sp, #12]
 800a4c2:	1a5b      	subs	r3, r3, r1
 800a4c4:	42ab      	cmp	r3, r5
 800a4c6:	dcf2      	bgt.n	800a4ae <_printf_i+0x21e>
 800a4c8:	e7eb      	b.n	800a4a2 <_printf_i+0x212>
 800a4ca:	2500      	movs	r5, #0
 800a4cc:	f104 0619 	add.w	r6, r4, #25
 800a4d0:	e7f5      	b.n	800a4be <_printf_i+0x22e>
 800a4d2:	bf00      	nop
 800a4d4:	0800cdf6 	.word	0x0800cdf6
 800a4d8:	0800ce07 	.word	0x0800ce07

0800a4dc <sniprintf>:
 800a4dc:	b40c      	push	{r2, r3}
 800a4de:	b530      	push	{r4, r5, lr}
 800a4e0:	4b17      	ldr	r3, [pc, #92]	; (800a540 <sniprintf+0x64>)
 800a4e2:	1e0c      	subs	r4, r1, #0
 800a4e4:	681d      	ldr	r5, [r3, #0]
 800a4e6:	b09d      	sub	sp, #116	; 0x74
 800a4e8:	da08      	bge.n	800a4fc <sniprintf+0x20>
 800a4ea:	238b      	movs	r3, #139	; 0x8b
 800a4ec:	602b      	str	r3, [r5, #0]
 800a4ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f2:	b01d      	add	sp, #116	; 0x74
 800a4f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4f8:	b002      	add	sp, #8
 800a4fa:	4770      	bx	lr
 800a4fc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a500:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a504:	bf14      	ite	ne
 800a506:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a50a:	4623      	moveq	r3, r4
 800a50c:	9304      	str	r3, [sp, #16]
 800a50e:	9307      	str	r3, [sp, #28]
 800a510:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a514:	9002      	str	r0, [sp, #8]
 800a516:	9006      	str	r0, [sp, #24]
 800a518:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a51c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a51e:	ab21      	add	r3, sp, #132	; 0x84
 800a520:	a902      	add	r1, sp, #8
 800a522:	4628      	mov	r0, r5
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	f001 fb6b 	bl	800bc00 <_svfiprintf_r>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	bfbc      	itt	lt
 800a52e:	238b      	movlt	r3, #139	; 0x8b
 800a530:	602b      	strlt	r3, [r5, #0]
 800a532:	2c00      	cmp	r4, #0
 800a534:	d0dd      	beq.n	800a4f2 <sniprintf+0x16>
 800a536:	9b02      	ldr	r3, [sp, #8]
 800a538:	2200      	movs	r2, #0
 800a53a:	701a      	strb	r2, [r3, #0]
 800a53c:	e7d9      	b.n	800a4f2 <sniprintf+0x16>
 800a53e:	bf00      	nop
 800a540:	20000034 	.word	0x20000034

0800a544 <quorem>:
 800a544:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a548:	6903      	ldr	r3, [r0, #16]
 800a54a:	690c      	ldr	r4, [r1, #16]
 800a54c:	42a3      	cmp	r3, r4
 800a54e:	4607      	mov	r7, r0
 800a550:	f2c0 8081 	blt.w	800a656 <quorem+0x112>
 800a554:	3c01      	subs	r4, #1
 800a556:	f101 0814 	add.w	r8, r1, #20
 800a55a:	f100 0514 	add.w	r5, r0, #20
 800a55e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a562:	9301      	str	r3, [sp, #4]
 800a564:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a56c:	3301      	adds	r3, #1
 800a56e:	429a      	cmp	r2, r3
 800a570:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a574:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a578:	fbb2 f6f3 	udiv	r6, r2, r3
 800a57c:	d331      	bcc.n	800a5e2 <quorem+0x9e>
 800a57e:	f04f 0e00 	mov.w	lr, #0
 800a582:	4640      	mov	r0, r8
 800a584:	46ac      	mov	ip, r5
 800a586:	46f2      	mov	sl, lr
 800a588:	f850 2b04 	ldr.w	r2, [r0], #4
 800a58c:	b293      	uxth	r3, r2
 800a58e:	fb06 e303 	mla	r3, r6, r3, lr
 800a592:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a596:	b29b      	uxth	r3, r3
 800a598:	ebaa 0303 	sub.w	r3, sl, r3
 800a59c:	f8dc a000 	ldr.w	sl, [ip]
 800a5a0:	0c12      	lsrs	r2, r2, #16
 800a5a2:	fa13 f38a 	uxtah	r3, r3, sl
 800a5a6:	fb06 e202 	mla	r2, r6, r2, lr
 800a5aa:	9300      	str	r3, [sp, #0]
 800a5ac:	9b00      	ldr	r3, [sp, #0]
 800a5ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a5b2:	b292      	uxth	r2, r2
 800a5b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a5b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a5bc:	f8bd 3000 	ldrh.w	r3, [sp]
 800a5c0:	4581      	cmp	r9, r0
 800a5c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5c6:	f84c 3b04 	str.w	r3, [ip], #4
 800a5ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a5ce:	d2db      	bcs.n	800a588 <quorem+0x44>
 800a5d0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a5d4:	b92b      	cbnz	r3, 800a5e2 <quorem+0x9e>
 800a5d6:	9b01      	ldr	r3, [sp, #4]
 800a5d8:	3b04      	subs	r3, #4
 800a5da:	429d      	cmp	r5, r3
 800a5dc:	461a      	mov	r2, r3
 800a5de:	d32e      	bcc.n	800a63e <quorem+0xfa>
 800a5e0:	613c      	str	r4, [r7, #16]
 800a5e2:	4638      	mov	r0, r7
 800a5e4:	f001 f8b8 	bl	800b758 <__mcmp>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	db24      	blt.n	800a636 <quorem+0xf2>
 800a5ec:	3601      	adds	r6, #1
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	f04f 0c00 	mov.w	ip, #0
 800a5f4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a5f8:	f8d0 e000 	ldr.w	lr, [r0]
 800a5fc:	b293      	uxth	r3, r2
 800a5fe:	ebac 0303 	sub.w	r3, ip, r3
 800a602:	0c12      	lsrs	r2, r2, #16
 800a604:	fa13 f38e 	uxtah	r3, r3, lr
 800a608:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a60c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a610:	b29b      	uxth	r3, r3
 800a612:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a616:	45c1      	cmp	r9, r8
 800a618:	f840 3b04 	str.w	r3, [r0], #4
 800a61c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a620:	d2e8      	bcs.n	800a5f4 <quorem+0xb0>
 800a622:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a626:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a62a:	b922      	cbnz	r2, 800a636 <quorem+0xf2>
 800a62c:	3b04      	subs	r3, #4
 800a62e:	429d      	cmp	r5, r3
 800a630:	461a      	mov	r2, r3
 800a632:	d30a      	bcc.n	800a64a <quorem+0x106>
 800a634:	613c      	str	r4, [r7, #16]
 800a636:	4630      	mov	r0, r6
 800a638:	b003      	add	sp, #12
 800a63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63e:	6812      	ldr	r2, [r2, #0]
 800a640:	3b04      	subs	r3, #4
 800a642:	2a00      	cmp	r2, #0
 800a644:	d1cc      	bne.n	800a5e0 <quorem+0x9c>
 800a646:	3c01      	subs	r4, #1
 800a648:	e7c7      	b.n	800a5da <quorem+0x96>
 800a64a:	6812      	ldr	r2, [r2, #0]
 800a64c:	3b04      	subs	r3, #4
 800a64e:	2a00      	cmp	r2, #0
 800a650:	d1f0      	bne.n	800a634 <quorem+0xf0>
 800a652:	3c01      	subs	r4, #1
 800a654:	e7eb      	b.n	800a62e <quorem+0xea>
 800a656:	2000      	movs	r0, #0
 800a658:	e7ee      	b.n	800a638 <quorem+0xf4>
 800a65a:	0000      	movs	r0, r0
 800a65c:	0000      	movs	r0, r0
	...

0800a660 <_dtoa_r>:
 800a660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a664:	ed2d 8b04 	vpush	{d8-d9}
 800a668:	ec57 6b10 	vmov	r6, r7, d0
 800a66c:	b093      	sub	sp, #76	; 0x4c
 800a66e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a670:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a674:	9106      	str	r1, [sp, #24]
 800a676:	ee10 aa10 	vmov	sl, s0
 800a67a:	4604      	mov	r4, r0
 800a67c:	9209      	str	r2, [sp, #36]	; 0x24
 800a67e:	930c      	str	r3, [sp, #48]	; 0x30
 800a680:	46bb      	mov	fp, r7
 800a682:	b975      	cbnz	r5, 800a6a2 <_dtoa_r+0x42>
 800a684:	2010      	movs	r0, #16
 800a686:	f000 fddd 	bl	800b244 <malloc>
 800a68a:	4602      	mov	r2, r0
 800a68c:	6260      	str	r0, [r4, #36]	; 0x24
 800a68e:	b920      	cbnz	r0, 800a69a <_dtoa_r+0x3a>
 800a690:	4ba7      	ldr	r3, [pc, #668]	; (800a930 <_dtoa_r+0x2d0>)
 800a692:	21ea      	movs	r1, #234	; 0xea
 800a694:	48a7      	ldr	r0, [pc, #668]	; (800a934 <_dtoa_r+0x2d4>)
 800a696:	f001 fbc3 	bl	800be20 <__assert_func>
 800a69a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a69e:	6005      	str	r5, [r0, #0]
 800a6a0:	60c5      	str	r5, [r0, #12]
 800a6a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6a4:	6819      	ldr	r1, [r3, #0]
 800a6a6:	b151      	cbz	r1, 800a6be <_dtoa_r+0x5e>
 800a6a8:	685a      	ldr	r2, [r3, #4]
 800a6aa:	604a      	str	r2, [r1, #4]
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	4093      	lsls	r3, r2
 800a6b0:	608b      	str	r3, [r1, #8]
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	f000 fe0e 	bl	800b2d4 <_Bfree>
 800a6b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	601a      	str	r2, [r3, #0]
 800a6be:	1e3b      	subs	r3, r7, #0
 800a6c0:	bfaa      	itet	ge
 800a6c2:	2300      	movge	r3, #0
 800a6c4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a6c8:	f8c8 3000 	strge.w	r3, [r8]
 800a6cc:	4b9a      	ldr	r3, [pc, #616]	; (800a938 <_dtoa_r+0x2d8>)
 800a6ce:	bfbc      	itt	lt
 800a6d0:	2201      	movlt	r2, #1
 800a6d2:	f8c8 2000 	strlt.w	r2, [r8]
 800a6d6:	ea33 030b 	bics.w	r3, r3, fp
 800a6da:	d11b      	bne.n	800a714 <_dtoa_r+0xb4>
 800a6dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a6de:	f242 730f 	movw	r3, #9999	; 0x270f
 800a6e2:	6013      	str	r3, [r2, #0]
 800a6e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6e8:	4333      	orrs	r3, r6
 800a6ea:	f000 8592 	beq.w	800b212 <_dtoa_r+0xbb2>
 800a6ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6f0:	b963      	cbnz	r3, 800a70c <_dtoa_r+0xac>
 800a6f2:	4b92      	ldr	r3, [pc, #584]	; (800a93c <_dtoa_r+0x2dc>)
 800a6f4:	e022      	b.n	800a73c <_dtoa_r+0xdc>
 800a6f6:	4b92      	ldr	r3, [pc, #584]	; (800a940 <_dtoa_r+0x2e0>)
 800a6f8:	9301      	str	r3, [sp, #4]
 800a6fa:	3308      	adds	r3, #8
 800a6fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a6fe:	6013      	str	r3, [r2, #0]
 800a700:	9801      	ldr	r0, [sp, #4]
 800a702:	b013      	add	sp, #76	; 0x4c
 800a704:	ecbd 8b04 	vpop	{d8-d9}
 800a708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a70c:	4b8b      	ldr	r3, [pc, #556]	; (800a93c <_dtoa_r+0x2dc>)
 800a70e:	9301      	str	r3, [sp, #4]
 800a710:	3303      	adds	r3, #3
 800a712:	e7f3      	b.n	800a6fc <_dtoa_r+0x9c>
 800a714:	2200      	movs	r2, #0
 800a716:	2300      	movs	r3, #0
 800a718:	4650      	mov	r0, sl
 800a71a:	4659      	mov	r1, fp
 800a71c:	f7f6 f9d4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a720:	ec4b ab19 	vmov	d9, sl, fp
 800a724:	4680      	mov	r8, r0
 800a726:	b158      	cbz	r0, 800a740 <_dtoa_r+0xe0>
 800a728:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a72a:	2301      	movs	r3, #1
 800a72c:	6013      	str	r3, [r2, #0]
 800a72e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a730:	2b00      	cmp	r3, #0
 800a732:	f000 856b 	beq.w	800b20c <_dtoa_r+0xbac>
 800a736:	4883      	ldr	r0, [pc, #524]	; (800a944 <_dtoa_r+0x2e4>)
 800a738:	6018      	str	r0, [r3, #0]
 800a73a:	1e43      	subs	r3, r0, #1
 800a73c:	9301      	str	r3, [sp, #4]
 800a73e:	e7df      	b.n	800a700 <_dtoa_r+0xa0>
 800a740:	ec4b ab10 	vmov	d0, sl, fp
 800a744:	aa10      	add	r2, sp, #64	; 0x40
 800a746:	a911      	add	r1, sp, #68	; 0x44
 800a748:	4620      	mov	r0, r4
 800a74a:	f001 f8ab 	bl	800b8a4 <__d2b>
 800a74e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a752:	ee08 0a10 	vmov	s16, r0
 800a756:	2d00      	cmp	r5, #0
 800a758:	f000 8084 	beq.w	800a864 <_dtoa_r+0x204>
 800a75c:	ee19 3a90 	vmov	r3, s19
 800a760:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a764:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a768:	4656      	mov	r6, sl
 800a76a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a76e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a772:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a776:	4b74      	ldr	r3, [pc, #464]	; (800a948 <_dtoa_r+0x2e8>)
 800a778:	2200      	movs	r2, #0
 800a77a:	4630      	mov	r0, r6
 800a77c:	4639      	mov	r1, r7
 800a77e:	f7f5 fd83 	bl	8000288 <__aeabi_dsub>
 800a782:	a365      	add	r3, pc, #404	; (adr r3, 800a918 <_dtoa_r+0x2b8>)
 800a784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a788:	f7f5 ff36 	bl	80005f8 <__aeabi_dmul>
 800a78c:	a364      	add	r3, pc, #400	; (adr r3, 800a920 <_dtoa_r+0x2c0>)
 800a78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a792:	f7f5 fd7b 	bl	800028c <__adddf3>
 800a796:	4606      	mov	r6, r0
 800a798:	4628      	mov	r0, r5
 800a79a:	460f      	mov	r7, r1
 800a79c:	f7f5 fec2 	bl	8000524 <__aeabi_i2d>
 800a7a0:	a361      	add	r3, pc, #388	; (adr r3, 800a928 <_dtoa_r+0x2c8>)
 800a7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a6:	f7f5 ff27 	bl	80005f8 <__aeabi_dmul>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	4630      	mov	r0, r6
 800a7b0:	4639      	mov	r1, r7
 800a7b2:	f7f5 fd6b 	bl	800028c <__adddf3>
 800a7b6:	4606      	mov	r6, r0
 800a7b8:	460f      	mov	r7, r1
 800a7ba:	f7f6 f9cd 	bl	8000b58 <__aeabi_d2iz>
 800a7be:	2200      	movs	r2, #0
 800a7c0:	9000      	str	r0, [sp, #0]
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	4630      	mov	r0, r6
 800a7c6:	4639      	mov	r1, r7
 800a7c8:	f7f6 f988 	bl	8000adc <__aeabi_dcmplt>
 800a7cc:	b150      	cbz	r0, 800a7e4 <_dtoa_r+0x184>
 800a7ce:	9800      	ldr	r0, [sp, #0]
 800a7d0:	f7f5 fea8 	bl	8000524 <__aeabi_i2d>
 800a7d4:	4632      	mov	r2, r6
 800a7d6:	463b      	mov	r3, r7
 800a7d8:	f7f6 f976 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7dc:	b910      	cbnz	r0, 800a7e4 <_dtoa_r+0x184>
 800a7de:	9b00      	ldr	r3, [sp, #0]
 800a7e0:	3b01      	subs	r3, #1
 800a7e2:	9300      	str	r3, [sp, #0]
 800a7e4:	9b00      	ldr	r3, [sp, #0]
 800a7e6:	2b16      	cmp	r3, #22
 800a7e8:	d85a      	bhi.n	800a8a0 <_dtoa_r+0x240>
 800a7ea:	9a00      	ldr	r2, [sp, #0]
 800a7ec:	4b57      	ldr	r3, [pc, #348]	; (800a94c <_dtoa_r+0x2ec>)
 800a7ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f6:	ec51 0b19 	vmov	r0, r1, d9
 800a7fa:	f7f6 f96f 	bl	8000adc <__aeabi_dcmplt>
 800a7fe:	2800      	cmp	r0, #0
 800a800:	d050      	beq.n	800a8a4 <_dtoa_r+0x244>
 800a802:	9b00      	ldr	r3, [sp, #0]
 800a804:	3b01      	subs	r3, #1
 800a806:	9300      	str	r3, [sp, #0]
 800a808:	2300      	movs	r3, #0
 800a80a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a80c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a80e:	1b5d      	subs	r5, r3, r5
 800a810:	1e6b      	subs	r3, r5, #1
 800a812:	9305      	str	r3, [sp, #20]
 800a814:	bf45      	ittet	mi
 800a816:	f1c5 0301 	rsbmi	r3, r5, #1
 800a81a:	9304      	strmi	r3, [sp, #16]
 800a81c:	2300      	movpl	r3, #0
 800a81e:	2300      	movmi	r3, #0
 800a820:	bf4c      	ite	mi
 800a822:	9305      	strmi	r3, [sp, #20]
 800a824:	9304      	strpl	r3, [sp, #16]
 800a826:	9b00      	ldr	r3, [sp, #0]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	db3d      	blt.n	800a8a8 <_dtoa_r+0x248>
 800a82c:	9b05      	ldr	r3, [sp, #20]
 800a82e:	9a00      	ldr	r2, [sp, #0]
 800a830:	920a      	str	r2, [sp, #40]	; 0x28
 800a832:	4413      	add	r3, r2
 800a834:	9305      	str	r3, [sp, #20]
 800a836:	2300      	movs	r3, #0
 800a838:	9307      	str	r3, [sp, #28]
 800a83a:	9b06      	ldr	r3, [sp, #24]
 800a83c:	2b09      	cmp	r3, #9
 800a83e:	f200 8089 	bhi.w	800a954 <_dtoa_r+0x2f4>
 800a842:	2b05      	cmp	r3, #5
 800a844:	bfc4      	itt	gt
 800a846:	3b04      	subgt	r3, #4
 800a848:	9306      	strgt	r3, [sp, #24]
 800a84a:	9b06      	ldr	r3, [sp, #24]
 800a84c:	f1a3 0302 	sub.w	r3, r3, #2
 800a850:	bfcc      	ite	gt
 800a852:	2500      	movgt	r5, #0
 800a854:	2501      	movle	r5, #1
 800a856:	2b03      	cmp	r3, #3
 800a858:	f200 8087 	bhi.w	800a96a <_dtoa_r+0x30a>
 800a85c:	e8df f003 	tbb	[pc, r3]
 800a860:	59383a2d 	.word	0x59383a2d
 800a864:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a868:	441d      	add	r5, r3
 800a86a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a86e:	2b20      	cmp	r3, #32
 800a870:	bfc1      	itttt	gt
 800a872:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a876:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a87a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a87e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a882:	bfda      	itte	le
 800a884:	f1c3 0320 	rsble	r3, r3, #32
 800a888:	fa06 f003 	lslle.w	r0, r6, r3
 800a88c:	4318      	orrgt	r0, r3
 800a88e:	f7f5 fe39 	bl	8000504 <__aeabi_ui2d>
 800a892:	2301      	movs	r3, #1
 800a894:	4606      	mov	r6, r0
 800a896:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a89a:	3d01      	subs	r5, #1
 800a89c:	930e      	str	r3, [sp, #56]	; 0x38
 800a89e:	e76a      	b.n	800a776 <_dtoa_r+0x116>
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e7b2      	b.n	800a80a <_dtoa_r+0x1aa>
 800a8a4:	900b      	str	r0, [sp, #44]	; 0x2c
 800a8a6:	e7b1      	b.n	800a80c <_dtoa_r+0x1ac>
 800a8a8:	9b04      	ldr	r3, [sp, #16]
 800a8aa:	9a00      	ldr	r2, [sp, #0]
 800a8ac:	1a9b      	subs	r3, r3, r2
 800a8ae:	9304      	str	r3, [sp, #16]
 800a8b0:	4253      	negs	r3, r2
 800a8b2:	9307      	str	r3, [sp, #28]
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	930a      	str	r3, [sp, #40]	; 0x28
 800a8b8:	e7bf      	b.n	800a83a <_dtoa_r+0x1da>
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	9308      	str	r3, [sp, #32]
 800a8be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	dc55      	bgt.n	800a970 <_dtoa_r+0x310>
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	9209      	str	r2, [sp, #36]	; 0x24
 800a8ce:	e00c      	b.n	800a8ea <_dtoa_r+0x28a>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	e7f3      	b.n	800a8bc <_dtoa_r+0x25c>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8d8:	9308      	str	r3, [sp, #32]
 800a8da:	9b00      	ldr	r3, [sp, #0]
 800a8dc:	4413      	add	r3, r2
 800a8de:	9302      	str	r3, [sp, #8]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	2b01      	cmp	r3, #1
 800a8e4:	9303      	str	r3, [sp, #12]
 800a8e6:	bfb8      	it	lt
 800a8e8:	2301      	movlt	r3, #1
 800a8ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	6042      	str	r2, [r0, #4]
 800a8f0:	2204      	movs	r2, #4
 800a8f2:	f102 0614 	add.w	r6, r2, #20
 800a8f6:	429e      	cmp	r6, r3
 800a8f8:	6841      	ldr	r1, [r0, #4]
 800a8fa:	d93d      	bls.n	800a978 <_dtoa_r+0x318>
 800a8fc:	4620      	mov	r0, r4
 800a8fe:	f000 fca9 	bl	800b254 <_Balloc>
 800a902:	9001      	str	r0, [sp, #4]
 800a904:	2800      	cmp	r0, #0
 800a906:	d13b      	bne.n	800a980 <_dtoa_r+0x320>
 800a908:	4b11      	ldr	r3, [pc, #68]	; (800a950 <_dtoa_r+0x2f0>)
 800a90a:	4602      	mov	r2, r0
 800a90c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a910:	e6c0      	b.n	800a694 <_dtoa_r+0x34>
 800a912:	2301      	movs	r3, #1
 800a914:	e7df      	b.n	800a8d6 <_dtoa_r+0x276>
 800a916:	bf00      	nop
 800a918:	636f4361 	.word	0x636f4361
 800a91c:	3fd287a7 	.word	0x3fd287a7
 800a920:	8b60c8b3 	.word	0x8b60c8b3
 800a924:	3fc68a28 	.word	0x3fc68a28
 800a928:	509f79fb 	.word	0x509f79fb
 800a92c:	3fd34413 	.word	0x3fd34413
 800a930:	0800ce25 	.word	0x0800ce25
 800a934:	0800ce3c 	.word	0x0800ce3c
 800a938:	7ff00000 	.word	0x7ff00000
 800a93c:	0800ce21 	.word	0x0800ce21
 800a940:	0800ce18 	.word	0x0800ce18
 800a944:	0800cdf5 	.word	0x0800cdf5
 800a948:	3ff80000 	.word	0x3ff80000
 800a94c:	0800cf30 	.word	0x0800cf30
 800a950:	0800ce97 	.word	0x0800ce97
 800a954:	2501      	movs	r5, #1
 800a956:	2300      	movs	r3, #0
 800a958:	9306      	str	r3, [sp, #24]
 800a95a:	9508      	str	r5, [sp, #32]
 800a95c:	f04f 33ff 	mov.w	r3, #4294967295
 800a960:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a964:	2200      	movs	r2, #0
 800a966:	2312      	movs	r3, #18
 800a968:	e7b0      	b.n	800a8cc <_dtoa_r+0x26c>
 800a96a:	2301      	movs	r3, #1
 800a96c:	9308      	str	r3, [sp, #32]
 800a96e:	e7f5      	b.n	800a95c <_dtoa_r+0x2fc>
 800a970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a972:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a976:	e7b8      	b.n	800a8ea <_dtoa_r+0x28a>
 800a978:	3101      	adds	r1, #1
 800a97a:	6041      	str	r1, [r0, #4]
 800a97c:	0052      	lsls	r2, r2, #1
 800a97e:	e7b8      	b.n	800a8f2 <_dtoa_r+0x292>
 800a980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a982:	9a01      	ldr	r2, [sp, #4]
 800a984:	601a      	str	r2, [r3, #0]
 800a986:	9b03      	ldr	r3, [sp, #12]
 800a988:	2b0e      	cmp	r3, #14
 800a98a:	f200 809d 	bhi.w	800aac8 <_dtoa_r+0x468>
 800a98e:	2d00      	cmp	r5, #0
 800a990:	f000 809a 	beq.w	800aac8 <_dtoa_r+0x468>
 800a994:	9b00      	ldr	r3, [sp, #0]
 800a996:	2b00      	cmp	r3, #0
 800a998:	dd32      	ble.n	800aa00 <_dtoa_r+0x3a0>
 800a99a:	4ab7      	ldr	r2, [pc, #732]	; (800ac78 <_dtoa_r+0x618>)
 800a99c:	f003 030f 	and.w	r3, r3, #15
 800a9a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a9a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9a8:	9b00      	ldr	r3, [sp, #0]
 800a9aa:	05d8      	lsls	r0, r3, #23
 800a9ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a9b0:	d516      	bpl.n	800a9e0 <_dtoa_r+0x380>
 800a9b2:	4bb2      	ldr	r3, [pc, #712]	; (800ac7c <_dtoa_r+0x61c>)
 800a9b4:	ec51 0b19 	vmov	r0, r1, d9
 800a9b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9bc:	f7f5 ff46 	bl	800084c <__aeabi_ddiv>
 800a9c0:	f007 070f 	and.w	r7, r7, #15
 800a9c4:	4682      	mov	sl, r0
 800a9c6:	468b      	mov	fp, r1
 800a9c8:	2503      	movs	r5, #3
 800a9ca:	4eac      	ldr	r6, [pc, #688]	; (800ac7c <_dtoa_r+0x61c>)
 800a9cc:	b957      	cbnz	r7, 800a9e4 <_dtoa_r+0x384>
 800a9ce:	4642      	mov	r2, r8
 800a9d0:	464b      	mov	r3, r9
 800a9d2:	4650      	mov	r0, sl
 800a9d4:	4659      	mov	r1, fp
 800a9d6:	f7f5 ff39 	bl	800084c <__aeabi_ddiv>
 800a9da:	4682      	mov	sl, r0
 800a9dc:	468b      	mov	fp, r1
 800a9de:	e028      	b.n	800aa32 <_dtoa_r+0x3d2>
 800a9e0:	2502      	movs	r5, #2
 800a9e2:	e7f2      	b.n	800a9ca <_dtoa_r+0x36a>
 800a9e4:	07f9      	lsls	r1, r7, #31
 800a9e6:	d508      	bpl.n	800a9fa <_dtoa_r+0x39a>
 800a9e8:	4640      	mov	r0, r8
 800a9ea:	4649      	mov	r1, r9
 800a9ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a9f0:	f7f5 fe02 	bl	80005f8 <__aeabi_dmul>
 800a9f4:	3501      	adds	r5, #1
 800a9f6:	4680      	mov	r8, r0
 800a9f8:	4689      	mov	r9, r1
 800a9fa:	107f      	asrs	r7, r7, #1
 800a9fc:	3608      	adds	r6, #8
 800a9fe:	e7e5      	b.n	800a9cc <_dtoa_r+0x36c>
 800aa00:	f000 809b 	beq.w	800ab3a <_dtoa_r+0x4da>
 800aa04:	9b00      	ldr	r3, [sp, #0]
 800aa06:	4f9d      	ldr	r7, [pc, #628]	; (800ac7c <_dtoa_r+0x61c>)
 800aa08:	425e      	negs	r6, r3
 800aa0a:	4b9b      	ldr	r3, [pc, #620]	; (800ac78 <_dtoa_r+0x618>)
 800aa0c:	f006 020f 	and.w	r2, r6, #15
 800aa10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa18:	ec51 0b19 	vmov	r0, r1, d9
 800aa1c:	f7f5 fdec 	bl	80005f8 <__aeabi_dmul>
 800aa20:	1136      	asrs	r6, r6, #4
 800aa22:	4682      	mov	sl, r0
 800aa24:	468b      	mov	fp, r1
 800aa26:	2300      	movs	r3, #0
 800aa28:	2502      	movs	r5, #2
 800aa2a:	2e00      	cmp	r6, #0
 800aa2c:	d17a      	bne.n	800ab24 <_dtoa_r+0x4c4>
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1d3      	bne.n	800a9da <_dtoa_r+0x37a>
 800aa32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	f000 8082 	beq.w	800ab3e <_dtoa_r+0x4de>
 800aa3a:	4b91      	ldr	r3, [pc, #580]	; (800ac80 <_dtoa_r+0x620>)
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	4650      	mov	r0, sl
 800aa40:	4659      	mov	r1, fp
 800aa42:	f7f6 f84b 	bl	8000adc <__aeabi_dcmplt>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d079      	beq.n	800ab3e <_dtoa_r+0x4de>
 800aa4a:	9b03      	ldr	r3, [sp, #12]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d076      	beq.n	800ab3e <_dtoa_r+0x4de>
 800aa50:	9b02      	ldr	r3, [sp, #8]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	dd36      	ble.n	800aac4 <_dtoa_r+0x464>
 800aa56:	9b00      	ldr	r3, [sp, #0]
 800aa58:	4650      	mov	r0, sl
 800aa5a:	4659      	mov	r1, fp
 800aa5c:	1e5f      	subs	r7, r3, #1
 800aa5e:	2200      	movs	r2, #0
 800aa60:	4b88      	ldr	r3, [pc, #544]	; (800ac84 <_dtoa_r+0x624>)
 800aa62:	f7f5 fdc9 	bl	80005f8 <__aeabi_dmul>
 800aa66:	9e02      	ldr	r6, [sp, #8]
 800aa68:	4682      	mov	sl, r0
 800aa6a:	468b      	mov	fp, r1
 800aa6c:	3501      	adds	r5, #1
 800aa6e:	4628      	mov	r0, r5
 800aa70:	f7f5 fd58 	bl	8000524 <__aeabi_i2d>
 800aa74:	4652      	mov	r2, sl
 800aa76:	465b      	mov	r3, fp
 800aa78:	f7f5 fdbe 	bl	80005f8 <__aeabi_dmul>
 800aa7c:	4b82      	ldr	r3, [pc, #520]	; (800ac88 <_dtoa_r+0x628>)
 800aa7e:	2200      	movs	r2, #0
 800aa80:	f7f5 fc04 	bl	800028c <__adddf3>
 800aa84:	46d0      	mov	r8, sl
 800aa86:	46d9      	mov	r9, fp
 800aa88:	4682      	mov	sl, r0
 800aa8a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800aa8e:	2e00      	cmp	r6, #0
 800aa90:	d158      	bne.n	800ab44 <_dtoa_r+0x4e4>
 800aa92:	4b7e      	ldr	r3, [pc, #504]	; (800ac8c <_dtoa_r+0x62c>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	4640      	mov	r0, r8
 800aa98:	4649      	mov	r1, r9
 800aa9a:	f7f5 fbf5 	bl	8000288 <__aeabi_dsub>
 800aa9e:	4652      	mov	r2, sl
 800aaa0:	465b      	mov	r3, fp
 800aaa2:	4680      	mov	r8, r0
 800aaa4:	4689      	mov	r9, r1
 800aaa6:	f7f6 f837 	bl	8000b18 <__aeabi_dcmpgt>
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	f040 8295 	bne.w	800afda <_dtoa_r+0x97a>
 800aab0:	4652      	mov	r2, sl
 800aab2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aab6:	4640      	mov	r0, r8
 800aab8:	4649      	mov	r1, r9
 800aaba:	f7f6 f80f 	bl	8000adc <__aeabi_dcmplt>
 800aabe:	2800      	cmp	r0, #0
 800aac0:	f040 8289 	bne.w	800afd6 <_dtoa_r+0x976>
 800aac4:	ec5b ab19 	vmov	sl, fp, d9
 800aac8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f2c0 8148 	blt.w	800ad60 <_dtoa_r+0x700>
 800aad0:	9a00      	ldr	r2, [sp, #0]
 800aad2:	2a0e      	cmp	r2, #14
 800aad4:	f300 8144 	bgt.w	800ad60 <_dtoa_r+0x700>
 800aad8:	4b67      	ldr	r3, [pc, #412]	; (800ac78 <_dtoa_r+0x618>)
 800aada:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aade:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f280 80d5 	bge.w	800ac94 <_dtoa_r+0x634>
 800aaea:	9b03      	ldr	r3, [sp, #12]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	f300 80d1 	bgt.w	800ac94 <_dtoa_r+0x634>
 800aaf2:	f040 826f 	bne.w	800afd4 <_dtoa_r+0x974>
 800aaf6:	4b65      	ldr	r3, [pc, #404]	; (800ac8c <_dtoa_r+0x62c>)
 800aaf8:	2200      	movs	r2, #0
 800aafa:	4640      	mov	r0, r8
 800aafc:	4649      	mov	r1, r9
 800aafe:	f7f5 fd7b 	bl	80005f8 <__aeabi_dmul>
 800ab02:	4652      	mov	r2, sl
 800ab04:	465b      	mov	r3, fp
 800ab06:	f7f5 fffd 	bl	8000b04 <__aeabi_dcmpge>
 800ab0a:	9e03      	ldr	r6, [sp, #12]
 800ab0c:	4637      	mov	r7, r6
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	f040 8245 	bne.w	800af9e <_dtoa_r+0x93e>
 800ab14:	9d01      	ldr	r5, [sp, #4]
 800ab16:	2331      	movs	r3, #49	; 0x31
 800ab18:	f805 3b01 	strb.w	r3, [r5], #1
 800ab1c:	9b00      	ldr	r3, [sp, #0]
 800ab1e:	3301      	adds	r3, #1
 800ab20:	9300      	str	r3, [sp, #0]
 800ab22:	e240      	b.n	800afa6 <_dtoa_r+0x946>
 800ab24:	07f2      	lsls	r2, r6, #31
 800ab26:	d505      	bpl.n	800ab34 <_dtoa_r+0x4d4>
 800ab28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab2c:	f7f5 fd64 	bl	80005f8 <__aeabi_dmul>
 800ab30:	3501      	adds	r5, #1
 800ab32:	2301      	movs	r3, #1
 800ab34:	1076      	asrs	r6, r6, #1
 800ab36:	3708      	adds	r7, #8
 800ab38:	e777      	b.n	800aa2a <_dtoa_r+0x3ca>
 800ab3a:	2502      	movs	r5, #2
 800ab3c:	e779      	b.n	800aa32 <_dtoa_r+0x3d2>
 800ab3e:	9f00      	ldr	r7, [sp, #0]
 800ab40:	9e03      	ldr	r6, [sp, #12]
 800ab42:	e794      	b.n	800aa6e <_dtoa_r+0x40e>
 800ab44:	9901      	ldr	r1, [sp, #4]
 800ab46:	4b4c      	ldr	r3, [pc, #304]	; (800ac78 <_dtoa_r+0x618>)
 800ab48:	4431      	add	r1, r6
 800ab4a:	910d      	str	r1, [sp, #52]	; 0x34
 800ab4c:	9908      	ldr	r1, [sp, #32]
 800ab4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ab52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab56:	2900      	cmp	r1, #0
 800ab58:	d043      	beq.n	800abe2 <_dtoa_r+0x582>
 800ab5a:	494d      	ldr	r1, [pc, #308]	; (800ac90 <_dtoa_r+0x630>)
 800ab5c:	2000      	movs	r0, #0
 800ab5e:	f7f5 fe75 	bl	800084c <__aeabi_ddiv>
 800ab62:	4652      	mov	r2, sl
 800ab64:	465b      	mov	r3, fp
 800ab66:	f7f5 fb8f 	bl	8000288 <__aeabi_dsub>
 800ab6a:	9d01      	ldr	r5, [sp, #4]
 800ab6c:	4682      	mov	sl, r0
 800ab6e:	468b      	mov	fp, r1
 800ab70:	4649      	mov	r1, r9
 800ab72:	4640      	mov	r0, r8
 800ab74:	f7f5 fff0 	bl	8000b58 <__aeabi_d2iz>
 800ab78:	4606      	mov	r6, r0
 800ab7a:	f7f5 fcd3 	bl	8000524 <__aeabi_i2d>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	4640      	mov	r0, r8
 800ab84:	4649      	mov	r1, r9
 800ab86:	f7f5 fb7f 	bl	8000288 <__aeabi_dsub>
 800ab8a:	3630      	adds	r6, #48	; 0x30
 800ab8c:	f805 6b01 	strb.w	r6, [r5], #1
 800ab90:	4652      	mov	r2, sl
 800ab92:	465b      	mov	r3, fp
 800ab94:	4680      	mov	r8, r0
 800ab96:	4689      	mov	r9, r1
 800ab98:	f7f5 ffa0 	bl	8000adc <__aeabi_dcmplt>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d163      	bne.n	800ac68 <_dtoa_r+0x608>
 800aba0:	4642      	mov	r2, r8
 800aba2:	464b      	mov	r3, r9
 800aba4:	4936      	ldr	r1, [pc, #216]	; (800ac80 <_dtoa_r+0x620>)
 800aba6:	2000      	movs	r0, #0
 800aba8:	f7f5 fb6e 	bl	8000288 <__aeabi_dsub>
 800abac:	4652      	mov	r2, sl
 800abae:	465b      	mov	r3, fp
 800abb0:	f7f5 ff94 	bl	8000adc <__aeabi_dcmplt>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	f040 80b5 	bne.w	800ad24 <_dtoa_r+0x6c4>
 800abba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abbc:	429d      	cmp	r5, r3
 800abbe:	d081      	beq.n	800aac4 <_dtoa_r+0x464>
 800abc0:	4b30      	ldr	r3, [pc, #192]	; (800ac84 <_dtoa_r+0x624>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	4650      	mov	r0, sl
 800abc6:	4659      	mov	r1, fp
 800abc8:	f7f5 fd16 	bl	80005f8 <__aeabi_dmul>
 800abcc:	4b2d      	ldr	r3, [pc, #180]	; (800ac84 <_dtoa_r+0x624>)
 800abce:	4682      	mov	sl, r0
 800abd0:	468b      	mov	fp, r1
 800abd2:	4640      	mov	r0, r8
 800abd4:	4649      	mov	r1, r9
 800abd6:	2200      	movs	r2, #0
 800abd8:	f7f5 fd0e 	bl	80005f8 <__aeabi_dmul>
 800abdc:	4680      	mov	r8, r0
 800abde:	4689      	mov	r9, r1
 800abe0:	e7c6      	b.n	800ab70 <_dtoa_r+0x510>
 800abe2:	4650      	mov	r0, sl
 800abe4:	4659      	mov	r1, fp
 800abe6:	f7f5 fd07 	bl	80005f8 <__aeabi_dmul>
 800abea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abec:	9d01      	ldr	r5, [sp, #4]
 800abee:	930f      	str	r3, [sp, #60]	; 0x3c
 800abf0:	4682      	mov	sl, r0
 800abf2:	468b      	mov	fp, r1
 800abf4:	4649      	mov	r1, r9
 800abf6:	4640      	mov	r0, r8
 800abf8:	f7f5 ffae 	bl	8000b58 <__aeabi_d2iz>
 800abfc:	4606      	mov	r6, r0
 800abfe:	f7f5 fc91 	bl	8000524 <__aeabi_i2d>
 800ac02:	3630      	adds	r6, #48	; 0x30
 800ac04:	4602      	mov	r2, r0
 800ac06:	460b      	mov	r3, r1
 800ac08:	4640      	mov	r0, r8
 800ac0a:	4649      	mov	r1, r9
 800ac0c:	f7f5 fb3c 	bl	8000288 <__aeabi_dsub>
 800ac10:	f805 6b01 	strb.w	r6, [r5], #1
 800ac14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac16:	429d      	cmp	r5, r3
 800ac18:	4680      	mov	r8, r0
 800ac1a:	4689      	mov	r9, r1
 800ac1c:	f04f 0200 	mov.w	r2, #0
 800ac20:	d124      	bne.n	800ac6c <_dtoa_r+0x60c>
 800ac22:	4b1b      	ldr	r3, [pc, #108]	; (800ac90 <_dtoa_r+0x630>)
 800ac24:	4650      	mov	r0, sl
 800ac26:	4659      	mov	r1, fp
 800ac28:	f7f5 fb30 	bl	800028c <__adddf3>
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	460b      	mov	r3, r1
 800ac30:	4640      	mov	r0, r8
 800ac32:	4649      	mov	r1, r9
 800ac34:	f7f5 ff70 	bl	8000b18 <__aeabi_dcmpgt>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d173      	bne.n	800ad24 <_dtoa_r+0x6c4>
 800ac3c:	4652      	mov	r2, sl
 800ac3e:	465b      	mov	r3, fp
 800ac40:	4913      	ldr	r1, [pc, #76]	; (800ac90 <_dtoa_r+0x630>)
 800ac42:	2000      	movs	r0, #0
 800ac44:	f7f5 fb20 	bl	8000288 <__aeabi_dsub>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	460b      	mov	r3, r1
 800ac4c:	4640      	mov	r0, r8
 800ac4e:	4649      	mov	r1, r9
 800ac50:	f7f5 ff44 	bl	8000adc <__aeabi_dcmplt>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	f43f af35 	beq.w	800aac4 <_dtoa_r+0x464>
 800ac5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ac5c:	1e6b      	subs	r3, r5, #1
 800ac5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ac64:	2b30      	cmp	r3, #48	; 0x30
 800ac66:	d0f8      	beq.n	800ac5a <_dtoa_r+0x5fa>
 800ac68:	9700      	str	r7, [sp, #0]
 800ac6a:	e049      	b.n	800ad00 <_dtoa_r+0x6a0>
 800ac6c:	4b05      	ldr	r3, [pc, #20]	; (800ac84 <_dtoa_r+0x624>)
 800ac6e:	f7f5 fcc3 	bl	80005f8 <__aeabi_dmul>
 800ac72:	4680      	mov	r8, r0
 800ac74:	4689      	mov	r9, r1
 800ac76:	e7bd      	b.n	800abf4 <_dtoa_r+0x594>
 800ac78:	0800cf30 	.word	0x0800cf30
 800ac7c:	0800cf08 	.word	0x0800cf08
 800ac80:	3ff00000 	.word	0x3ff00000
 800ac84:	40240000 	.word	0x40240000
 800ac88:	401c0000 	.word	0x401c0000
 800ac8c:	40140000 	.word	0x40140000
 800ac90:	3fe00000 	.word	0x3fe00000
 800ac94:	9d01      	ldr	r5, [sp, #4]
 800ac96:	4656      	mov	r6, sl
 800ac98:	465f      	mov	r7, fp
 800ac9a:	4642      	mov	r2, r8
 800ac9c:	464b      	mov	r3, r9
 800ac9e:	4630      	mov	r0, r6
 800aca0:	4639      	mov	r1, r7
 800aca2:	f7f5 fdd3 	bl	800084c <__aeabi_ddiv>
 800aca6:	f7f5 ff57 	bl	8000b58 <__aeabi_d2iz>
 800acaa:	4682      	mov	sl, r0
 800acac:	f7f5 fc3a 	bl	8000524 <__aeabi_i2d>
 800acb0:	4642      	mov	r2, r8
 800acb2:	464b      	mov	r3, r9
 800acb4:	f7f5 fca0 	bl	80005f8 <__aeabi_dmul>
 800acb8:	4602      	mov	r2, r0
 800acba:	460b      	mov	r3, r1
 800acbc:	4630      	mov	r0, r6
 800acbe:	4639      	mov	r1, r7
 800acc0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800acc4:	f7f5 fae0 	bl	8000288 <__aeabi_dsub>
 800acc8:	f805 6b01 	strb.w	r6, [r5], #1
 800accc:	9e01      	ldr	r6, [sp, #4]
 800acce:	9f03      	ldr	r7, [sp, #12]
 800acd0:	1bae      	subs	r6, r5, r6
 800acd2:	42b7      	cmp	r7, r6
 800acd4:	4602      	mov	r2, r0
 800acd6:	460b      	mov	r3, r1
 800acd8:	d135      	bne.n	800ad46 <_dtoa_r+0x6e6>
 800acda:	f7f5 fad7 	bl	800028c <__adddf3>
 800acde:	4642      	mov	r2, r8
 800ace0:	464b      	mov	r3, r9
 800ace2:	4606      	mov	r6, r0
 800ace4:	460f      	mov	r7, r1
 800ace6:	f7f5 ff17 	bl	8000b18 <__aeabi_dcmpgt>
 800acea:	b9d0      	cbnz	r0, 800ad22 <_dtoa_r+0x6c2>
 800acec:	4642      	mov	r2, r8
 800acee:	464b      	mov	r3, r9
 800acf0:	4630      	mov	r0, r6
 800acf2:	4639      	mov	r1, r7
 800acf4:	f7f5 fee8 	bl	8000ac8 <__aeabi_dcmpeq>
 800acf8:	b110      	cbz	r0, 800ad00 <_dtoa_r+0x6a0>
 800acfa:	f01a 0f01 	tst.w	sl, #1
 800acfe:	d110      	bne.n	800ad22 <_dtoa_r+0x6c2>
 800ad00:	4620      	mov	r0, r4
 800ad02:	ee18 1a10 	vmov	r1, s16
 800ad06:	f000 fae5 	bl	800b2d4 <_Bfree>
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	9800      	ldr	r0, [sp, #0]
 800ad0e:	702b      	strb	r3, [r5, #0]
 800ad10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad12:	3001      	adds	r0, #1
 800ad14:	6018      	str	r0, [r3, #0]
 800ad16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	f43f acf1 	beq.w	800a700 <_dtoa_r+0xa0>
 800ad1e:	601d      	str	r5, [r3, #0]
 800ad20:	e4ee      	b.n	800a700 <_dtoa_r+0xa0>
 800ad22:	9f00      	ldr	r7, [sp, #0]
 800ad24:	462b      	mov	r3, r5
 800ad26:	461d      	mov	r5, r3
 800ad28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad2c:	2a39      	cmp	r2, #57	; 0x39
 800ad2e:	d106      	bne.n	800ad3e <_dtoa_r+0x6de>
 800ad30:	9a01      	ldr	r2, [sp, #4]
 800ad32:	429a      	cmp	r2, r3
 800ad34:	d1f7      	bne.n	800ad26 <_dtoa_r+0x6c6>
 800ad36:	9901      	ldr	r1, [sp, #4]
 800ad38:	2230      	movs	r2, #48	; 0x30
 800ad3a:	3701      	adds	r7, #1
 800ad3c:	700a      	strb	r2, [r1, #0]
 800ad3e:	781a      	ldrb	r2, [r3, #0]
 800ad40:	3201      	adds	r2, #1
 800ad42:	701a      	strb	r2, [r3, #0]
 800ad44:	e790      	b.n	800ac68 <_dtoa_r+0x608>
 800ad46:	4ba6      	ldr	r3, [pc, #664]	; (800afe0 <_dtoa_r+0x980>)
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f7f5 fc55 	bl	80005f8 <__aeabi_dmul>
 800ad4e:	2200      	movs	r2, #0
 800ad50:	2300      	movs	r3, #0
 800ad52:	4606      	mov	r6, r0
 800ad54:	460f      	mov	r7, r1
 800ad56:	f7f5 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad5a:	2800      	cmp	r0, #0
 800ad5c:	d09d      	beq.n	800ac9a <_dtoa_r+0x63a>
 800ad5e:	e7cf      	b.n	800ad00 <_dtoa_r+0x6a0>
 800ad60:	9a08      	ldr	r2, [sp, #32]
 800ad62:	2a00      	cmp	r2, #0
 800ad64:	f000 80d7 	beq.w	800af16 <_dtoa_r+0x8b6>
 800ad68:	9a06      	ldr	r2, [sp, #24]
 800ad6a:	2a01      	cmp	r2, #1
 800ad6c:	f300 80ba 	bgt.w	800aee4 <_dtoa_r+0x884>
 800ad70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad72:	2a00      	cmp	r2, #0
 800ad74:	f000 80b2 	beq.w	800aedc <_dtoa_r+0x87c>
 800ad78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ad7c:	9e07      	ldr	r6, [sp, #28]
 800ad7e:	9d04      	ldr	r5, [sp, #16]
 800ad80:	9a04      	ldr	r2, [sp, #16]
 800ad82:	441a      	add	r2, r3
 800ad84:	9204      	str	r2, [sp, #16]
 800ad86:	9a05      	ldr	r2, [sp, #20]
 800ad88:	2101      	movs	r1, #1
 800ad8a:	441a      	add	r2, r3
 800ad8c:	4620      	mov	r0, r4
 800ad8e:	9205      	str	r2, [sp, #20]
 800ad90:	f000 fb58 	bl	800b444 <__i2b>
 800ad94:	4607      	mov	r7, r0
 800ad96:	2d00      	cmp	r5, #0
 800ad98:	dd0c      	ble.n	800adb4 <_dtoa_r+0x754>
 800ad9a:	9b05      	ldr	r3, [sp, #20]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	dd09      	ble.n	800adb4 <_dtoa_r+0x754>
 800ada0:	42ab      	cmp	r3, r5
 800ada2:	9a04      	ldr	r2, [sp, #16]
 800ada4:	bfa8      	it	ge
 800ada6:	462b      	movge	r3, r5
 800ada8:	1ad2      	subs	r2, r2, r3
 800adaa:	9204      	str	r2, [sp, #16]
 800adac:	9a05      	ldr	r2, [sp, #20]
 800adae:	1aed      	subs	r5, r5, r3
 800adb0:	1ad3      	subs	r3, r2, r3
 800adb2:	9305      	str	r3, [sp, #20]
 800adb4:	9b07      	ldr	r3, [sp, #28]
 800adb6:	b31b      	cbz	r3, 800ae00 <_dtoa_r+0x7a0>
 800adb8:	9b08      	ldr	r3, [sp, #32]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f000 80af 	beq.w	800af1e <_dtoa_r+0x8be>
 800adc0:	2e00      	cmp	r6, #0
 800adc2:	dd13      	ble.n	800adec <_dtoa_r+0x78c>
 800adc4:	4639      	mov	r1, r7
 800adc6:	4632      	mov	r2, r6
 800adc8:	4620      	mov	r0, r4
 800adca:	f000 fbfb 	bl	800b5c4 <__pow5mult>
 800adce:	ee18 2a10 	vmov	r2, s16
 800add2:	4601      	mov	r1, r0
 800add4:	4607      	mov	r7, r0
 800add6:	4620      	mov	r0, r4
 800add8:	f000 fb4a 	bl	800b470 <__multiply>
 800addc:	ee18 1a10 	vmov	r1, s16
 800ade0:	4680      	mov	r8, r0
 800ade2:	4620      	mov	r0, r4
 800ade4:	f000 fa76 	bl	800b2d4 <_Bfree>
 800ade8:	ee08 8a10 	vmov	s16, r8
 800adec:	9b07      	ldr	r3, [sp, #28]
 800adee:	1b9a      	subs	r2, r3, r6
 800adf0:	d006      	beq.n	800ae00 <_dtoa_r+0x7a0>
 800adf2:	ee18 1a10 	vmov	r1, s16
 800adf6:	4620      	mov	r0, r4
 800adf8:	f000 fbe4 	bl	800b5c4 <__pow5mult>
 800adfc:	ee08 0a10 	vmov	s16, r0
 800ae00:	2101      	movs	r1, #1
 800ae02:	4620      	mov	r0, r4
 800ae04:	f000 fb1e 	bl	800b444 <__i2b>
 800ae08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	4606      	mov	r6, r0
 800ae0e:	f340 8088 	ble.w	800af22 <_dtoa_r+0x8c2>
 800ae12:	461a      	mov	r2, r3
 800ae14:	4601      	mov	r1, r0
 800ae16:	4620      	mov	r0, r4
 800ae18:	f000 fbd4 	bl	800b5c4 <__pow5mult>
 800ae1c:	9b06      	ldr	r3, [sp, #24]
 800ae1e:	2b01      	cmp	r3, #1
 800ae20:	4606      	mov	r6, r0
 800ae22:	f340 8081 	ble.w	800af28 <_dtoa_r+0x8c8>
 800ae26:	f04f 0800 	mov.w	r8, #0
 800ae2a:	6933      	ldr	r3, [r6, #16]
 800ae2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ae30:	6918      	ldr	r0, [r3, #16]
 800ae32:	f000 fab7 	bl	800b3a4 <__hi0bits>
 800ae36:	f1c0 0020 	rsb	r0, r0, #32
 800ae3a:	9b05      	ldr	r3, [sp, #20]
 800ae3c:	4418      	add	r0, r3
 800ae3e:	f010 001f 	ands.w	r0, r0, #31
 800ae42:	f000 8092 	beq.w	800af6a <_dtoa_r+0x90a>
 800ae46:	f1c0 0320 	rsb	r3, r0, #32
 800ae4a:	2b04      	cmp	r3, #4
 800ae4c:	f340 808a 	ble.w	800af64 <_dtoa_r+0x904>
 800ae50:	f1c0 001c 	rsb	r0, r0, #28
 800ae54:	9b04      	ldr	r3, [sp, #16]
 800ae56:	4403      	add	r3, r0
 800ae58:	9304      	str	r3, [sp, #16]
 800ae5a:	9b05      	ldr	r3, [sp, #20]
 800ae5c:	4403      	add	r3, r0
 800ae5e:	4405      	add	r5, r0
 800ae60:	9305      	str	r3, [sp, #20]
 800ae62:	9b04      	ldr	r3, [sp, #16]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	dd07      	ble.n	800ae78 <_dtoa_r+0x818>
 800ae68:	ee18 1a10 	vmov	r1, s16
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	4620      	mov	r0, r4
 800ae70:	f000 fc02 	bl	800b678 <__lshift>
 800ae74:	ee08 0a10 	vmov	s16, r0
 800ae78:	9b05      	ldr	r3, [sp, #20]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	dd05      	ble.n	800ae8a <_dtoa_r+0x82a>
 800ae7e:	4631      	mov	r1, r6
 800ae80:	461a      	mov	r2, r3
 800ae82:	4620      	mov	r0, r4
 800ae84:	f000 fbf8 	bl	800b678 <__lshift>
 800ae88:	4606      	mov	r6, r0
 800ae8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d06e      	beq.n	800af6e <_dtoa_r+0x90e>
 800ae90:	ee18 0a10 	vmov	r0, s16
 800ae94:	4631      	mov	r1, r6
 800ae96:	f000 fc5f 	bl	800b758 <__mcmp>
 800ae9a:	2800      	cmp	r0, #0
 800ae9c:	da67      	bge.n	800af6e <_dtoa_r+0x90e>
 800ae9e:	9b00      	ldr	r3, [sp, #0]
 800aea0:	3b01      	subs	r3, #1
 800aea2:	ee18 1a10 	vmov	r1, s16
 800aea6:	9300      	str	r3, [sp, #0]
 800aea8:	220a      	movs	r2, #10
 800aeaa:	2300      	movs	r3, #0
 800aeac:	4620      	mov	r0, r4
 800aeae:	f000 fa33 	bl	800b318 <__multadd>
 800aeb2:	9b08      	ldr	r3, [sp, #32]
 800aeb4:	ee08 0a10 	vmov	s16, r0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f000 81b1 	beq.w	800b220 <_dtoa_r+0xbc0>
 800aebe:	2300      	movs	r3, #0
 800aec0:	4639      	mov	r1, r7
 800aec2:	220a      	movs	r2, #10
 800aec4:	4620      	mov	r0, r4
 800aec6:	f000 fa27 	bl	800b318 <__multadd>
 800aeca:	9b02      	ldr	r3, [sp, #8]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	4607      	mov	r7, r0
 800aed0:	f300 808e 	bgt.w	800aff0 <_dtoa_r+0x990>
 800aed4:	9b06      	ldr	r3, [sp, #24]
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	dc51      	bgt.n	800af7e <_dtoa_r+0x91e>
 800aeda:	e089      	b.n	800aff0 <_dtoa_r+0x990>
 800aedc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aede:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aee2:	e74b      	b.n	800ad7c <_dtoa_r+0x71c>
 800aee4:	9b03      	ldr	r3, [sp, #12]
 800aee6:	1e5e      	subs	r6, r3, #1
 800aee8:	9b07      	ldr	r3, [sp, #28]
 800aeea:	42b3      	cmp	r3, r6
 800aeec:	bfbf      	itttt	lt
 800aeee:	9b07      	ldrlt	r3, [sp, #28]
 800aef0:	9607      	strlt	r6, [sp, #28]
 800aef2:	1af2      	sublt	r2, r6, r3
 800aef4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aef6:	bfb6      	itet	lt
 800aef8:	189b      	addlt	r3, r3, r2
 800aefa:	1b9e      	subge	r6, r3, r6
 800aefc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aefe:	9b03      	ldr	r3, [sp, #12]
 800af00:	bfb8      	it	lt
 800af02:	2600      	movlt	r6, #0
 800af04:	2b00      	cmp	r3, #0
 800af06:	bfb7      	itett	lt
 800af08:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800af0c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800af10:	1a9d      	sublt	r5, r3, r2
 800af12:	2300      	movlt	r3, #0
 800af14:	e734      	b.n	800ad80 <_dtoa_r+0x720>
 800af16:	9e07      	ldr	r6, [sp, #28]
 800af18:	9d04      	ldr	r5, [sp, #16]
 800af1a:	9f08      	ldr	r7, [sp, #32]
 800af1c:	e73b      	b.n	800ad96 <_dtoa_r+0x736>
 800af1e:	9a07      	ldr	r2, [sp, #28]
 800af20:	e767      	b.n	800adf2 <_dtoa_r+0x792>
 800af22:	9b06      	ldr	r3, [sp, #24]
 800af24:	2b01      	cmp	r3, #1
 800af26:	dc18      	bgt.n	800af5a <_dtoa_r+0x8fa>
 800af28:	f1ba 0f00 	cmp.w	sl, #0
 800af2c:	d115      	bne.n	800af5a <_dtoa_r+0x8fa>
 800af2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af32:	b993      	cbnz	r3, 800af5a <_dtoa_r+0x8fa>
 800af34:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800af38:	0d1b      	lsrs	r3, r3, #20
 800af3a:	051b      	lsls	r3, r3, #20
 800af3c:	b183      	cbz	r3, 800af60 <_dtoa_r+0x900>
 800af3e:	9b04      	ldr	r3, [sp, #16]
 800af40:	3301      	adds	r3, #1
 800af42:	9304      	str	r3, [sp, #16]
 800af44:	9b05      	ldr	r3, [sp, #20]
 800af46:	3301      	adds	r3, #1
 800af48:	9305      	str	r3, [sp, #20]
 800af4a:	f04f 0801 	mov.w	r8, #1
 800af4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af50:	2b00      	cmp	r3, #0
 800af52:	f47f af6a 	bne.w	800ae2a <_dtoa_r+0x7ca>
 800af56:	2001      	movs	r0, #1
 800af58:	e76f      	b.n	800ae3a <_dtoa_r+0x7da>
 800af5a:	f04f 0800 	mov.w	r8, #0
 800af5e:	e7f6      	b.n	800af4e <_dtoa_r+0x8ee>
 800af60:	4698      	mov	r8, r3
 800af62:	e7f4      	b.n	800af4e <_dtoa_r+0x8ee>
 800af64:	f43f af7d 	beq.w	800ae62 <_dtoa_r+0x802>
 800af68:	4618      	mov	r0, r3
 800af6a:	301c      	adds	r0, #28
 800af6c:	e772      	b.n	800ae54 <_dtoa_r+0x7f4>
 800af6e:	9b03      	ldr	r3, [sp, #12]
 800af70:	2b00      	cmp	r3, #0
 800af72:	dc37      	bgt.n	800afe4 <_dtoa_r+0x984>
 800af74:	9b06      	ldr	r3, [sp, #24]
 800af76:	2b02      	cmp	r3, #2
 800af78:	dd34      	ble.n	800afe4 <_dtoa_r+0x984>
 800af7a:	9b03      	ldr	r3, [sp, #12]
 800af7c:	9302      	str	r3, [sp, #8]
 800af7e:	9b02      	ldr	r3, [sp, #8]
 800af80:	b96b      	cbnz	r3, 800af9e <_dtoa_r+0x93e>
 800af82:	4631      	mov	r1, r6
 800af84:	2205      	movs	r2, #5
 800af86:	4620      	mov	r0, r4
 800af88:	f000 f9c6 	bl	800b318 <__multadd>
 800af8c:	4601      	mov	r1, r0
 800af8e:	4606      	mov	r6, r0
 800af90:	ee18 0a10 	vmov	r0, s16
 800af94:	f000 fbe0 	bl	800b758 <__mcmp>
 800af98:	2800      	cmp	r0, #0
 800af9a:	f73f adbb 	bgt.w	800ab14 <_dtoa_r+0x4b4>
 800af9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afa0:	9d01      	ldr	r5, [sp, #4]
 800afa2:	43db      	mvns	r3, r3
 800afa4:	9300      	str	r3, [sp, #0]
 800afa6:	f04f 0800 	mov.w	r8, #0
 800afaa:	4631      	mov	r1, r6
 800afac:	4620      	mov	r0, r4
 800afae:	f000 f991 	bl	800b2d4 <_Bfree>
 800afb2:	2f00      	cmp	r7, #0
 800afb4:	f43f aea4 	beq.w	800ad00 <_dtoa_r+0x6a0>
 800afb8:	f1b8 0f00 	cmp.w	r8, #0
 800afbc:	d005      	beq.n	800afca <_dtoa_r+0x96a>
 800afbe:	45b8      	cmp	r8, r7
 800afc0:	d003      	beq.n	800afca <_dtoa_r+0x96a>
 800afc2:	4641      	mov	r1, r8
 800afc4:	4620      	mov	r0, r4
 800afc6:	f000 f985 	bl	800b2d4 <_Bfree>
 800afca:	4639      	mov	r1, r7
 800afcc:	4620      	mov	r0, r4
 800afce:	f000 f981 	bl	800b2d4 <_Bfree>
 800afd2:	e695      	b.n	800ad00 <_dtoa_r+0x6a0>
 800afd4:	2600      	movs	r6, #0
 800afd6:	4637      	mov	r7, r6
 800afd8:	e7e1      	b.n	800af9e <_dtoa_r+0x93e>
 800afda:	9700      	str	r7, [sp, #0]
 800afdc:	4637      	mov	r7, r6
 800afde:	e599      	b.n	800ab14 <_dtoa_r+0x4b4>
 800afe0:	40240000 	.word	0x40240000
 800afe4:	9b08      	ldr	r3, [sp, #32]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f000 80ca 	beq.w	800b180 <_dtoa_r+0xb20>
 800afec:	9b03      	ldr	r3, [sp, #12]
 800afee:	9302      	str	r3, [sp, #8]
 800aff0:	2d00      	cmp	r5, #0
 800aff2:	dd05      	ble.n	800b000 <_dtoa_r+0x9a0>
 800aff4:	4639      	mov	r1, r7
 800aff6:	462a      	mov	r2, r5
 800aff8:	4620      	mov	r0, r4
 800affa:	f000 fb3d 	bl	800b678 <__lshift>
 800affe:	4607      	mov	r7, r0
 800b000:	f1b8 0f00 	cmp.w	r8, #0
 800b004:	d05b      	beq.n	800b0be <_dtoa_r+0xa5e>
 800b006:	6879      	ldr	r1, [r7, #4]
 800b008:	4620      	mov	r0, r4
 800b00a:	f000 f923 	bl	800b254 <_Balloc>
 800b00e:	4605      	mov	r5, r0
 800b010:	b928      	cbnz	r0, 800b01e <_dtoa_r+0x9be>
 800b012:	4b87      	ldr	r3, [pc, #540]	; (800b230 <_dtoa_r+0xbd0>)
 800b014:	4602      	mov	r2, r0
 800b016:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b01a:	f7ff bb3b 	b.w	800a694 <_dtoa_r+0x34>
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	3202      	adds	r2, #2
 800b022:	0092      	lsls	r2, r2, #2
 800b024:	f107 010c 	add.w	r1, r7, #12
 800b028:	300c      	adds	r0, #12
 800b02a:	f7fe fdd7 	bl	8009bdc <memcpy>
 800b02e:	2201      	movs	r2, #1
 800b030:	4629      	mov	r1, r5
 800b032:	4620      	mov	r0, r4
 800b034:	f000 fb20 	bl	800b678 <__lshift>
 800b038:	9b01      	ldr	r3, [sp, #4]
 800b03a:	f103 0901 	add.w	r9, r3, #1
 800b03e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b042:	4413      	add	r3, r2
 800b044:	9305      	str	r3, [sp, #20]
 800b046:	f00a 0301 	and.w	r3, sl, #1
 800b04a:	46b8      	mov	r8, r7
 800b04c:	9304      	str	r3, [sp, #16]
 800b04e:	4607      	mov	r7, r0
 800b050:	4631      	mov	r1, r6
 800b052:	ee18 0a10 	vmov	r0, s16
 800b056:	f7ff fa75 	bl	800a544 <quorem>
 800b05a:	4641      	mov	r1, r8
 800b05c:	9002      	str	r0, [sp, #8]
 800b05e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b062:	ee18 0a10 	vmov	r0, s16
 800b066:	f000 fb77 	bl	800b758 <__mcmp>
 800b06a:	463a      	mov	r2, r7
 800b06c:	9003      	str	r0, [sp, #12]
 800b06e:	4631      	mov	r1, r6
 800b070:	4620      	mov	r0, r4
 800b072:	f000 fb8d 	bl	800b790 <__mdiff>
 800b076:	68c2      	ldr	r2, [r0, #12]
 800b078:	f109 3bff 	add.w	fp, r9, #4294967295
 800b07c:	4605      	mov	r5, r0
 800b07e:	bb02      	cbnz	r2, 800b0c2 <_dtoa_r+0xa62>
 800b080:	4601      	mov	r1, r0
 800b082:	ee18 0a10 	vmov	r0, s16
 800b086:	f000 fb67 	bl	800b758 <__mcmp>
 800b08a:	4602      	mov	r2, r0
 800b08c:	4629      	mov	r1, r5
 800b08e:	4620      	mov	r0, r4
 800b090:	9207      	str	r2, [sp, #28]
 800b092:	f000 f91f 	bl	800b2d4 <_Bfree>
 800b096:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b09a:	ea43 0102 	orr.w	r1, r3, r2
 800b09e:	9b04      	ldr	r3, [sp, #16]
 800b0a0:	430b      	orrs	r3, r1
 800b0a2:	464d      	mov	r5, r9
 800b0a4:	d10f      	bne.n	800b0c6 <_dtoa_r+0xa66>
 800b0a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b0aa:	d02a      	beq.n	800b102 <_dtoa_r+0xaa2>
 800b0ac:	9b03      	ldr	r3, [sp, #12]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	dd02      	ble.n	800b0b8 <_dtoa_r+0xa58>
 800b0b2:	9b02      	ldr	r3, [sp, #8]
 800b0b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b0b8:	f88b a000 	strb.w	sl, [fp]
 800b0bc:	e775      	b.n	800afaa <_dtoa_r+0x94a>
 800b0be:	4638      	mov	r0, r7
 800b0c0:	e7ba      	b.n	800b038 <_dtoa_r+0x9d8>
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	e7e2      	b.n	800b08c <_dtoa_r+0xa2c>
 800b0c6:	9b03      	ldr	r3, [sp, #12]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	db04      	blt.n	800b0d6 <_dtoa_r+0xa76>
 800b0cc:	9906      	ldr	r1, [sp, #24]
 800b0ce:	430b      	orrs	r3, r1
 800b0d0:	9904      	ldr	r1, [sp, #16]
 800b0d2:	430b      	orrs	r3, r1
 800b0d4:	d122      	bne.n	800b11c <_dtoa_r+0xabc>
 800b0d6:	2a00      	cmp	r2, #0
 800b0d8:	ddee      	ble.n	800b0b8 <_dtoa_r+0xa58>
 800b0da:	ee18 1a10 	vmov	r1, s16
 800b0de:	2201      	movs	r2, #1
 800b0e0:	4620      	mov	r0, r4
 800b0e2:	f000 fac9 	bl	800b678 <__lshift>
 800b0e6:	4631      	mov	r1, r6
 800b0e8:	ee08 0a10 	vmov	s16, r0
 800b0ec:	f000 fb34 	bl	800b758 <__mcmp>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	dc03      	bgt.n	800b0fc <_dtoa_r+0xa9c>
 800b0f4:	d1e0      	bne.n	800b0b8 <_dtoa_r+0xa58>
 800b0f6:	f01a 0f01 	tst.w	sl, #1
 800b0fa:	d0dd      	beq.n	800b0b8 <_dtoa_r+0xa58>
 800b0fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b100:	d1d7      	bne.n	800b0b2 <_dtoa_r+0xa52>
 800b102:	2339      	movs	r3, #57	; 0x39
 800b104:	f88b 3000 	strb.w	r3, [fp]
 800b108:	462b      	mov	r3, r5
 800b10a:	461d      	mov	r5, r3
 800b10c:	3b01      	subs	r3, #1
 800b10e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b112:	2a39      	cmp	r2, #57	; 0x39
 800b114:	d071      	beq.n	800b1fa <_dtoa_r+0xb9a>
 800b116:	3201      	adds	r2, #1
 800b118:	701a      	strb	r2, [r3, #0]
 800b11a:	e746      	b.n	800afaa <_dtoa_r+0x94a>
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	dd07      	ble.n	800b130 <_dtoa_r+0xad0>
 800b120:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b124:	d0ed      	beq.n	800b102 <_dtoa_r+0xaa2>
 800b126:	f10a 0301 	add.w	r3, sl, #1
 800b12a:	f88b 3000 	strb.w	r3, [fp]
 800b12e:	e73c      	b.n	800afaa <_dtoa_r+0x94a>
 800b130:	9b05      	ldr	r3, [sp, #20]
 800b132:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b136:	4599      	cmp	r9, r3
 800b138:	d047      	beq.n	800b1ca <_dtoa_r+0xb6a>
 800b13a:	ee18 1a10 	vmov	r1, s16
 800b13e:	2300      	movs	r3, #0
 800b140:	220a      	movs	r2, #10
 800b142:	4620      	mov	r0, r4
 800b144:	f000 f8e8 	bl	800b318 <__multadd>
 800b148:	45b8      	cmp	r8, r7
 800b14a:	ee08 0a10 	vmov	s16, r0
 800b14e:	f04f 0300 	mov.w	r3, #0
 800b152:	f04f 020a 	mov.w	r2, #10
 800b156:	4641      	mov	r1, r8
 800b158:	4620      	mov	r0, r4
 800b15a:	d106      	bne.n	800b16a <_dtoa_r+0xb0a>
 800b15c:	f000 f8dc 	bl	800b318 <__multadd>
 800b160:	4680      	mov	r8, r0
 800b162:	4607      	mov	r7, r0
 800b164:	f109 0901 	add.w	r9, r9, #1
 800b168:	e772      	b.n	800b050 <_dtoa_r+0x9f0>
 800b16a:	f000 f8d5 	bl	800b318 <__multadd>
 800b16e:	4639      	mov	r1, r7
 800b170:	4680      	mov	r8, r0
 800b172:	2300      	movs	r3, #0
 800b174:	220a      	movs	r2, #10
 800b176:	4620      	mov	r0, r4
 800b178:	f000 f8ce 	bl	800b318 <__multadd>
 800b17c:	4607      	mov	r7, r0
 800b17e:	e7f1      	b.n	800b164 <_dtoa_r+0xb04>
 800b180:	9b03      	ldr	r3, [sp, #12]
 800b182:	9302      	str	r3, [sp, #8]
 800b184:	9d01      	ldr	r5, [sp, #4]
 800b186:	ee18 0a10 	vmov	r0, s16
 800b18a:	4631      	mov	r1, r6
 800b18c:	f7ff f9da 	bl	800a544 <quorem>
 800b190:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b194:	9b01      	ldr	r3, [sp, #4]
 800b196:	f805 ab01 	strb.w	sl, [r5], #1
 800b19a:	1aea      	subs	r2, r5, r3
 800b19c:	9b02      	ldr	r3, [sp, #8]
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	dd09      	ble.n	800b1b6 <_dtoa_r+0xb56>
 800b1a2:	ee18 1a10 	vmov	r1, s16
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	220a      	movs	r2, #10
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	f000 f8b4 	bl	800b318 <__multadd>
 800b1b0:	ee08 0a10 	vmov	s16, r0
 800b1b4:	e7e7      	b.n	800b186 <_dtoa_r+0xb26>
 800b1b6:	9b02      	ldr	r3, [sp, #8]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	bfc8      	it	gt
 800b1bc:	461d      	movgt	r5, r3
 800b1be:	9b01      	ldr	r3, [sp, #4]
 800b1c0:	bfd8      	it	le
 800b1c2:	2501      	movle	r5, #1
 800b1c4:	441d      	add	r5, r3
 800b1c6:	f04f 0800 	mov.w	r8, #0
 800b1ca:	ee18 1a10 	vmov	r1, s16
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f000 fa51 	bl	800b678 <__lshift>
 800b1d6:	4631      	mov	r1, r6
 800b1d8:	ee08 0a10 	vmov	s16, r0
 800b1dc:	f000 fabc 	bl	800b758 <__mcmp>
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	dc91      	bgt.n	800b108 <_dtoa_r+0xaa8>
 800b1e4:	d102      	bne.n	800b1ec <_dtoa_r+0xb8c>
 800b1e6:	f01a 0f01 	tst.w	sl, #1
 800b1ea:	d18d      	bne.n	800b108 <_dtoa_r+0xaa8>
 800b1ec:	462b      	mov	r3, r5
 800b1ee:	461d      	mov	r5, r3
 800b1f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1f4:	2a30      	cmp	r2, #48	; 0x30
 800b1f6:	d0fa      	beq.n	800b1ee <_dtoa_r+0xb8e>
 800b1f8:	e6d7      	b.n	800afaa <_dtoa_r+0x94a>
 800b1fa:	9a01      	ldr	r2, [sp, #4]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d184      	bne.n	800b10a <_dtoa_r+0xaaa>
 800b200:	9b00      	ldr	r3, [sp, #0]
 800b202:	3301      	adds	r3, #1
 800b204:	9300      	str	r3, [sp, #0]
 800b206:	2331      	movs	r3, #49	; 0x31
 800b208:	7013      	strb	r3, [r2, #0]
 800b20a:	e6ce      	b.n	800afaa <_dtoa_r+0x94a>
 800b20c:	4b09      	ldr	r3, [pc, #36]	; (800b234 <_dtoa_r+0xbd4>)
 800b20e:	f7ff ba95 	b.w	800a73c <_dtoa_r+0xdc>
 800b212:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b214:	2b00      	cmp	r3, #0
 800b216:	f47f aa6e 	bne.w	800a6f6 <_dtoa_r+0x96>
 800b21a:	4b07      	ldr	r3, [pc, #28]	; (800b238 <_dtoa_r+0xbd8>)
 800b21c:	f7ff ba8e 	b.w	800a73c <_dtoa_r+0xdc>
 800b220:	9b02      	ldr	r3, [sp, #8]
 800b222:	2b00      	cmp	r3, #0
 800b224:	dcae      	bgt.n	800b184 <_dtoa_r+0xb24>
 800b226:	9b06      	ldr	r3, [sp, #24]
 800b228:	2b02      	cmp	r3, #2
 800b22a:	f73f aea8 	bgt.w	800af7e <_dtoa_r+0x91e>
 800b22e:	e7a9      	b.n	800b184 <_dtoa_r+0xb24>
 800b230:	0800ce97 	.word	0x0800ce97
 800b234:	0800cdf4 	.word	0x0800cdf4
 800b238:	0800ce18 	.word	0x0800ce18

0800b23c <_localeconv_r>:
 800b23c:	4800      	ldr	r0, [pc, #0]	; (800b240 <_localeconv_r+0x4>)
 800b23e:	4770      	bx	lr
 800b240:	20000188 	.word	0x20000188

0800b244 <malloc>:
 800b244:	4b02      	ldr	r3, [pc, #8]	; (800b250 <malloc+0xc>)
 800b246:	4601      	mov	r1, r0
 800b248:	6818      	ldr	r0, [r3, #0]
 800b24a:	f000 bc09 	b.w	800ba60 <_malloc_r>
 800b24e:	bf00      	nop
 800b250:	20000034 	.word	0x20000034

0800b254 <_Balloc>:
 800b254:	b570      	push	{r4, r5, r6, lr}
 800b256:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b258:	4604      	mov	r4, r0
 800b25a:	460d      	mov	r5, r1
 800b25c:	b976      	cbnz	r6, 800b27c <_Balloc+0x28>
 800b25e:	2010      	movs	r0, #16
 800b260:	f7ff fff0 	bl	800b244 <malloc>
 800b264:	4602      	mov	r2, r0
 800b266:	6260      	str	r0, [r4, #36]	; 0x24
 800b268:	b920      	cbnz	r0, 800b274 <_Balloc+0x20>
 800b26a:	4b18      	ldr	r3, [pc, #96]	; (800b2cc <_Balloc+0x78>)
 800b26c:	4818      	ldr	r0, [pc, #96]	; (800b2d0 <_Balloc+0x7c>)
 800b26e:	2166      	movs	r1, #102	; 0x66
 800b270:	f000 fdd6 	bl	800be20 <__assert_func>
 800b274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b278:	6006      	str	r6, [r0, #0]
 800b27a:	60c6      	str	r6, [r0, #12]
 800b27c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b27e:	68f3      	ldr	r3, [r6, #12]
 800b280:	b183      	cbz	r3, 800b2a4 <_Balloc+0x50>
 800b282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b284:	68db      	ldr	r3, [r3, #12]
 800b286:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b28a:	b9b8      	cbnz	r0, 800b2bc <_Balloc+0x68>
 800b28c:	2101      	movs	r1, #1
 800b28e:	fa01 f605 	lsl.w	r6, r1, r5
 800b292:	1d72      	adds	r2, r6, #5
 800b294:	0092      	lsls	r2, r2, #2
 800b296:	4620      	mov	r0, r4
 800b298:	f000 fb60 	bl	800b95c <_calloc_r>
 800b29c:	b160      	cbz	r0, 800b2b8 <_Balloc+0x64>
 800b29e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b2a2:	e00e      	b.n	800b2c2 <_Balloc+0x6e>
 800b2a4:	2221      	movs	r2, #33	; 0x21
 800b2a6:	2104      	movs	r1, #4
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	f000 fb57 	bl	800b95c <_calloc_r>
 800b2ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2b0:	60f0      	str	r0, [r6, #12]
 800b2b2:	68db      	ldr	r3, [r3, #12]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1e4      	bne.n	800b282 <_Balloc+0x2e>
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	bd70      	pop	{r4, r5, r6, pc}
 800b2bc:	6802      	ldr	r2, [r0, #0]
 800b2be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b2c8:	e7f7      	b.n	800b2ba <_Balloc+0x66>
 800b2ca:	bf00      	nop
 800b2cc:	0800ce25 	.word	0x0800ce25
 800b2d0:	0800cea8 	.word	0x0800cea8

0800b2d4 <_Bfree>:
 800b2d4:	b570      	push	{r4, r5, r6, lr}
 800b2d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2d8:	4605      	mov	r5, r0
 800b2da:	460c      	mov	r4, r1
 800b2dc:	b976      	cbnz	r6, 800b2fc <_Bfree+0x28>
 800b2de:	2010      	movs	r0, #16
 800b2e0:	f7ff ffb0 	bl	800b244 <malloc>
 800b2e4:	4602      	mov	r2, r0
 800b2e6:	6268      	str	r0, [r5, #36]	; 0x24
 800b2e8:	b920      	cbnz	r0, 800b2f4 <_Bfree+0x20>
 800b2ea:	4b09      	ldr	r3, [pc, #36]	; (800b310 <_Bfree+0x3c>)
 800b2ec:	4809      	ldr	r0, [pc, #36]	; (800b314 <_Bfree+0x40>)
 800b2ee:	218a      	movs	r1, #138	; 0x8a
 800b2f0:	f000 fd96 	bl	800be20 <__assert_func>
 800b2f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2f8:	6006      	str	r6, [r0, #0]
 800b2fa:	60c6      	str	r6, [r0, #12]
 800b2fc:	b13c      	cbz	r4, 800b30e <_Bfree+0x3a>
 800b2fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b300:	6862      	ldr	r2, [r4, #4]
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b308:	6021      	str	r1, [r4, #0]
 800b30a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b30e:	bd70      	pop	{r4, r5, r6, pc}
 800b310:	0800ce25 	.word	0x0800ce25
 800b314:	0800cea8 	.word	0x0800cea8

0800b318 <__multadd>:
 800b318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b31c:	690d      	ldr	r5, [r1, #16]
 800b31e:	4607      	mov	r7, r0
 800b320:	460c      	mov	r4, r1
 800b322:	461e      	mov	r6, r3
 800b324:	f101 0c14 	add.w	ip, r1, #20
 800b328:	2000      	movs	r0, #0
 800b32a:	f8dc 3000 	ldr.w	r3, [ip]
 800b32e:	b299      	uxth	r1, r3
 800b330:	fb02 6101 	mla	r1, r2, r1, r6
 800b334:	0c1e      	lsrs	r6, r3, #16
 800b336:	0c0b      	lsrs	r3, r1, #16
 800b338:	fb02 3306 	mla	r3, r2, r6, r3
 800b33c:	b289      	uxth	r1, r1
 800b33e:	3001      	adds	r0, #1
 800b340:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b344:	4285      	cmp	r5, r0
 800b346:	f84c 1b04 	str.w	r1, [ip], #4
 800b34a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b34e:	dcec      	bgt.n	800b32a <__multadd+0x12>
 800b350:	b30e      	cbz	r6, 800b396 <__multadd+0x7e>
 800b352:	68a3      	ldr	r3, [r4, #8]
 800b354:	42ab      	cmp	r3, r5
 800b356:	dc19      	bgt.n	800b38c <__multadd+0x74>
 800b358:	6861      	ldr	r1, [r4, #4]
 800b35a:	4638      	mov	r0, r7
 800b35c:	3101      	adds	r1, #1
 800b35e:	f7ff ff79 	bl	800b254 <_Balloc>
 800b362:	4680      	mov	r8, r0
 800b364:	b928      	cbnz	r0, 800b372 <__multadd+0x5a>
 800b366:	4602      	mov	r2, r0
 800b368:	4b0c      	ldr	r3, [pc, #48]	; (800b39c <__multadd+0x84>)
 800b36a:	480d      	ldr	r0, [pc, #52]	; (800b3a0 <__multadd+0x88>)
 800b36c:	21b5      	movs	r1, #181	; 0xb5
 800b36e:	f000 fd57 	bl	800be20 <__assert_func>
 800b372:	6922      	ldr	r2, [r4, #16]
 800b374:	3202      	adds	r2, #2
 800b376:	f104 010c 	add.w	r1, r4, #12
 800b37a:	0092      	lsls	r2, r2, #2
 800b37c:	300c      	adds	r0, #12
 800b37e:	f7fe fc2d 	bl	8009bdc <memcpy>
 800b382:	4621      	mov	r1, r4
 800b384:	4638      	mov	r0, r7
 800b386:	f7ff ffa5 	bl	800b2d4 <_Bfree>
 800b38a:	4644      	mov	r4, r8
 800b38c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b390:	3501      	adds	r5, #1
 800b392:	615e      	str	r6, [r3, #20]
 800b394:	6125      	str	r5, [r4, #16]
 800b396:	4620      	mov	r0, r4
 800b398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b39c:	0800ce97 	.word	0x0800ce97
 800b3a0:	0800cea8 	.word	0x0800cea8

0800b3a4 <__hi0bits>:
 800b3a4:	0c03      	lsrs	r3, r0, #16
 800b3a6:	041b      	lsls	r3, r3, #16
 800b3a8:	b9d3      	cbnz	r3, 800b3e0 <__hi0bits+0x3c>
 800b3aa:	0400      	lsls	r0, r0, #16
 800b3ac:	2310      	movs	r3, #16
 800b3ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b3b2:	bf04      	itt	eq
 800b3b4:	0200      	lsleq	r0, r0, #8
 800b3b6:	3308      	addeq	r3, #8
 800b3b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b3bc:	bf04      	itt	eq
 800b3be:	0100      	lsleq	r0, r0, #4
 800b3c0:	3304      	addeq	r3, #4
 800b3c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b3c6:	bf04      	itt	eq
 800b3c8:	0080      	lsleq	r0, r0, #2
 800b3ca:	3302      	addeq	r3, #2
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	db05      	blt.n	800b3dc <__hi0bits+0x38>
 800b3d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b3d4:	f103 0301 	add.w	r3, r3, #1
 800b3d8:	bf08      	it	eq
 800b3da:	2320      	moveq	r3, #32
 800b3dc:	4618      	mov	r0, r3
 800b3de:	4770      	bx	lr
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	e7e4      	b.n	800b3ae <__hi0bits+0xa>

0800b3e4 <__lo0bits>:
 800b3e4:	6803      	ldr	r3, [r0, #0]
 800b3e6:	f013 0207 	ands.w	r2, r3, #7
 800b3ea:	4601      	mov	r1, r0
 800b3ec:	d00b      	beq.n	800b406 <__lo0bits+0x22>
 800b3ee:	07da      	lsls	r2, r3, #31
 800b3f0:	d423      	bmi.n	800b43a <__lo0bits+0x56>
 800b3f2:	0798      	lsls	r0, r3, #30
 800b3f4:	bf49      	itett	mi
 800b3f6:	085b      	lsrmi	r3, r3, #1
 800b3f8:	089b      	lsrpl	r3, r3, #2
 800b3fa:	2001      	movmi	r0, #1
 800b3fc:	600b      	strmi	r3, [r1, #0]
 800b3fe:	bf5c      	itt	pl
 800b400:	600b      	strpl	r3, [r1, #0]
 800b402:	2002      	movpl	r0, #2
 800b404:	4770      	bx	lr
 800b406:	b298      	uxth	r0, r3
 800b408:	b9a8      	cbnz	r0, 800b436 <__lo0bits+0x52>
 800b40a:	0c1b      	lsrs	r3, r3, #16
 800b40c:	2010      	movs	r0, #16
 800b40e:	b2da      	uxtb	r2, r3
 800b410:	b90a      	cbnz	r2, 800b416 <__lo0bits+0x32>
 800b412:	3008      	adds	r0, #8
 800b414:	0a1b      	lsrs	r3, r3, #8
 800b416:	071a      	lsls	r2, r3, #28
 800b418:	bf04      	itt	eq
 800b41a:	091b      	lsreq	r3, r3, #4
 800b41c:	3004      	addeq	r0, #4
 800b41e:	079a      	lsls	r2, r3, #30
 800b420:	bf04      	itt	eq
 800b422:	089b      	lsreq	r3, r3, #2
 800b424:	3002      	addeq	r0, #2
 800b426:	07da      	lsls	r2, r3, #31
 800b428:	d403      	bmi.n	800b432 <__lo0bits+0x4e>
 800b42a:	085b      	lsrs	r3, r3, #1
 800b42c:	f100 0001 	add.w	r0, r0, #1
 800b430:	d005      	beq.n	800b43e <__lo0bits+0x5a>
 800b432:	600b      	str	r3, [r1, #0]
 800b434:	4770      	bx	lr
 800b436:	4610      	mov	r0, r2
 800b438:	e7e9      	b.n	800b40e <__lo0bits+0x2a>
 800b43a:	2000      	movs	r0, #0
 800b43c:	4770      	bx	lr
 800b43e:	2020      	movs	r0, #32
 800b440:	4770      	bx	lr
	...

0800b444 <__i2b>:
 800b444:	b510      	push	{r4, lr}
 800b446:	460c      	mov	r4, r1
 800b448:	2101      	movs	r1, #1
 800b44a:	f7ff ff03 	bl	800b254 <_Balloc>
 800b44e:	4602      	mov	r2, r0
 800b450:	b928      	cbnz	r0, 800b45e <__i2b+0x1a>
 800b452:	4b05      	ldr	r3, [pc, #20]	; (800b468 <__i2b+0x24>)
 800b454:	4805      	ldr	r0, [pc, #20]	; (800b46c <__i2b+0x28>)
 800b456:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b45a:	f000 fce1 	bl	800be20 <__assert_func>
 800b45e:	2301      	movs	r3, #1
 800b460:	6144      	str	r4, [r0, #20]
 800b462:	6103      	str	r3, [r0, #16]
 800b464:	bd10      	pop	{r4, pc}
 800b466:	bf00      	nop
 800b468:	0800ce97 	.word	0x0800ce97
 800b46c:	0800cea8 	.word	0x0800cea8

0800b470 <__multiply>:
 800b470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b474:	4691      	mov	r9, r2
 800b476:	690a      	ldr	r2, [r1, #16]
 800b478:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	bfb8      	it	lt
 800b480:	460b      	movlt	r3, r1
 800b482:	460c      	mov	r4, r1
 800b484:	bfbc      	itt	lt
 800b486:	464c      	movlt	r4, r9
 800b488:	4699      	movlt	r9, r3
 800b48a:	6927      	ldr	r7, [r4, #16]
 800b48c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b490:	68a3      	ldr	r3, [r4, #8]
 800b492:	6861      	ldr	r1, [r4, #4]
 800b494:	eb07 060a 	add.w	r6, r7, sl
 800b498:	42b3      	cmp	r3, r6
 800b49a:	b085      	sub	sp, #20
 800b49c:	bfb8      	it	lt
 800b49e:	3101      	addlt	r1, #1
 800b4a0:	f7ff fed8 	bl	800b254 <_Balloc>
 800b4a4:	b930      	cbnz	r0, 800b4b4 <__multiply+0x44>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	4b44      	ldr	r3, [pc, #272]	; (800b5bc <__multiply+0x14c>)
 800b4aa:	4845      	ldr	r0, [pc, #276]	; (800b5c0 <__multiply+0x150>)
 800b4ac:	f240 115d 	movw	r1, #349	; 0x15d
 800b4b0:	f000 fcb6 	bl	800be20 <__assert_func>
 800b4b4:	f100 0514 	add.w	r5, r0, #20
 800b4b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b4bc:	462b      	mov	r3, r5
 800b4be:	2200      	movs	r2, #0
 800b4c0:	4543      	cmp	r3, r8
 800b4c2:	d321      	bcc.n	800b508 <__multiply+0x98>
 800b4c4:	f104 0314 	add.w	r3, r4, #20
 800b4c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b4cc:	f109 0314 	add.w	r3, r9, #20
 800b4d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b4d4:	9202      	str	r2, [sp, #8]
 800b4d6:	1b3a      	subs	r2, r7, r4
 800b4d8:	3a15      	subs	r2, #21
 800b4da:	f022 0203 	bic.w	r2, r2, #3
 800b4de:	3204      	adds	r2, #4
 800b4e0:	f104 0115 	add.w	r1, r4, #21
 800b4e4:	428f      	cmp	r7, r1
 800b4e6:	bf38      	it	cc
 800b4e8:	2204      	movcc	r2, #4
 800b4ea:	9201      	str	r2, [sp, #4]
 800b4ec:	9a02      	ldr	r2, [sp, #8]
 800b4ee:	9303      	str	r3, [sp, #12]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d80c      	bhi.n	800b50e <__multiply+0x9e>
 800b4f4:	2e00      	cmp	r6, #0
 800b4f6:	dd03      	ble.n	800b500 <__multiply+0x90>
 800b4f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d05a      	beq.n	800b5b6 <__multiply+0x146>
 800b500:	6106      	str	r6, [r0, #16]
 800b502:	b005      	add	sp, #20
 800b504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b508:	f843 2b04 	str.w	r2, [r3], #4
 800b50c:	e7d8      	b.n	800b4c0 <__multiply+0x50>
 800b50e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b512:	f1ba 0f00 	cmp.w	sl, #0
 800b516:	d024      	beq.n	800b562 <__multiply+0xf2>
 800b518:	f104 0e14 	add.w	lr, r4, #20
 800b51c:	46a9      	mov	r9, r5
 800b51e:	f04f 0c00 	mov.w	ip, #0
 800b522:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b526:	f8d9 1000 	ldr.w	r1, [r9]
 800b52a:	fa1f fb82 	uxth.w	fp, r2
 800b52e:	b289      	uxth	r1, r1
 800b530:	fb0a 110b 	mla	r1, sl, fp, r1
 800b534:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b538:	f8d9 2000 	ldr.w	r2, [r9]
 800b53c:	4461      	add	r1, ip
 800b53e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b542:	fb0a c20b 	mla	r2, sl, fp, ip
 800b546:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b54a:	b289      	uxth	r1, r1
 800b54c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b550:	4577      	cmp	r7, lr
 800b552:	f849 1b04 	str.w	r1, [r9], #4
 800b556:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b55a:	d8e2      	bhi.n	800b522 <__multiply+0xb2>
 800b55c:	9a01      	ldr	r2, [sp, #4]
 800b55e:	f845 c002 	str.w	ip, [r5, r2]
 800b562:	9a03      	ldr	r2, [sp, #12]
 800b564:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b568:	3304      	adds	r3, #4
 800b56a:	f1b9 0f00 	cmp.w	r9, #0
 800b56e:	d020      	beq.n	800b5b2 <__multiply+0x142>
 800b570:	6829      	ldr	r1, [r5, #0]
 800b572:	f104 0c14 	add.w	ip, r4, #20
 800b576:	46ae      	mov	lr, r5
 800b578:	f04f 0a00 	mov.w	sl, #0
 800b57c:	f8bc b000 	ldrh.w	fp, [ip]
 800b580:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b584:	fb09 220b 	mla	r2, r9, fp, r2
 800b588:	4492      	add	sl, r2
 800b58a:	b289      	uxth	r1, r1
 800b58c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b590:	f84e 1b04 	str.w	r1, [lr], #4
 800b594:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b598:	f8be 1000 	ldrh.w	r1, [lr]
 800b59c:	0c12      	lsrs	r2, r2, #16
 800b59e:	fb09 1102 	mla	r1, r9, r2, r1
 800b5a2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b5a6:	4567      	cmp	r7, ip
 800b5a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b5ac:	d8e6      	bhi.n	800b57c <__multiply+0x10c>
 800b5ae:	9a01      	ldr	r2, [sp, #4]
 800b5b0:	50a9      	str	r1, [r5, r2]
 800b5b2:	3504      	adds	r5, #4
 800b5b4:	e79a      	b.n	800b4ec <__multiply+0x7c>
 800b5b6:	3e01      	subs	r6, #1
 800b5b8:	e79c      	b.n	800b4f4 <__multiply+0x84>
 800b5ba:	bf00      	nop
 800b5bc:	0800ce97 	.word	0x0800ce97
 800b5c0:	0800cea8 	.word	0x0800cea8

0800b5c4 <__pow5mult>:
 800b5c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5c8:	4615      	mov	r5, r2
 800b5ca:	f012 0203 	ands.w	r2, r2, #3
 800b5ce:	4606      	mov	r6, r0
 800b5d0:	460f      	mov	r7, r1
 800b5d2:	d007      	beq.n	800b5e4 <__pow5mult+0x20>
 800b5d4:	4c25      	ldr	r4, [pc, #148]	; (800b66c <__pow5mult+0xa8>)
 800b5d6:	3a01      	subs	r2, #1
 800b5d8:	2300      	movs	r3, #0
 800b5da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b5de:	f7ff fe9b 	bl	800b318 <__multadd>
 800b5e2:	4607      	mov	r7, r0
 800b5e4:	10ad      	asrs	r5, r5, #2
 800b5e6:	d03d      	beq.n	800b664 <__pow5mult+0xa0>
 800b5e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b5ea:	b97c      	cbnz	r4, 800b60c <__pow5mult+0x48>
 800b5ec:	2010      	movs	r0, #16
 800b5ee:	f7ff fe29 	bl	800b244 <malloc>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	6270      	str	r0, [r6, #36]	; 0x24
 800b5f6:	b928      	cbnz	r0, 800b604 <__pow5mult+0x40>
 800b5f8:	4b1d      	ldr	r3, [pc, #116]	; (800b670 <__pow5mult+0xac>)
 800b5fa:	481e      	ldr	r0, [pc, #120]	; (800b674 <__pow5mult+0xb0>)
 800b5fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b600:	f000 fc0e 	bl	800be20 <__assert_func>
 800b604:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b608:	6004      	str	r4, [r0, #0]
 800b60a:	60c4      	str	r4, [r0, #12]
 800b60c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b610:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b614:	b94c      	cbnz	r4, 800b62a <__pow5mult+0x66>
 800b616:	f240 2171 	movw	r1, #625	; 0x271
 800b61a:	4630      	mov	r0, r6
 800b61c:	f7ff ff12 	bl	800b444 <__i2b>
 800b620:	2300      	movs	r3, #0
 800b622:	f8c8 0008 	str.w	r0, [r8, #8]
 800b626:	4604      	mov	r4, r0
 800b628:	6003      	str	r3, [r0, #0]
 800b62a:	f04f 0900 	mov.w	r9, #0
 800b62e:	07eb      	lsls	r3, r5, #31
 800b630:	d50a      	bpl.n	800b648 <__pow5mult+0x84>
 800b632:	4639      	mov	r1, r7
 800b634:	4622      	mov	r2, r4
 800b636:	4630      	mov	r0, r6
 800b638:	f7ff ff1a 	bl	800b470 <__multiply>
 800b63c:	4639      	mov	r1, r7
 800b63e:	4680      	mov	r8, r0
 800b640:	4630      	mov	r0, r6
 800b642:	f7ff fe47 	bl	800b2d4 <_Bfree>
 800b646:	4647      	mov	r7, r8
 800b648:	106d      	asrs	r5, r5, #1
 800b64a:	d00b      	beq.n	800b664 <__pow5mult+0xa0>
 800b64c:	6820      	ldr	r0, [r4, #0]
 800b64e:	b938      	cbnz	r0, 800b660 <__pow5mult+0x9c>
 800b650:	4622      	mov	r2, r4
 800b652:	4621      	mov	r1, r4
 800b654:	4630      	mov	r0, r6
 800b656:	f7ff ff0b 	bl	800b470 <__multiply>
 800b65a:	6020      	str	r0, [r4, #0]
 800b65c:	f8c0 9000 	str.w	r9, [r0]
 800b660:	4604      	mov	r4, r0
 800b662:	e7e4      	b.n	800b62e <__pow5mult+0x6a>
 800b664:	4638      	mov	r0, r7
 800b666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b66a:	bf00      	nop
 800b66c:	0800cff8 	.word	0x0800cff8
 800b670:	0800ce25 	.word	0x0800ce25
 800b674:	0800cea8 	.word	0x0800cea8

0800b678 <__lshift>:
 800b678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b67c:	460c      	mov	r4, r1
 800b67e:	6849      	ldr	r1, [r1, #4]
 800b680:	6923      	ldr	r3, [r4, #16]
 800b682:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b686:	68a3      	ldr	r3, [r4, #8]
 800b688:	4607      	mov	r7, r0
 800b68a:	4691      	mov	r9, r2
 800b68c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b690:	f108 0601 	add.w	r6, r8, #1
 800b694:	42b3      	cmp	r3, r6
 800b696:	db0b      	blt.n	800b6b0 <__lshift+0x38>
 800b698:	4638      	mov	r0, r7
 800b69a:	f7ff fddb 	bl	800b254 <_Balloc>
 800b69e:	4605      	mov	r5, r0
 800b6a0:	b948      	cbnz	r0, 800b6b6 <__lshift+0x3e>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	4b2a      	ldr	r3, [pc, #168]	; (800b750 <__lshift+0xd8>)
 800b6a6:	482b      	ldr	r0, [pc, #172]	; (800b754 <__lshift+0xdc>)
 800b6a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b6ac:	f000 fbb8 	bl	800be20 <__assert_func>
 800b6b0:	3101      	adds	r1, #1
 800b6b2:	005b      	lsls	r3, r3, #1
 800b6b4:	e7ee      	b.n	800b694 <__lshift+0x1c>
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	f100 0114 	add.w	r1, r0, #20
 800b6bc:	f100 0210 	add.w	r2, r0, #16
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	4553      	cmp	r3, sl
 800b6c4:	db37      	blt.n	800b736 <__lshift+0xbe>
 800b6c6:	6920      	ldr	r0, [r4, #16]
 800b6c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6cc:	f104 0314 	add.w	r3, r4, #20
 800b6d0:	f019 091f 	ands.w	r9, r9, #31
 800b6d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b6d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b6dc:	d02f      	beq.n	800b73e <__lshift+0xc6>
 800b6de:	f1c9 0e20 	rsb	lr, r9, #32
 800b6e2:	468a      	mov	sl, r1
 800b6e4:	f04f 0c00 	mov.w	ip, #0
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	fa02 f209 	lsl.w	r2, r2, r9
 800b6ee:	ea42 020c 	orr.w	r2, r2, ip
 800b6f2:	f84a 2b04 	str.w	r2, [sl], #4
 800b6f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6fa:	4298      	cmp	r0, r3
 800b6fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b700:	d8f2      	bhi.n	800b6e8 <__lshift+0x70>
 800b702:	1b03      	subs	r3, r0, r4
 800b704:	3b15      	subs	r3, #21
 800b706:	f023 0303 	bic.w	r3, r3, #3
 800b70a:	3304      	adds	r3, #4
 800b70c:	f104 0215 	add.w	r2, r4, #21
 800b710:	4290      	cmp	r0, r2
 800b712:	bf38      	it	cc
 800b714:	2304      	movcc	r3, #4
 800b716:	f841 c003 	str.w	ip, [r1, r3]
 800b71a:	f1bc 0f00 	cmp.w	ip, #0
 800b71e:	d001      	beq.n	800b724 <__lshift+0xac>
 800b720:	f108 0602 	add.w	r6, r8, #2
 800b724:	3e01      	subs	r6, #1
 800b726:	4638      	mov	r0, r7
 800b728:	612e      	str	r6, [r5, #16]
 800b72a:	4621      	mov	r1, r4
 800b72c:	f7ff fdd2 	bl	800b2d4 <_Bfree>
 800b730:	4628      	mov	r0, r5
 800b732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b736:	f842 0f04 	str.w	r0, [r2, #4]!
 800b73a:	3301      	adds	r3, #1
 800b73c:	e7c1      	b.n	800b6c2 <__lshift+0x4a>
 800b73e:	3904      	subs	r1, #4
 800b740:	f853 2b04 	ldr.w	r2, [r3], #4
 800b744:	f841 2f04 	str.w	r2, [r1, #4]!
 800b748:	4298      	cmp	r0, r3
 800b74a:	d8f9      	bhi.n	800b740 <__lshift+0xc8>
 800b74c:	e7ea      	b.n	800b724 <__lshift+0xac>
 800b74e:	bf00      	nop
 800b750:	0800ce97 	.word	0x0800ce97
 800b754:	0800cea8 	.word	0x0800cea8

0800b758 <__mcmp>:
 800b758:	b530      	push	{r4, r5, lr}
 800b75a:	6902      	ldr	r2, [r0, #16]
 800b75c:	690c      	ldr	r4, [r1, #16]
 800b75e:	1b12      	subs	r2, r2, r4
 800b760:	d10e      	bne.n	800b780 <__mcmp+0x28>
 800b762:	f100 0314 	add.w	r3, r0, #20
 800b766:	3114      	adds	r1, #20
 800b768:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b76c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b770:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b774:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b778:	42a5      	cmp	r5, r4
 800b77a:	d003      	beq.n	800b784 <__mcmp+0x2c>
 800b77c:	d305      	bcc.n	800b78a <__mcmp+0x32>
 800b77e:	2201      	movs	r2, #1
 800b780:	4610      	mov	r0, r2
 800b782:	bd30      	pop	{r4, r5, pc}
 800b784:	4283      	cmp	r3, r0
 800b786:	d3f3      	bcc.n	800b770 <__mcmp+0x18>
 800b788:	e7fa      	b.n	800b780 <__mcmp+0x28>
 800b78a:	f04f 32ff 	mov.w	r2, #4294967295
 800b78e:	e7f7      	b.n	800b780 <__mcmp+0x28>

0800b790 <__mdiff>:
 800b790:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b794:	460c      	mov	r4, r1
 800b796:	4606      	mov	r6, r0
 800b798:	4611      	mov	r1, r2
 800b79a:	4620      	mov	r0, r4
 800b79c:	4690      	mov	r8, r2
 800b79e:	f7ff ffdb 	bl	800b758 <__mcmp>
 800b7a2:	1e05      	subs	r5, r0, #0
 800b7a4:	d110      	bne.n	800b7c8 <__mdiff+0x38>
 800b7a6:	4629      	mov	r1, r5
 800b7a8:	4630      	mov	r0, r6
 800b7aa:	f7ff fd53 	bl	800b254 <_Balloc>
 800b7ae:	b930      	cbnz	r0, 800b7be <__mdiff+0x2e>
 800b7b0:	4b3a      	ldr	r3, [pc, #232]	; (800b89c <__mdiff+0x10c>)
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	f240 2132 	movw	r1, #562	; 0x232
 800b7b8:	4839      	ldr	r0, [pc, #228]	; (800b8a0 <__mdiff+0x110>)
 800b7ba:	f000 fb31 	bl	800be20 <__assert_func>
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b7c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c8:	bfa4      	itt	ge
 800b7ca:	4643      	movge	r3, r8
 800b7cc:	46a0      	movge	r8, r4
 800b7ce:	4630      	mov	r0, r6
 800b7d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b7d4:	bfa6      	itte	ge
 800b7d6:	461c      	movge	r4, r3
 800b7d8:	2500      	movge	r5, #0
 800b7da:	2501      	movlt	r5, #1
 800b7dc:	f7ff fd3a 	bl	800b254 <_Balloc>
 800b7e0:	b920      	cbnz	r0, 800b7ec <__mdiff+0x5c>
 800b7e2:	4b2e      	ldr	r3, [pc, #184]	; (800b89c <__mdiff+0x10c>)
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b7ea:	e7e5      	b.n	800b7b8 <__mdiff+0x28>
 800b7ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b7f0:	6926      	ldr	r6, [r4, #16]
 800b7f2:	60c5      	str	r5, [r0, #12]
 800b7f4:	f104 0914 	add.w	r9, r4, #20
 800b7f8:	f108 0514 	add.w	r5, r8, #20
 800b7fc:	f100 0e14 	add.w	lr, r0, #20
 800b800:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b804:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b808:	f108 0210 	add.w	r2, r8, #16
 800b80c:	46f2      	mov	sl, lr
 800b80e:	2100      	movs	r1, #0
 800b810:	f859 3b04 	ldr.w	r3, [r9], #4
 800b814:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b818:	fa1f f883 	uxth.w	r8, r3
 800b81c:	fa11 f18b 	uxtah	r1, r1, fp
 800b820:	0c1b      	lsrs	r3, r3, #16
 800b822:	eba1 0808 	sub.w	r8, r1, r8
 800b826:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b82a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b82e:	fa1f f888 	uxth.w	r8, r8
 800b832:	1419      	asrs	r1, r3, #16
 800b834:	454e      	cmp	r6, r9
 800b836:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b83a:	f84a 3b04 	str.w	r3, [sl], #4
 800b83e:	d8e7      	bhi.n	800b810 <__mdiff+0x80>
 800b840:	1b33      	subs	r3, r6, r4
 800b842:	3b15      	subs	r3, #21
 800b844:	f023 0303 	bic.w	r3, r3, #3
 800b848:	3304      	adds	r3, #4
 800b84a:	3415      	adds	r4, #21
 800b84c:	42a6      	cmp	r6, r4
 800b84e:	bf38      	it	cc
 800b850:	2304      	movcc	r3, #4
 800b852:	441d      	add	r5, r3
 800b854:	4473      	add	r3, lr
 800b856:	469e      	mov	lr, r3
 800b858:	462e      	mov	r6, r5
 800b85a:	4566      	cmp	r6, ip
 800b85c:	d30e      	bcc.n	800b87c <__mdiff+0xec>
 800b85e:	f10c 0203 	add.w	r2, ip, #3
 800b862:	1b52      	subs	r2, r2, r5
 800b864:	f022 0203 	bic.w	r2, r2, #3
 800b868:	3d03      	subs	r5, #3
 800b86a:	45ac      	cmp	ip, r5
 800b86c:	bf38      	it	cc
 800b86e:	2200      	movcc	r2, #0
 800b870:	441a      	add	r2, r3
 800b872:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b876:	b17b      	cbz	r3, 800b898 <__mdiff+0x108>
 800b878:	6107      	str	r7, [r0, #16]
 800b87a:	e7a3      	b.n	800b7c4 <__mdiff+0x34>
 800b87c:	f856 8b04 	ldr.w	r8, [r6], #4
 800b880:	fa11 f288 	uxtah	r2, r1, r8
 800b884:	1414      	asrs	r4, r2, #16
 800b886:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b88a:	b292      	uxth	r2, r2
 800b88c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b890:	f84e 2b04 	str.w	r2, [lr], #4
 800b894:	1421      	asrs	r1, r4, #16
 800b896:	e7e0      	b.n	800b85a <__mdiff+0xca>
 800b898:	3f01      	subs	r7, #1
 800b89a:	e7ea      	b.n	800b872 <__mdiff+0xe2>
 800b89c:	0800ce97 	.word	0x0800ce97
 800b8a0:	0800cea8 	.word	0x0800cea8

0800b8a4 <__d2b>:
 800b8a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8a8:	4689      	mov	r9, r1
 800b8aa:	2101      	movs	r1, #1
 800b8ac:	ec57 6b10 	vmov	r6, r7, d0
 800b8b0:	4690      	mov	r8, r2
 800b8b2:	f7ff fccf 	bl	800b254 <_Balloc>
 800b8b6:	4604      	mov	r4, r0
 800b8b8:	b930      	cbnz	r0, 800b8c8 <__d2b+0x24>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	4b25      	ldr	r3, [pc, #148]	; (800b954 <__d2b+0xb0>)
 800b8be:	4826      	ldr	r0, [pc, #152]	; (800b958 <__d2b+0xb4>)
 800b8c0:	f240 310a 	movw	r1, #778	; 0x30a
 800b8c4:	f000 faac 	bl	800be20 <__assert_func>
 800b8c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b8cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8d0:	bb35      	cbnz	r5, 800b920 <__d2b+0x7c>
 800b8d2:	2e00      	cmp	r6, #0
 800b8d4:	9301      	str	r3, [sp, #4]
 800b8d6:	d028      	beq.n	800b92a <__d2b+0x86>
 800b8d8:	4668      	mov	r0, sp
 800b8da:	9600      	str	r6, [sp, #0]
 800b8dc:	f7ff fd82 	bl	800b3e4 <__lo0bits>
 800b8e0:	9900      	ldr	r1, [sp, #0]
 800b8e2:	b300      	cbz	r0, 800b926 <__d2b+0x82>
 800b8e4:	9a01      	ldr	r2, [sp, #4]
 800b8e6:	f1c0 0320 	rsb	r3, r0, #32
 800b8ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b8ee:	430b      	orrs	r3, r1
 800b8f0:	40c2      	lsrs	r2, r0
 800b8f2:	6163      	str	r3, [r4, #20]
 800b8f4:	9201      	str	r2, [sp, #4]
 800b8f6:	9b01      	ldr	r3, [sp, #4]
 800b8f8:	61a3      	str	r3, [r4, #24]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	bf14      	ite	ne
 800b8fe:	2202      	movne	r2, #2
 800b900:	2201      	moveq	r2, #1
 800b902:	6122      	str	r2, [r4, #16]
 800b904:	b1d5      	cbz	r5, 800b93c <__d2b+0x98>
 800b906:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b90a:	4405      	add	r5, r0
 800b90c:	f8c9 5000 	str.w	r5, [r9]
 800b910:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b914:	f8c8 0000 	str.w	r0, [r8]
 800b918:	4620      	mov	r0, r4
 800b91a:	b003      	add	sp, #12
 800b91c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b920:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b924:	e7d5      	b.n	800b8d2 <__d2b+0x2e>
 800b926:	6161      	str	r1, [r4, #20]
 800b928:	e7e5      	b.n	800b8f6 <__d2b+0x52>
 800b92a:	a801      	add	r0, sp, #4
 800b92c:	f7ff fd5a 	bl	800b3e4 <__lo0bits>
 800b930:	9b01      	ldr	r3, [sp, #4]
 800b932:	6163      	str	r3, [r4, #20]
 800b934:	2201      	movs	r2, #1
 800b936:	6122      	str	r2, [r4, #16]
 800b938:	3020      	adds	r0, #32
 800b93a:	e7e3      	b.n	800b904 <__d2b+0x60>
 800b93c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b940:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b944:	f8c9 0000 	str.w	r0, [r9]
 800b948:	6918      	ldr	r0, [r3, #16]
 800b94a:	f7ff fd2b 	bl	800b3a4 <__hi0bits>
 800b94e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b952:	e7df      	b.n	800b914 <__d2b+0x70>
 800b954:	0800ce97 	.word	0x0800ce97
 800b958:	0800cea8 	.word	0x0800cea8

0800b95c <_calloc_r>:
 800b95c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b95e:	fba1 2402 	umull	r2, r4, r1, r2
 800b962:	b94c      	cbnz	r4, 800b978 <_calloc_r+0x1c>
 800b964:	4611      	mov	r1, r2
 800b966:	9201      	str	r2, [sp, #4]
 800b968:	f000 f87a 	bl	800ba60 <_malloc_r>
 800b96c:	9a01      	ldr	r2, [sp, #4]
 800b96e:	4605      	mov	r5, r0
 800b970:	b930      	cbnz	r0, 800b980 <_calloc_r+0x24>
 800b972:	4628      	mov	r0, r5
 800b974:	b003      	add	sp, #12
 800b976:	bd30      	pop	{r4, r5, pc}
 800b978:	220c      	movs	r2, #12
 800b97a:	6002      	str	r2, [r0, #0]
 800b97c:	2500      	movs	r5, #0
 800b97e:	e7f8      	b.n	800b972 <_calloc_r+0x16>
 800b980:	4621      	mov	r1, r4
 800b982:	f7fe f939 	bl	8009bf8 <memset>
 800b986:	e7f4      	b.n	800b972 <_calloc_r+0x16>

0800b988 <_free_r>:
 800b988:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b98a:	2900      	cmp	r1, #0
 800b98c:	d044      	beq.n	800ba18 <_free_r+0x90>
 800b98e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b992:	9001      	str	r0, [sp, #4]
 800b994:	2b00      	cmp	r3, #0
 800b996:	f1a1 0404 	sub.w	r4, r1, #4
 800b99a:	bfb8      	it	lt
 800b99c:	18e4      	addlt	r4, r4, r3
 800b99e:	f000 fa9b 	bl	800bed8 <__malloc_lock>
 800b9a2:	4a1e      	ldr	r2, [pc, #120]	; (800ba1c <_free_r+0x94>)
 800b9a4:	9801      	ldr	r0, [sp, #4]
 800b9a6:	6813      	ldr	r3, [r2, #0]
 800b9a8:	b933      	cbnz	r3, 800b9b8 <_free_r+0x30>
 800b9aa:	6063      	str	r3, [r4, #4]
 800b9ac:	6014      	str	r4, [r2, #0]
 800b9ae:	b003      	add	sp, #12
 800b9b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b9b4:	f000 ba96 	b.w	800bee4 <__malloc_unlock>
 800b9b8:	42a3      	cmp	r3, r4
 800b9ba:	d908      	bls.n	800b9ce <_free_r+0x46>
 800b9bc:	6825      	ldr	r5, [r4, #0]
 800b9be:	1961      	adds	r1, r4, r5
 800b9c0:	428b      	cmp	r3, r1
 800b9c2:	bf01      	itttt	eq
 800b9c4:	6819      	ldreq	r1, [r3, #0]
 800b9c6:	685b      	ldreq	r3, [r3, #4]
 800b9c8:	1949      	addeq	r1, r1, r5
 800b9ca:	6021      	streq	r1, [r4, #0]
 800b9cc:	e7ed      	b.n	800b9aa <_free_r+0x22>
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	685b      	ldr	r3, [r3, #4]
 800b9d2:	b10b      	cbz	r3, 800b9d8 <_free_r+0x50>
 800b9d4:	42a3      	cmp	r3, r4
 800b9d6:	d9fa      	bls.n	800b9ce <_free_r+0x46>
 800b9d8:	6811      	ldr	r1, [r2, #0]
 800b9da:	1855      	adds	r5, r2, r1
 800b9dc:	42a5      	cmp	r5, r4
 800b9de:	d10b      	bne.n	800b9f8 <_free_r+0x70>
 800b9e0:	6824      	ldr	r4, [r4, #0]
 800b9e2:	4421      	add	r1, r4
 800b9e4:	1854      	adds	r4, r2, r1
 800b9e6:	42a3      	cmp	r3, r4
 800b9e8:	6011      	str	r1, [r2, #0]
 800b9ea:	d1e0      	bne.n	800b9ae <_free_r+0x26>
 800b9ec:	681c      	ldr	r4, [r3, #0]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	6053      	str	r3, [r2, #4]
 800b9f2:	4421      	add	r1, r4
 800b9f4:	6011      	str	r1, [r2, #0]
 800b9f6:	e7da      	b.n	800b9ae <_free_r+0x26>
 800b9f8:	d902      	bls.n	800ba00 <_free_r+0x78>
 800b9fa:	230c      	movs	r3, #12
 800b9fc:	6003      	str	r3, [r0, #0]
 800b9fe:	e7d6      	b.n	800b9ae <_free_r+0x26>
 800ba00:	6825      	ldr	r5, [r4, #0]
 800ba02:	1961      	adds	r1, r4, r5
 800ba04:	428b      	cmp	r3, r1
 800ba06:	bf04      	itt	eq
 800ba08:	6819      	ldreq	r1, [r3, #0]
 800ba0a:	685b      	ldreq	r3, [r3, #4]
 800ba0c:	6063      	str	r3, [r4, #4]
 800ba0e:	bf04      	itt	eq
 800ba10:	1949      	addeq	r1, r1, r5
 800ba12:	6021      	streq	r1, [r4, #0]
 800ba14:	6054      	str	r4, [r2, #4]
 800ba16:	e7ca      	b.n	800b9ae <_free_r+0x26>
 800ba18:	b003      	add	sp, #12
 800ba1a:	bd30      	pop	{r4, r5, pc}
 800ba1c:	20013140 	.word	0x20013140

0800ba20 <sbrk_aligned>:
 800ba20:	b570      	push	{r4, r5, r6, lr}
 800ba22:	4e0e      	ldr	r6, [pc, #56]	; (800ba5c <sbrk_aligned+0x3c>)
 800ba24:	460c      	mov	r4, r1
 800ba26:	6831      	ldr	r1, [r6, #0]
 800ba28:	4605      	mov	r5, r0
 800ba2a:	b911      	cbnz	r1, 800ba32 <sbrk_aligned+0x12>
 800ba2c:	f000 f9e8 	bl	800be00 <_sbrk_r>
 800ba30:	6030      	str	r0, [r6, #0]
 800ba32:	4621      	mov	r1, r4
 800ba34:	4628      	mov	r0, r5
 800ba36:	f000 f9e3 	bl	800be00 <_sbrk_r>
 800ba3a:	1c43      	adds	r3, r0, #1
 800ba3c:	d00a      	beq.n	800ba54 <sbrk_aligned+0x34>
 800ba3e:	1cc4      	adds	r4, r0, #3
 800ba40:	f024 0403 	bic.w	r4, r4, #3
 800ba44:	42a0      	cmp	r0, r4
 800ba46:	d007      	beq.n	800ba58 <sbrk_aligned+0x38>
 800ba48:	1a21      	subs	r1, r4, r0
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	f000 f9d8 	bl	800be00 <_sbrk_r>
 800ba50:	3001      	adds	r0, #1
 800ba52:	d101      	bne.n	800ba58 <sbrk_aligned+0x38>
 800ba54:	f04f 34ff 	mov.w	r4, #4294967295
 800ba58:	4620      	mov	r0, r4
 800ba5a:	bd70      	pop	{r4, r5, r6, pc}
 800ba5c:	20013144 	.word	0x20013144

0800ba60 <_malloc_r>:
 800ba60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba64:	1ccd      	adds	r5, r1, #3
 800ba66:	f025 0503 	bic.w	r5, r5, #3
 800ba6a:	3508      	adds	r5, #8
 800ba6c:	2d0c      	cmp	r5, #12
 800ba6e:	bf38      	it	cc
 800ba70:	250c      	movcc	r5, #12
 800ba72:	2d00      	cmp	r5, #0
 800ba74:	4607      	mov	r7, r0
 800ba76:	db01      	blt.n	800ba7c <_malloc_r+0x1c>
 800ba78:	42a9      	cmp	r1, r5
 800ba7a:	d905      	bls.n	800ba88 <_malloc_r+0x28>
 800ba7c:	230c      	movs	r3, #12
 800ba7e:	603b      	str	r3, [r7, #0]
 800ba80:	2600      	movs	r6, #0
 800ba82:	4630      	mov	r0, r6
 800ba84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba88:	4e2e      	ldr	r6, [pc, #184]	; (800bb44 <_malloc_r+0xe4>)
 800ba8a:	f000 fa25 	bl	800bed8 <__malloc_lock>
 800ba8e:	6833      	ldr	r3, [r6, #0]
 800ba90:	461c      	mov	r4, r3
 800ba92:	bb34      	cbnz	r4, 800bae2 <_malloc_r+0x82>
 800ba94:	4629      	mov	r1, r5
 800ba96:	4638      	mov	r0, r7
 800ba98:	f7ff ffc2 	bl	800ba20 <sbrk_aligned>
 800ba9c:	1c43      	adds	r3, r0, #1
 800ba9e:	4604      	mov	r4, r0
 800baa0:	d14d      	bne.n	800bb3e <_malloc_r+0xde>
 800baa2:	6834      	ldr	r4, [r6, #0]
 800baa4:	4626      	mov	r6, r4
 800baa6:	2e00      	cmp	r6, #0
 800baa8:	d140      	bne.n	800bb2c <_malloc_r+0xcc>
 800baaa:	6823      	ldr	r3, [r4, #0]
 800baac:	4631      	mov	r1, r6
 800baae:	4638      	mov	r0, r7
 800bab0:	eb04 0803 	add.w	r8, r4, r3
 800bab4:	f000 f9a4 	bl	800be00 <_sbrk_r>
 800bab8:	4580      	cmp	r8, r0
 800baba:	d13a      	bne.n	800bb32 <_malloc_r+0xd2>
 800babc:	6821      	ldr	r1, [r4, #0]
 800babe:	3503      	adds	r5, #3
 800bac0:	1a6d      	subs	r5, r5, r1
 800bac2:	f025 0503 	bic.w	r5, r5, #3
 800bac6:	3508      	adds	r5, #8
 800bac8:	2d0c      	cmp	r5, #12
 800baca:	bf38      	it	cc
 800bacc:	250c      	movcc	r5, #12
 800bace:	4629      	mov	r1, r5
 800bad0:	4638      	mov	r0, r7
 800bad2:	f7ff ffa5 	bl	800ba20 <sbrk_aligned>
 800bad6:	3001      	adds	r0, #1
 800bad8:	d02b      	beq.n	800bb32 <_malloc_r+0xd2>
 800bada:	6823      	ldr	r3, [r4, #0]
 800badc:	442b      	add	r3, r5
 800bade:	6023      	str	r3, [r4, #0]
 800bae0:	e00e      	b.n	800bb00 <_malloc_r+0xa0>
 800bae2:	6822      	ldr	r2, [r4, #0]
 800bae4:	1b52      	subs	r2, r2, r5
 800bae6:	d41e      	bmi.n	800bb26 <_malloc_r+0xc6>
 800bae8:	2a0b      	cmp	r2, #11
 800baea:	d916      	bls.n	800bb1a <_malloc_r+0xba>
 800baec:	1961      	adds	r1, r4, r5
 800baee:	42a3      	cmp	r3, r4
 800baf0:	6025      	str	r5, [r4, #0]
 800baf2:	bf18      	it	ne
 800baf4:	6059      	strne	r1, [r3, #4]
 800baf6:	6863      	ldr	r3, [r4, #4]
 800baf8:	bf08      	it	eq
 800bafa:	6031      	streq	r1, [r6, #0]
 800bafc:	5162      	str	r2, [r4, r5]
 800bafe:	604b      	str	r3, [r1, #4]
 800bb00:	4638      	mov	r0, r7
 800bb02:	f104 060b 	add.w	r6, r4, #11
 800bb06:	f000 f9ed 	bl	800bee4 <__malloc_unlock>
 800bb0a:	f026 0607 	bic.w	r6, r6, #7
 800bb0e:	1d23      	adds	r3, r4, #4
 800bb10:	1af2      	subs	r2, r6, r3
 800bb12:	d0b6      	beq.n	800ba82 <_malloc_r+0x22>
 800bb14:	1b9b      	subs	r3, r3, r6
 800bb16:	50a3      	str	r3, [r4, r2]
 800bb18:	e7b3      	b.n	800ba82 <_malloc_r+0x22>
 800bb1a:	6862      	ldr	r2, [r4, #4]
 800bb1c:	42a3      	cmp	r3, r4
 800bb1e:	bf0c      	ite	eq
 800bb20:	6032      	streq	r2, [r6, #0]
 800bb22:	605a      	strne	r2, [r3, #4]
 800bb24:	e7ec      	b.n	800bb00 <_malloc_r+0xa0>
 800bb26:	4623      	mov	r3, r4
 800bb28:	6864      	ldr	r4, [r4, #4]
 800bb2a:	e7b2      	b.n	800ba92 <_malloc_r+0x32>
 800bb2c:	4634      	mov	r4, r6
 800bb2e:	6876      	ldr	r6, [r6, #4]
 800bb30:	e7b9      	b.n	800baa6 <_malloc_r+0x46>
 800bb32:	230c      	movs	r3, #12
 800bb34:	603b      	str	r3, [r7, #0]
 800bb36:	4638      	mov	r0, r7
 800bb38:	f000 f9d4 	bl	800bee4 <__malloc_unlock>
 800bb3c:	e7a1      	b.n	800ba82 <_malloc_r+0x22>
 800bb3e:	6025      	str	r5, [r4, #0]
 800bb40:	e7de      	b.n	800bb00 <_malloc_r+0xa0>
 800bb42:	bf00      	nop
 800bb44:	20013140 	.word	0x20013140

0800bb48 <__ssputs_r>:
 800bb48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb4c:	688e      	ldr	r6, [r1, #8]
 800bb4e:	429e      	cmp	r6, r3
 800bb50:	4682      	mov	sl, r0
 800bb52:	460c      	mov	r4, r1
 800bb54:	4690      	mov	r8, r2
 800bb56:	461f      	mov	r7, r3
 800bb58:	d838      	bhi.n	800bbcc <__ssputs_r+0x84>
 800bb5a:	898a      	ldrh	r2, [r1, #12]
 800bb5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb60:	d032      	beq.n	800bbc8 <__ssputs_r+0x80>
 800bb62:	6825      	ldr	r5, [r4, #0]
 800bb64:	6909      	ldr	r1, [r1, #16]
 800bb66:	eba5 0901 	sub.w	r9, r5, r1
 800bb6a:	6965      	ldr	r5, [r4, #20]
 800bb6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb74:	3301      	adds	r3, #1
 800bb76:	444b      	add	r3, r9
 800bb78:	106d      	asrs	r5, r5, #1
 800bb7a:	429d      	cmp	r5, r3
 800bb7c:	bf38      	it	cc
 800bb7e:	461d      	movcc	r5, r3
 800bb80:	0553      	lsls	r3, r2, #21
 800bb82:	d531      	bpl.n	800bbe8 <__ssputs_r+0xa0>
 800bb84:	4629      	mov	r1, r5
 800bb86:	f7ff ff6b 	bl	800ba60 <_malloc_r>
 800bb8a:	4606      	mov	r6, r0
 800bb8c:	b950      	cbnz	r0, 800bba4 <__ssputs_r+0x5c>
 800bb8e:	230c      	movs	r3, #12
 800bb90:	f8ca 3000 	str.w	r3, [sl]
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb9a:	81a3      	strh	r3, [r4, #12]
 800bb9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba4:	6921      	ldr	r1, [r4, #16]
 800bba6:	464a      	mov	r2, r9
 800bba8:	f7fe f818 	bl	8009bdc <memcpy>
 800bbac:	89a3      	ldrh	r3, [r4, #12]
 800bbae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bbb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbb6:	81a3      	strh	r3, [r4, #12]
 800bbb8:	6126      	str	r6, [r4, #16]
 800bbba:	6165      	str	r5, [r4, #20]
 800bbbc:	444e      	add	r6, r9
 800bbbe:	eba5 0509 	sub.w	r5, r5, r9
 800bbc2:	6026      	str	r6, [r4, #0]
 800bbc4:	60a5      	str	r5, [r4, #8]
 800bbc6:	463e      	mov	r6, r7
 800bbc8:	42be      	cmp	r6, r7
 800bbca:	d900      	bls.n	800bbce <__ssputs_r+0x86>
 800bbcc:	463e      	mov	r6, r7
 800bbce:	6820      	ldr	r0, [r4, #0]
 800bbd0:	4632      	mov	r2, r6
 800bbd2:	4641      	mov	r1, r8
 800bbd4:	f000 f966 	bl	800bea4 <memmove>
 800bbd8:	68a3      	ldr	r3, [r4, #8]
 800bbda:	1b9b      	subs	r3, r3, r6
 800bbdc:	60a3      	str	r3, [r4, #8]
 800bbde:	6823      	ldr	r3, [r4, #0]
 800bbe0:	4433      	add	r3, r6
 800bbe2:	6023      	str	r3, [r4, #0]
 800bbe4:	2000      	movs	r0, #0
 800bbe6:	e7db      	b.n	800bba0 <__ssputs_r+0x58>
 800bbe8:	462a      	mov	r2, r5
 800bbea:	f000 f981 	bl	800bef0 <_realloc_r>
 800bbee:	4606      	mov	r6, r0
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	d1e1      	bne.n	800bbb8 <__ssputs_r+0x70>
 800bbf4:	6921      	ldr	r1, [r4, #16]
 800bbf6:	4650      	mov	r0, sl
 800bbf8:	f7ff fec6 	bl	800b988 <_free_r>
 800bbfc:	e7c7      	b.n	800bb8e <__ssputs_r+0x46>
	...

0800bc00 <_svfiprintf_r>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	4698      	mov	r8, r3
 800bc06:	898b      	ldrh	r3, [r1, #12]
 800bc08:	061b      	lsls	r3, r3, #24
 800bc0a:	b09d      	sub	sp, #116	; 0x74
 800bc0c:	4607      	mov	r7, r0
 800bc0e:	460d      	mov	r5, r1
 800bc10:	4614      	mov	r4, r2
 800bc12:	d50e      	bpl.n	800bc32 <_svfiprintf_r+0x32>
 800bc14:	690b      	ldr	r3, [r1, #16]
 800bc16:	b963      	cbnz	r3, 800bc32 <_svfiprintf_r+0x32>
 800bc18:	2140      	movs	r1, #64	; 0x40
 800bc1a:	f7ff ff21 	bl	800ba60 <_malloc_r>
 800bc1e:	6028      	str	r0, [r5, #0]
 800bc20:	6128      	str	r0, [r5, #16]
 800bc22:	b920      	cbnz	r0, 800bc2e <_svfiprintf_r+0x2e>
 800bc24:	230c      	movs	r3, #12
 800bc26:	603b      	str	r3, [r7, #0]
 800bc28:	f04f 30ff 	mov.w	r0, #4294967295
 800bc2c:	e0d1      	b.n	800bdd2 <_svfiprintf_r+0x1d2>
 800bc2e:	2340      	movs	r3, #64	; 0x40
 800bc30:	616b      	str	r3, [r5, #20]
 800bc32:	2300      	movs	r3, #0
 800bc34:	9309      	str	r3, [sp, #36]	; 0x24
 800bc36:	2320      	movs	r3, #32
 800bc38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc40:	2330      	movs	r3, #48	; 0x30
 800bc42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bdec <_svfiprintf_r+0x1ec>
 800bc46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc4a:	f04f 0901 	mov.w	r9, #1
 800bc4e:	4623      	mov	r3, r4
 800bc50:	469a      	mov	sl, r3
 800bc52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc56:	b10a      	cbz	r2, 800bc5c <_svfiprintf_r+0x5c>
 800bc58:	2a25      	cmp	r2, #37	; 0x25
 800bc5a:	d1f9      	bne.n	800bc50 <_svfiprintf_r+0x50>
 800bc5c:	ebba 0b04 	subs.w	fp, sl, r4
 800bc60:	d00b      	beq.n	800bc7a <_svfiprintf_r+0x7a>
 800bc62:	465b      	mov	r3, fp
 800bc64:	4622      	mov	r2, r4
 800bc66:	4629      	mov	r1, r5
 800bc68:	4638      	mov	r0, r7
 800bc6a:	f7ff ff6d 	bl	800bb48 <__ssputs_r>
 800bc6e:	3001      	adds	r0, #1
 800bc70:	f000 80aa 	beq.w	800bdc8 <_svfiprintf_r+0x1c8>
 800bc74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc76:	445a      	add	r2, fp
 800bc78:	9209      	str	r2, [sp, #36]	; 0x24
 800bc7a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	f000 80a2 	beq.w	800bdc8 <_svfiprintf_r+0x1c8>
 800bc84:	2300      	movs	r3, #0
 800bc86:	f04f 32ff 	mov.w	r2, #4294967295
 800bc8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc8e:	f10a 0a01 	add.w	sl, sl, #1
 800bc92:	9304      	str	r3, [sp, #16]
 800bc94:	9307      	str	r3, [sp, #28]
 800bc96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc9a:	931a      	str	r3, [sp, #104]	; 0x68
 800bc9c:	4654      	mov	r4, sl
 800bc9e:	2205      	movs	r2, #5
 800bca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bca4:	4851      	ldr	r0, [pc, #324]	; (800bdec <_svfiprintf_r+0x1ec>)
 800bca6:	f7f4 fa9b 	bl	80001e0 <memchr>
 800bcaa:	9a04      	ldr	r2, [sp, #16]
 800bcac:	b9d8      	cbnz	r0, 800bce6 <_svfiprintf_r+0xe6>
 800bcae:	06d0      	lsls	r0, r2, #27
 800bcb0:	bf44      	itt	mi
 800bcb2:	2320      	movmi	r3, #32
 800bcb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcb8:	0711      	lsls	r1, r2, #28
 800bcba:	bf44      	itt	mi
 800bcbc:	232b      	movmi	r3, #43	; 0x2b
 800bcbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcc2:	f89a 3000 	ldrb.w	r3, [sl]
 800bcc6:	2b2a      	cmp	r3, #42	; 0x2a
 800bcc8:	d015      	beq.n	800bcf6 <_svfiprintf_r+0xf6>
 800bcca:	9a07      	ldr	r2, [sp, #28]
 800bccc:	4654      	mov	r4, sl
 800bcce:	2000      	movs	r0, #0
 800bcd0:	f04f 0c0a 	mov.w	ip, #10
 800bcd4:	4621      	mov	r1, r4
 800bcd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcda:	3b30      	subs	r3, #48	; 0x30
 800bcdc:	2b09      	cmp	r3, #9
 800bcde:	d94e      	bls.n	800bd7e <_svfiprintf_r+0x17e>
 800bce0:	b1b0      	cbz	r0, 800bd10 <_svfiprintf_r+0x110>
 800bce2:	9207      	str	r2, [sp, #28]
 800bce4:	e014      	b.n	800bd10 <_svfiprintf_r+0x110>
 800bce6:	eba0 0308 	sub.w	r3, r0, r8
 800bcea:	fa09 f303 	lsl.w	r3, r9, r3
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	9304      	str	r3, [sp, #16]
 800bcf2:	46a2      	mov	sl, r4
 800bcf4:	e7d2      	b.n	800bc9c <_svfiprintf_r+0x9c>
 800bcf6:	9b03      	ldr	r3, [sp, #12]
 800bcf8:	1d19      	adds	r1, r3, #4
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	9103      	str	r1, [sp, #12]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	bfbb      	ittet	lt
 800bd02:	425b      	neglt	r3, r3
 800bd04:	f042 0202 	orrlt.w	r2, r2, #2
 800bd08:	9307      	strge	r3, [sp, #28]
 800bd0a:	9307      	strlt	r3, [sp, #28]
 800bd0c:	bfb8      	it	lt
 800bd0e:	9204      	strlt	r2, [sp, #16]
 800bd10:	7823      	ldrb	r3, [r4, #0]
 800bd12:	2b2e      	cmp	r3, #46	; 0x2e
 800bd14:	d10c      	bne.n	800bd30 <_svfiprintf_r+0x130>
 800bd16:	7863      	ldrb	r3, [r4, #1]
 800bd18:	2b2a      	cmp	r3, #42	; 0x2a
 800bd1a:	d135      	bne.n	800bd88 <_svfiprintf_r+0x188>
 800bd1c:	9b03      	ldr	r3, [sp, #12]
 800bd1e:	1d1a      	adds	r2, r3, #4
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	9203      	str	r2, [sp, #12]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	bfb8      	it	lt
 800bd28:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd2c:	3402      	adds	r4, #2
 800bd2e:	9305      	str	r3, [sp, #20]
 800bd30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bdfc <_svfiprintf_r+0x1fc>
 800bd34:	7821      	ldrb	r1, [r4, #0]
 800bd36:	2203      	movs	r2, #3
 800bd38:	4650      	mov	r0, sl
 800bd3a:	f7f4 fa51 	bl	80001e0 <memchr>
 800bd3e:	b140      	cbz	r0, 800bd52 <_svfiprintf_r+0x152>
 800bd40:	2340      	movs	r3, #64	; 0x40
 800bd42:	eba0 000a 	sub.w	r0, r0, sl
 800bd46:	fa03 f000 	lsl.w	r0, r3, r0
 800bd4a:	9b04      	ldr	r3, [sp, #16]
 800bd4c:	4303      	orrs	r3, r0
 800bd4e:	3401      	adds	r4, #1
 800bd50:	9304      	str	r3, [sp, #16]
 800bd52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd56:	4826      	ldr	r0, [pc, #152]	; (800bdf0 <_svfiprintf_r+0x1f0>)
 800bd58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd5c:	2206      	movs	r2, #6
 800bd5e:	f7f4 fa3f 	bl	80001e0 <memchr>
 800bd62:	2800      	cmp	r0, #0
 800bd64:	d038      	beq.n	800bdd8 <_svfiprintf_r+0x1d8>
 800bd66:	4b23      	ldr	r3, [pc, #140]	; (800bdf4 <_svfiprintf_r+0x1f4>)
 800bd68:	bb1b      	cbnz	r3, 800bdb2 <_svfiprintf_r+0x1b2>
 800bd6a:	9b03      	ldr	r3, [sp, #12]
 800bd6c:	3307      	adds	r3, #7
 800bd6e:	f023 0307 	bic.w	r3, r3, #7
 800bd72:	3308      	adds	r3, #8
 800bd74:	9303      	str	r3, [sp, #12]
 800bd76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd78:	4433      	add	r3, r6
 800bd7a:	9309      	str	r3, [sp, #36]	; 0x24
 800bd7c:	e767      	b.n	800bc4e <_svfiprintf_r+0x4e>
 800bd7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd82:	460c      	mov	r4, r1
 800bd84:	2001      	movs	r0, #1
 800bd86:	e7a5      	b.n	800bcd4 <_svfiprintf_r+0xd4>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	3401      	adds	r4, #1
 800bd8c:	9305      	str	r3, [sp, #20]
 800bd8e:	4619      	mov	r1, r3
 800bd90:	f04f 0c0a 	mov.w	ip, #10
 800bd94:	4620      	mov	r0, r4
 800bd96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd9a:	3a30      	subs	r2, #48	; 0x30
 800bd9c:	2a09      	cmp	r2, #9
 800bd9e:	d903      	bls.n	800bda8 <_svfiprintf_r+0x1a8>
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d0c5      	beq.n	800bd30 <_svfiprintf_r+0x130>
 800bda4:	9105      	str	r1, [sp, #20]
 800bda6:	e7c3      	b.n	800bd30 <_svfiprintf_r+0x130>
 800bda8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdac:	4604      	mov	r4, r0
 800bdae:	2301      	movs	r3, #1
 800bdb0:	e7f0      	b.n	800bd94 <_svfiprintf_r+0x194>
 800bdb2:	ab03      	add	r3, sp, #12
 800bdb4:	9300      	str	r3, [sp, #0]
 800bdb6:	462a      	mov	r2, r5
 800bdb8:	4b0f      	ldr	r3, [pc, #60]	; (800bdf8 <_svfiprintf_r+0x1f8>)
 800bdba:	a904      	add	r1, sp, #16
 800bdbc:	4638      	mov	r0, r7
 800bdbe:	f7fd ffc3 	bl	8009d48 <_printf_float>
 800bdc2:	1c42      	adds	r2, r0, #1
 800bdc4:	4606      	mov	r6, r0
 800bdc6:	d1d6      	bne.n	800bd76 <_svfiprintf_r+0x176>
 800bdc8:	89ab      	ldrh	r3, [r5, #12]
 800bdca:	065b      	lsls	r3, r3, #25
 800bdcc:	f53f af2c 	bmi.w	800bc28 <_svfiprintf_r+0x28>
 800bdd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdd2:	b01d      	add	sp, #116	; 0x74
 800bdd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd8:	ab03      	add	r3, sp, #12
 800bdda:	9300      	str	r3, [sp, #0]
 800bddc:	462a      	mov	r2, r5
 800bdde:	4b06      	ldr	r3, [pc, #24]	; (800bdf8 <_svfiprintf_r+0x1f8>)
 800bde0:	a904      	add	r1, sp, #16
 800bde2:	4638      	mov	r0, r7
 800bde4:	f7fe fa54 	bl	800a290 <_printf_i>
 800bde8:	e7eb      	b.n	800bdc2 <_svfiprintf_r+0x1c2>
 800bdea:	bf00      	nop
 800bdec:	0800d004 	.word	0x0800d004
 800bdf0:	0800d00e 	.word	0x0800d00e
 800bdf4:	08009d49 	.word	0x08009d49
 800bdf8:	0800bb49 	.word	0x0800bb49
 800bdfc:	0800d00a 	.word	0x0800d00a

0800be00 <_sbrk_r>:
 800be00:	b538      	push	{r3, r4, r5, lr}
 800be02:	4d06      	ldr	r5, [pc, #24]	; (800be1c <_sbrk_r+0x1c>)
 800be04:	2300      	movs	r3, #0
 800be06:	4604      	mov	r4, r0
 800be08:	4608      	mov	r0, r1
 800be0a:	602b      	str	r3, [r5, #0]
 800be0c:	f7f7 ffda 	bl	8003dc4 <_sbrk>
 800be10:	1c43      	adds	r3, r0, #1
 800be12:	d102      	bne.n	800be1a <_sbrk_r+0x1a>
 800be14:	682b      	ldr	r3, [r5, #0]
 800be16:	b103      	cbz	r3, 800be1a <_sbrk_r+0x1a>
 800be18:	6023      	str	r3, [r4, #0]
 800be1a:	bd38      	pop	{r3, r4, r5, pc}
 800be1c:	20013148 	.word	0x20013148

0800be20 <__assert_func>:
 800be20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be22:	4614      	mov	r4, r2
 800be24:	461a      	mov	r2, r3
 800be26:	4b09      	ldr	r3, [pc, #36]	; (800be4c <__assert_func+0x2c>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4605      	mov	r5, r0
 800be2c:	68d8      	ldr	r0, [r3, #12]
 800be2e:	b14c      	cbz	r4, 800be44 <__assert_func+0x24>
 800be30:	4b07      	ldr	r3, [pc, #28]	; (800be50 <__assert_func+0x30>)
 800be32:	9100      	str	r1, [sp, #0]
 800be34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be38:	4906      	ldr	r1, [pc, #24]	; (800be54 <__assert_func+0x34>)
 800be3a:	462b      	mov	r3, r5
 800be3c:	f000 f80e 	bl	800be5c <fiprintf>
 800be40:	f000 faac 	bl	800c39c <abort>
 800be44:	4b04      	ldr	r3, [pc, #16]	; (800be58 <__assert_func+0x38>)
 800be46:	461c      	mov	r4, r3
 800be48:	e7f3      	b.n	800be32 <__assert_func+0x12>
 800be4a:	bf00      	nop
 800be4c:	20000034 	.word	0x20000034
 800be50:	0800d015 	.word	0x0800d015
 800be54:	0800d022 	.word	0x0800d022
 800be58:	0800d050 	.word	0x0800d050

0800be5c <fiprintf>:
 800be5c:	b40e      	push	{r1, r2, r3}
 800be5e:	b503      	push	{r0, r1, lr}
 800be60:	4601      	mov	r1, r0
 800be62:	ab03      	add	r3, sp, #12
 800be64:	4805      	ldr	r0, [pc, #20]	; (800be7c <fiprintf+0x20>)
 800be66:	f853 2b04 	ldr.w	r2, [r3], #4
 800be6a:	6800      	ldr	r0, [r0, #0]
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	f000 f897 	bl	800bfa0 <_vfiprintf_r>
 800be72:	b002      	add	sp, #8
 800be74:	f85d eb04 	ldr.w	lr, [sp], #4
 800be78:	b003      	add	sp, #12
 800be7a:	4770      	bx	lr
 800be7c:	20000034 	.word	0x20000034

0800be80 <__ascii_mbtowc>:
 800be80:	b082      	sub	sp, #8
 800be82:	b901      	cbnz	r1, 800be86 <__ascii_mbtowc+0x6>
 800be84:	a901      	add	r1, sp, #4
 800be86:	b142      	cbz	r2, 800be9a <__ascii_mbtowc+0x1a>
 800be88:	b14b      	cbz	r3, 800be9e <__ascii_mbtowc+0x1e>
 800be8a:	7813      	ldrb	r3, [r2, #0]
 800be8c:	600b      	str	r3, [r1, #0]
 800be8e:	7812      	ldrb	r2, [r2, #0]
 800be90:	1e10      	subs	r0, r2, #0
 800be92:	bf18      	it	ne
 800be94:	2001      	movne	r0, #1
 800be96:	b002      	add	sp, #8
 800be98:	4770      	bx	lr
 800be9a:	4610      	mov	r0, r2
 800be9c:	e7fb      	b.n	800be96 <__ascii_mbtowc+0x16>
 800be9e:	f06f 0001 	mvn.w	r0, #1
 800bea2:	e7f8      	b.n	800be96 <__ascii_mbtowc+0x16>

0800bea4 <memmove>:
 800bea4:	4288      	cmp	r0, r1
 800bea6:	b510      	push	{r4, lr}
 800bea8:	eb01 0402 	add.w	r4, r1, r2
 800beac:	d902      	bls.n	800beb4 <memmove+0x10>
 800beae:	4284      	cmp	r4, r0
 800beb0:	4623      	mov	r3, r4
 800beb2:	d807      	bhi.n	800bec4 <memmove+0x20>
 800beb4:	1e43      	subs	r3, r0, #1
 800beb6:	42a1      	cmp	r1, r4
 800beb8:	d008      	beq.n	800becc <memmove+0x28>
 800beba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bec2:	e7f8      	b.n	800beb6 <memmove+0x12>
 800bec4:	4402      	add	r2, r0
 800bec6:	4601      	mov	r1, r0
 800bec8:	428a      	cmp	r2, r1
 800beca:	d100      	bne.n	800bece <memmove+0x2a>
 800becc:	bd10      	pop	{r4, pc}
 800bece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bed6:	e7f7      	b.n	800bec8 <memmove+0x24>

0800bed8 <__malloc_lock>:
 800bed8:	4801      	ldr	r0, [pc, #4]	; (800bee0 <__malloc_lock+0x8>)
 800beda:	f000 bc1f 	b.w	800c71c <__retarget_lock_acquire_recursive>
 800bede:	bf00      	nop
 800bee0:	2001314c 	.word	0x2001314c

0800bee4 <__malloc_unlock>:
 800bee4:	4801      	ldr	r0, [pc, #4]	; (800beec <__malloc_unlock+0x8>)
 800bee6:	f000 bc1a 	b.w	800c71e <__retarget_lock_release_recursive>
 800beea:	bf00      	nop
 800beec:	2001314c 	.word	0x2001314c

0800bef0 <_realloc_r>:
 800bef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef4:	4680      	mov	r8, r0
 800bef6:	4614      	mov	r4, r2
 800bef8:	460e      	mov	r6, r1
 800befa:	b921      	cbnz	r1, 800bf06 <_realloc_r+0x16>
 800befc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf00:	4611      	mov	r1, r2
 800bf02:	f7ff bdad 	b.w	800ba60 <_malloc_r>
 800bf06:	b92a      	cbnz	r2, 800bf14 <_realloc_r+0x24>
 800bf08:	f7ff fd3e 	bl	800b988 <_free_r>
 800bf0c:	4625      	mov	r5, r4
 800bf0e:	4628      	mov	r0, r5
 800bf10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf14:	f000 fc6a 	bl	800c7ec <_malloc_usable_size_r>
 800bf18:	4284      	cmp	r4, r0
 800bf1a:	4607      	mov	r7, r0
 800bf1c:	d802      	bhi.n	800bf24 <_realloc_r+0x34>
 800bf1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf22:	d812      	bhi.n	800bf4a <_realloc_r+0x5a>
 800bf24:	4621      	mov	r1, r4
 800bf26:	4640      	mov	r0, r8
 800bf28:	f7ff fd9a 	bl	800ba60 <_malloc_r>
 800bf2c:	4605      	mov	r5, r0
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	d0ed      	beq.n	800bf0e <_realloc_r+0x1e>
 800bf32:	42bc      	cmp	r4, r7
 800bf34:	4622      	mov	r2, r4
 800bf36:	4631      	mov	r1, r6
 800bf38:	bf28      	it	cs
 800bf3a:	463a      	movcs	r2, r7
 800bf3c:	f7fd fe4e 	bl	8009bdc <memcpy>
 800bf40:	4631      	mov	r1, r6
 800bf42:	4640      	mov	r0, r8
 800bf44:	f7ff fd20 	bl	800b988 <_free_r>
 800bf48:	e7e1      	b.n	800bf0e <_realloc_r+0x1e>
 800bf4a:	4635      	mov	r5, r6
 800bf4c:	e7df      	b.n	800bf0e <_realloc_r+0x1e>

0800bf4e <__sfputc_r>:
 800bf4e:	6893      	ldr	r3, [r2, #8]
 800bf50:	3b01      	subs	r3, #1
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	b410      	push	{r4}
 800bf56:	6093      	str	r3, [r2, #8]
 800bf58:	da08      	bge.n	800bf6c <__sfputc_r+0x1e>
 800bf5a:	6994      	ldr	r4, [r2, #24]
 800bf5c:	42a3      	cmp	r3, r4
 800bf5e:	db01      	blt.n	800bf64 <__sfputc_r+0x16>
 800bf60:	290a      	cmp	r1, #10
 800bf62:	d103      	bne.n	800bf6c <__sfputc_r+0x1e>
 800bf64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf68:	f000 b94a 	b.w	800c200 <__swbuf_r>
 800bf6c:	6813      	ldr	r3, [r2, #0]
 800bf6e:	1c58      	adds	r0, r3, #1
 800bf70:	6010      	str	r0, [r2, #0]
 800bf72:	7019      	strb	r1, [r3, #0]
 800bf74:	4608      	mov	r0, r1
 800bf76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <__sfputs_r>:
 800bf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7e:	4606      	mov	r6, r0
 800bf80:	460f      	mov	r7, r1
 800bf82:	4614      	mov	r4, r2
 800bf84:	18d5      	adds	r5, r2, r3
 800bf86:	42ac      	cmp	r4, r5
 800bf88:	d101      	bne.n	800bf8e <__sfputs_r+0x12>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	e007      	b.n	800bf9e <__sfputs_r+0x22>
 800bf8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf92:	463a      	mov	r2, r7
 800bf94:	4630      	mov	r0, r6
 800bf96:	f7ff ffda 	bl	800bf4e <__sfputc_r>
 800bf9a:	1c43      	adds	r3, r0, #1
 800bf9c:	d1f3      	bne.n	800bf86 <__sfputs_r+0xa>
 800bf9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bfa0 <_vfiprintf_r>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	460d      	mov	r5, r1
 800bfa6:	b09d      	sub	sp, #116	; 0x74
 800bfa8:	4614      	mov	r4, r2
 800bfaa:	4698      	mov	r8, r3
 800bfac:	4606      	mov	r6, r0
 800bfae:	b118      	cbz	r0, 800bfb8 <_vfiprintf_r+0x18>
 800bfb0:	6983      	ldr	r3, [r0, #24]
 800bfb2:	b90b      	cbnz	r3, 800bfb8 <_vfiprintf_r+0x18>
 800bfb4:	f000 fb14 	bl	800c5e0 <__sinit>
 800bfb8:	4b89      	ldr	r3, [pc, #548]	; (800c1e0 <_vfiprintf_r+0x240>)
 800bfba:	429d      	cmp	r5, r3
 800bfbc:	d11b      	bne.n	800bff6 <_vfiprintf_r+0x56>
 800bfbe:	6875      	ldr	r5, [r6, #4]
 800bfc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfc2:	07d9      	lsls	r1, r3, #31
 800bfc4:	d405      	bmi.n	800bfd2 <_vfiprintf_r+0x32>
 800bfc6:	89ab      	ldrh	r3, [r5, #12]
 800bfc8:	059a      	lsls	r2, r3, #22
 800bfca:	d402      	bmi.n	800bfd2 <_vfiprintf_r+0x32>
 800bfcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfce:	f000 fba5 	bl	800c71c <__retarget_lock_acquire_recursive>
 800bfd2:	89ab      	ldrh	r3, [r5, #12]
 800bfd4:	071b      	lsls	r3, r3, #28
 800bfd6:	d501      	bpl.n	800bfdc <_vfiprintf_r+0x3c>
 800bfd8:	692b      	ldr	r3, [r5, #16]
 800bfda:	b9eb      	cbnz	r3, 800c018 <_vfiprintf_r+0x78>
 800bfdc:	4629      	mov	r1, r5
 800bfde:	4630      	mov	r0, r6
 800bfe0:	f000 f96e 	bl	800c2c0 <__swsetup_r>
 800bfe4:	b1c0      	cbz	r0, 800c018 <_vfiprintf_r+0x78>
 800bfe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfe8:	07dc      	lsls	r4, r3, #31
 800bfea:	d50e      	bpl.n	800c00a <_vfiprintf_r+0x6a>
 800bfec:	f04f 30ff 	mov.w	r0, #4294967295
 800bff0:	b01d      	add	sp, #116	; 0x74
 800bff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff6:	4b7b      	ldr	r3, [pc, #492]	; (800c1e4 <_vfiprintf_r+0x244>)
 800bff8:	429d      	cmp	r5, r3
 800bffa:	d101      	bne.n	800c000 <_vfiprintf_r+0x60>
 800bffc:	68b5      	ldr	r5, [r6, #8]
 800bffe:	e7df      	b.n	800bfc0 <_vfiprintf_r+0x20>
 800c000:	4b79      	ldr	r3, [pc, #484]	; (800c1e8 <_vfiprintf_r+0x248>)
 800c002:	429d      	cmp	r5, r3
 800c004:	bf08      	it	eq
 800c006:	68f5      	ldreq	r5, [r6, #12]
 800c008:	e7da      	b.n	800bfc0 <_vfiprintf_r+0x20>
 800c00a:	89ab      	ldrh	r3, [r5, #12]
 800c00c:	0598      	lsls	r0, r3, #22
 800c00e:	d4ed      	bmi.n	800bfec <_vfiprintf_r+0x4c>
 800c010:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c012:	f000 fb84 	bl	800c71e <__retarget_lock_release_recursive>
 800c016:	e7e9      	b.n	800bfec <_vfiprintf_r+0x4c>
 800c018:	2300      	movs	r3, #0
 800c01a:	9309      	str	r3, [sp, #36]	; 0x24
 800c01c:	2320      	movs	r3, #32
 800c01e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c022:	f8cd 800c 	str.w	r8, [sp, #12]
 800c026:	2330      	movs	r3, #48	; 0x30
 800c028:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c1ec <_vfiprintf_r+0x24c>
 800c02c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c030:	f04f 0901 	mov.w	r9, #1
 800c034:	4623      	mov	r3, r4
 800c036:	469a      	mov	sl, r3
 800c038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c03c:	b10a      	cbz	r2, 800c042 <_vfiprintf_r+0xa2>
 800c03e:	2a25      	cmp	r2, #37	; 0x25
 800c040:	d1f9      	bne.n	800c036 <_vfiprintf_r+0x96>
 800c042:	ebba 0b04 	subs.w	fp, sl, r4
 800c046:	d00b      	beq.n	800c060 <_vfiprintf_r+0xc0>
 800c048:	465b      	mov	r3, fp
 800c04a:	4622      	mov	r2, r4
 800c04c:	4629      	mov	r1, r5
 800c04e:	4630      	mov	r0, r6
 800c050:	f7ff ff94 	bl	800bf7c <__sfputs_r>
 800c054:	3001      	adds	r0, #1
 800c056:	f000 80aa 	beq.w	800c1ae <_vfiprintf_r+0x20e>
 800c05a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c05c:	445a      	add	r2, fp
 800c05e:	9209      	str	r2, [sp, #36]	; 0x24
 800c060:	f89a 3000 	ldrb.w	r3, [sl]
 800c064:	2b00      	cmp	r3, #0
 800c066:	f000 80a2 	beq.w	800c1ae <_vfiprintf_r+0x20e>
 800c06a:	2300      	movs	r3, #0
 800c06c:	f04f 32ff 	mov.w	r2, #4294967295
 800c070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c074:	f10a 0a01 	add.w	sl, sl, #1
 800c078:	9304      	str	r3, [sp, #16]
 800c07a:	9307      	str	r3, [sp, #28]
 800c07c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c080:	931a      	str	r3, [sp, #104]	; 0x68
 800c082:	4654      	mov	r4, sl
 800c084:	2205      	movs	r2, #5
 800c086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c08a:	4858      	ldr	r0, [pc, #352]	; (800c1ec <_vfiprintf_r+0x24c>)
 800c08c:	f7f4 f8a8 	bl	80001e0 <memchr>
 800c090:	9a04      	ldr	r2, [sp, #16]
 800c092:	b9d8      	cbnz	r0, 800c0cc <_vfiprintf_r+0x12c>
 800c094:	06d1      	lsls	r1, r2, #27
 800c096:	bf44      	itt	mi
 800c098:	2320      	movmi	r3, #32
 800c09a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c09e:	0713      	lsls	r3, r2, #28
 800c0a0:	bf44      	itt	mi
 800c0a2:	232b      	movmi	r3, #43	; 0x2b
 800c0a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0a8:	f89a 3000 	ldrb.w	r3, [sl]
 800c0ac:	2b2a      	cmp	r3, #42	; 0x2a
 800c0ae:	d015      	beq.n	800c0dc <_vfiprintf_r+0x13c>
 800c0b0:	9a07      	ldr	r2, [sp, #28]
 800c0b2:	4654      	mov	r4, sl
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	f04f 0c0a 	mov.w	ip, #10
 800c0ba:	4621      	mov	r1, r4
 800c0bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0c0:	3b30      	subs	r3, #48	; 0x30
 800c0c2:	2b09      	cmp	r3, #9
 800c0c4:	d94e      	bls.n	800c164 <_vfiprintf_r+0x1c4>
 800c0c6:	b1b0      	cbz	r0, 800c0f6 <_vfiprintf_r+0x156>
 800c0c8:	9207      	str	r2, [sp, #28]
 800c0ca:	e014      	b.n	800c0f6 <_vfiprintf_r+0x156>
 800c0cc:	eba0 0308 	sub.w	r3, r0, r8
 800c0d0:	fa09 f303 	lsl.w	r3, r9, r3
 800c0d4:	4313      	orrs	r3, r2
 800c0d6:	9304      	str	r3, [sp, #16]
 800c0d8:	46a2      	mov	sl, r4
 800c0da:	e7d2      	b.n	800c082 <_vfiprintf_r+0xe2>
 800c0dc:	9b03      	ldr	r3, [sp, #12]
 800c0de:	1d19      	adds	r1, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	9103      	str	r1, [sp, #12]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	bfbb      	ittet	lt
 800c0e8:	425b      	neglt	r3, r3
 800c0ea:	f042 0202 	orrlt.w	r2, r2, #2
 800c0ee:	9307      	strge	r3, [sp, #28]
 800c0f0:	9307      	strlt	r3, [sp, #28]
 800c0f2:	bfb8      	it	lt
 800c0f4:	9204      	strlt	r2, [sp, #16]
 800c0f6:	7823      	ldrb	r3, [r4, #0]
 800c0f8:	2b2e      	cmp	r3, #46	; 0x2e
 800c0fa:	d10c      	bne.n	800c116 <_vfiprintf_r+0x176>
 800c0fc:	7863      	ldrb	r3, [r4, #1]
 800c0fe:	2b2a      	cmp	r3, #42	; 0x2a
 800c100:	d135      	bne.n	800c16e <_vfiprintf_r+0x1ce>
 800c102:	9b03      	ldr	r3, [sp, #12]
 800c104:	1d1a      	adds	r2, r3, #4
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	9203      	str	r2, [sp, #12]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	bfb8      	it	lt
 800c10e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c112:	3402      	adds	r4, #2
 800c114:	9305      	str	r3, [sp, #20]
 800c116:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c1fc <_vfiprintf_r+0x25c>
 800c11a:	7821      	ldrb	r1, [r4, #0]
 800c11c:	2203      	movs	r2, #3
 800c11e:	4650      	mov	r0, sl
 800c120:	f7f4 f85e 	bl	80001e0 <memchr>
 800c124:	b140      	cbz	r0, 800c138 <_vfiprintf_r+0x198>
 800c126:	2340      	movs	r3, #64	; 0x40
 800c128:	eba0 000a 	sub.w	r0, r0, sl
 800c12c:	fa03 f000 	lsl.w	r0, r3, r0
 800c130:	9b04      	ldr	r3, [sp, #16]
 800c132:	4303      	orrs	r3, r0
 800c134:	3401      	adds	r4, #1
 800c136:	9304      	str	r3, [sp, #16]
 800c138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c13c:	482c      	ldr	r0, [pc, #176]	; (800c1f0 <_vfiprintf_r+0x250>)
 800c13e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c142:	2206      	movs	r2, #6
 800c144:	f7f4 f84c 	bl	80001e0 <memchr>
 800c148:	2800      	cmp	r0, #0
 800c14a:	d03f      	beq.n	800c1cc <_vfiprintf_r+0x22c>
 800c14c:	4b29      	ldr	r3, [pc, #164]	; (800c1f4 <_vfiprintf_r+0x254>)
 800c14e:	bb1b      	cbnz	r3, 800c198 <_vfiprintf_r+0x1f8>
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	3307      	adds	r3, #7
 800c154:	f023 0307 	bic.w	r3, r3, #7
 800c158:	3308      	adds	r3, #8
 800c15a:	9303      	str	r3, [sp, #12]
 800c15c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c15e:	443b      	add	r3, r7
 800c160:	9309      	str	r3, [sp, #36]	; 0x24
 800c162:	e767      	b.n	800c034 <_vfiprintf_r+0x94>
 800c164:	fb0c 3202 	mla	r2, ip, r2, r3
 800c168:	460c      	mov	r4, r1
 800c16a:	2001      	movs	r0, #1
 800c16c:	e7a5      	b.n	800c0ba <_vfiprintf_r+0x11a>
 800c16e:	2300      	movs	r3, #0
 800c170:	3401      	adds	r4, #1
 800c172:	9305      	str	r3, [sp, #20]
 800c174:	4619      	mov	r1, r3
 800c176:	f04f 0c0a 	mov.w	ip, #10
 800c17a:	4620      	mov	r0, r4
 800c17c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c180:	3a30      	subs	r2, #48	; 0x30
 800c182:	2a09      	cmp	r2, #9
 800c184:	d903      	bls.n	800c18e <_vfiprintf_r+0x1ee>
 800c186:	2b00      	cmp	r3, #0
 800c188:	d0c5      	beq.n	800c116 <_vfiprintf_r+0x176>
 800c18a:	9105      	str	r1, [sp, #20]
 800c18c:	e7c3      	b.n	800c116 <_vfiprintf_r+0x176>
 800c18e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c192:	4604      	mov	r4, r0
 800c194:	2301      	movs	r3, #1
 800c196:	e7f0      	b.n	800c17a <_vfiprintf_r+0x1da>
 800c198:	ab03      	add	r3, sp, #12
 800c19a:	9300      	str	r3, [sp, #0]
 800c19c:	462a      	mov	r2, r5
 800c19e:	4b16      	ldr	r3, [pc, #88]	; (800c1f8 <_vfiprintf_r+0x258>)
 800c1a0:	a904      	add	r1, sp, #16
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f7fd fdd0 	bl	8009d48 <_printf_float>
 800c1a8:	4607      	mov	r7, r0
 800c1aa:	1c78      	adds	r0, r7, #1
 800c1ac:	d1d6      	bne.n	800c15c <_vfiprintf_r+0x1bc>
 800c1ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1b0:	07d9      	lsls	r1, r3, #31
 800c1b2:	d405      	bmi.n	800c1c0 <_vfiprintf_r+0x220>
 800c1b4:	89ab      	ldrh	r3, [r5, #12]
 800c1b6:	059a      	lsls	r2, r3, #22
 800c1b8:	d402      	bmi.n	800c1c0 <_vfiprintf_r+0x220>
 800c1ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1bc:	f000 faaf 	bl	800c71e <__retarget_lock_release_recursive>
 800c1c0:	89ab      	ldrh	r3, [r5, #12]
 800c1c2:	065b      	lsls	r3, r3, #25
 800c1c4:	f53f af12 	bmi.w	800bfec <_vfiprintf_r+0x4c>
 800c1c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1ca:	e711      	b.n	800bff0 <_vfiprintf_r+0x50>
 800c1cc:	ab03      	add	r3, sp, #12
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	462a      	mov	r2, r5
 800c1d2:	4b09      	ldr	r3, [pc, #36]	; (800c1f8 <_vfiprintf_r+0x258>)
 800c1d4:	a904      	add	r1, sp, #16
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	f7fe f85a 	bl	800a290 <_printf_i>
 800c1dc:	e7e4      	b.n	800c1a8 <_vfiprintf_r+0x208>
 800c1de:	bf00      	nop
 800c1e0:	0800d17c 	.word	0x0800d17c
 800c1e4:	0800d19c 	.word	0x0800d19c
 800c1e8:	0800d15c 	.word	0x0800d15c
 800c1ec:	0800d004 	.word	0x0800d004
 800c1f0:	0800d00e 	.word	0x0800d00e
 800c1f4:	08009d49 	.word	0x08009d49
 800c1f8:	0800bf7d 	.word	0x0800bf7d
 800c1fc:	0800d00a 	.word	0x0800d00a

0800c200 <__swbuf_r>:
 800c200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c202:	460e      	mov	r6, r1
 800c204:	4614      	mov	r4, r2
 800c206:	4605      	mov	r5, r0
 800c208:	b118      	cbz	r0, 800c212 <__swbuf_r+0x12>
 800c20a:	6983      	ldr	r3, [r0, #24]
 800c20c:	b90b      	cbnz	r3, 800c212 <__swbuf_r+0x12>
 800c20e:	f000 f9e7 	bl	800c5e0 <__sinit>
 800c212:	4b21      	ldr	r3, [pc, #132]	; (800c298 <__swbuf_r+0x98>)
 800c214:	429c      	cmp	r4, r3
 800c216:	d12b      	bne.n	800c270 <__swbuf_r+0x70>
 800c218:	686c      	ldr	r4, [r5, #4]
 800c21a:	69a3      	ldr	r3, [r4, #24]
 800c21c:	60a3      	str	r3, [r4, #8]
 800c21e:	89a3      	ldrh	r3, [r4, #12]
 800c220:	071a      	lsls	r2, r3, #28
 800c222:	d52f      	bpl.n	800c284 <__swbuf_r+0x84>
 800c224:	6923      	ldr	r3, [r4, #16]
 800c226:	b36b      	cbz	r3, 800c284 <__swbuf_r+0x84>
 800c228:	6923      	ldr	r3, [r4, #16]
 800c22a:	6820      	ldr	r0, [r4, #0]
 800c22c:	1ac0      	subs	r0, r0, r3
 800c22e:	6963      	ldr	r3, [r4, #20]
 800c230:	b2f6      	uxtb	r6, r6
 800c232:	4283      	cmp	r3, r0
 800c234:	4637      	mov	r7, r6
 800c236:	dc04      	bgt.n	800c242 <__swbuf_r+0x42>
 800c238:	4621      	mov	r1, r4
 800c23a:	4628      	mov	r0, r5
 800c23c:	f000 f93c 	bl	800c4b8 <_fflush_r>
 800c240:	bb30      	cbnz	r0, 800c290 <__swbuf_r+0x90>
 800c242:	68a3      	ldr	r3, [r4, #8]
 800c244:	3b01      	subs	r3, #1
 800c246:	60a3      	str	r3, [r4, #8]
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	1c5a      	adds	r2, r3, #1
 800c24c:	6022      	str	r2, [r4, #0]
 800c24e:	701e      	strb	r6, [r3, #0]
 800c250:	6963      	ldr	r3, [r4, #20]
 800c252:	3001      	adds	r0, #1
 800c254:	4283      	cmp	r3, r0
 800c256:	d004      	beq.n	800c262 <__swbuf_r+0x62>
 800c258:	89a3      	ldrh	r3, [r4, #12]
 800c25a:	07db      	lsls	r3, r3, #31
 800c25c:	d506      	bpl.n	800c26c <__swbuf_r+0x6c>
 800c25e:	2e0a      	cmp	r6, #10
 800c260:	d104      	bne.n	800c26c <__swbuf_r+0x6c>
 800c262:	4621      	mov	r1, r4
 800c264:	4628      	mov	r0, r5
 800c266:	f000 f927 	bl	800c4b8 <_fflush_r>
 800c26a:	b988      	cbnz	r0, 800c290 <__swbuf_r+0x90>
 800c26c:	4638      	mov	r0, r7
 800c26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c270:	4b0a      	ldr	r3, [pc, #40]	; (800c29c <__swbuf_r+0x9c>)
 800c272:	429c      	cmp	r4, r3
 800c274:	d101      	bne.n	800c27a <__swbuf_r+0x7a>
 800c276:	68ac      	ldr	r4, [r5, #8]
 800c278:	e7cf      	b.n	800c21a <__swbuf_r+0x1a>
 800c27a:	4b09      	ldr	r3, [pc, #36]	; (800c2a0 <__swbuf_r+0xa0>)
 800c27c:	429c      	cmp	r4, r3
 800c27e:	bf08      	it	eq
 800c280:	68ec      	ldreq	r4, [r5, #12]
 800c282:	e7ca      	b.n	800c21a <__swbuf_r+0x1a>
 800c284:	4621      	mov	r1, r4
 800c286:	4628      	mov	r0, r5
 800c288:	f000 f81a 	bl	800c2c0 <__swsetup_r>
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d0cb      	beq.n	800c228 <__swbuf_r+0x28>
 800c290:	f04f 37ff 	mov.w	r7, #4294967295
 800c294:	e7ea      	b.n	800c26c <__swbuf_r+0x6c>
 800c296:	bf00      	nop
 800c298:	0800d17c 	.word	0x0800d17c
 800c29c:	0800d19c 	.word	0x0800d19c
 800c2a0:	0800d15c 	.word	0x0800d15c

0800c2a4 <__ascii_wctomb>:
 800c2a4:	b149      	cbz	r1, 800c2ba <__ascii_wctomb+0x16>
 800c2a6:	2aff      	cmp	r2, #255	; 0xff
 800c2a8:	bf85      	ittet	hi
 800c2aa:	238a      	movhi	r3, #138	; 0x8a
 800c2ac:	6003      	strhi	r3, [r0, #0]
 800c2ae:	700a      	strbls	r2, [r1, #0]
 800c2b0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c2b4:	bf98      	it	ls
 800c2b6:	2001      	movls	r0, #1
 800c2b8:	4770      	bx	lr
 800c2ba:	4608      	mov	r0, r1
 800c2bc:	4770      	bx	lr
	...

0800c2c0 <__swsetup_r>:
 800c2c0:	4b32      	ldr	r3, [pc, #200]	; (800c38c <__swsetup_r+0xcc>)
 800c2c2:	b570      	push	{r4, r5, r6, lr}
 800c2c4:	681d      	ldr	r5, [r3, #0]
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	460c      	mov	r4, r1
 800c2ca:	b125      	cbz	r5, 800c2d6 <__swsetup_r+0x16>
 800c2cc:	69ab      	ldr	r3, [r5, #24]
 800c2ce:	b913      	cbnz	r3, 800c2d6 <__swsetup_r+0x16>
 800c2d0:	4628      	mov	r0, r5
 800c2d2:	f000 f985 	bl	800c5e0 <__sinit>
 800c2d6:	4b2e      	ldr	r3, [pc, #184]	; (800c390 <__swsetup_r+0xd0>)
 800c2d8:	429c      	cmp	r4, r3
 800c2da:	d10f      	bne.n	800c2fc <__swsetup_r+0x3c>
 800c2dc:	686c      	ldr	r4, [r5, #4]
 800c2de:	89a3      	ldrh	r3, [r4, #12]
 800c2e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2e4:	0719      	lsls	r1, r3, #28
 800c2e6:	d42c      	bmi.n	800c342 <__swsetup_r+0x82>
 800c2e8:	06dd      	lsls	r5, r3, #27
 800c2ea:	d411      	bmi.n	800c310 <__swsetup_r+0x50>
 800c2ec:	2309      	movs	r3, #9
 800c2ee:	6033      	str	r3, [r6, #0]
 800c2f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2f4:	81a3      	strh	r3, [r4, #12]
 800c2f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2fa:	e03e      	b.n	800c37a <__swsetup_r+0xba>
 800c2fc:	4b25      	ldr	r3, [pc, #148]	; (800c394 <__swsetup_r+0xd4>)
 800c2fe:	429c      	cmp	r4, r3
 800c300:	d101      	bne.n	800c306 <__swsetup_r+0x46>
 800c302:	68ac      	ldr	r4, [r5, #8]
 800c304:	e7eb      	b.n	800c2de <__swsetup_r+0x1e>
 800c306:	4b24      	ldr	r3, [pc, #144]	; (800c398 <__swsetup_r+0xd8>)
 800c308:	429c      	cmp	r4, r3
 800c30a:	bf08      	it	eq
 800c30c:	68ec      	ldreq	r4, [r5, #12]
 800c30e:	e7e6      	b.n	800c2de <__swsetup_r+0x1e>
 800c310:	0758      	lsls	r0, r3, #29
 800c312:	d512      	bpl.n	800c33a <__swsetup_r+0x7a>
 800c314:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c316:	b141      	cbz	r1, 800c32a <__swsetup_r+0x6a>
 800c318:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c31c:	4299      	cmp	r1, r3
 800c31e:	d002      	beq.n	800c326 <__swsetup_r+0x66>
 800c320:	4630      	mov	r0, r6
 800c322:	f7ff fb31 	bl	800b988 <_free_r>
 800c326:	2300      	movs	r3, #0
 800c328:	6363      	str	r3, [r4, #52]	; 0x34
 800c32a:	89a3      	ldrh	r3, [r4, #12]
 800c32c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c330:	81a3      	strh	r3, [r4, #12]
 800c332:	2300      	movs	r3, #0
 800c334:	6063      	str	r3, [r4, #4]
 800c336:	6923      	ldr	r3, [r4, #16]
 800c338:	6023      	str	r3, [r4, #0]
 800c33a:	89a3      	ldrh	r3, [r4, #12]
 800c33c:	f043 0308 	orr.w	r3, r3, #8
 800c340:	81a3      	strh	r3, [r4, #12]
 800c342:	6923      	ldr	r3, [r4, #16]
 800c344:	b94b      	cbnz	r3, 800c35a <__swsetup_r+0x9a>
 800c346:	89a3      	ldrh	r3, [r4, #12]
 800c348:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c34c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c350:	d003      	beq.n	800c35a <__swsetup_r+0x9a>
 800c352:	4621      	mov	r1, r4
 800c354:	4630      	mov	r0, r6
 800c356:	f000 fa09 	bl	800c76c <__smakebuf_r>
 800c35a:	89a0      	ldrh	r0, [r4, #12]
 800c35c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c360:	f010 0301 	ands.w	r3, r0, #1
 800c364:	d00a      	beq.n	800c37c <__swsetup_r+0xbc>
 800c366:	2300      	movs	r3, #0
 800c368:	60a3      	str	r3, [r4, #8]
 800c36a:	6963      	ldr	r3, [r4, #20]
 800c36c:	425b      	negs	r3, r3
 800c36e:	61a3      	str	r3, [r4, #24]
 800c370:	6923      	ldr	r3, [r4, #16]
 800c372:	b943      	cbnz	r3, 800c386 <__swsetup_r+0xc6>
 800c374:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c378:	d1ba      	bne.n	800c2f0 <__swsetup_r+0x30>
 800c37a:	bd70      	pop	{r4, r5, r6, pc}
 800c37c:	0781      	lsls	r1, r0, #30
 800c37e:	bf58      	it	pl
 800c380:	6963      	ldrpl	r3, [r4, #20]
 800c382:	60a3      	str	r3, [r4, #8]
 800c384:	e7f4      	b.n	800c370 <__swsetup_r+0xb0>
 800c386:	2000      	movs	r0, #0
 800c388:	e7f7      	b.n	800c37a <__swsetup_r+0xba>
 800c38a:	bf00      	nop
 800c38c:	20000034 	.word	0x20000034
 800c390:	0800d17c 	.word	0x0800d17c
 800c394:	0800d19c 	.word	0x0800d19c
 800c398:	0800d15c 	.word	0x0800d15c

0800c39c <abort>:
 800c39c:	b508      	push	{r3, lr}
 800c39e:	2006      	movs	r0, #6
 800c3a0:	f000 fa54 	bl	800c84c <raise>
 800c3a4:	2001      	movs	r0, #1
 800c3a6:	f7f7 fc95 	bl	8003cd4 <_exit>
	...

0800c3ac <__sflush_r>:
 800c3ac:	898a      	ldrh	r2, [r1, #12]
 800c3ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3b2:	4605      	mov	r5, r0
 800c3b4:	0710      	lsls	r0, r2, #28
 800c3b6:	460c      	mov	r4, r1
 800c3b8:	d458      	bmi.n	800c46c <__sflush_r+0xc0>
 800c3ba:	684b      	ldr	r3, [r1, #4]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	dc05      	bgt.n	800c3cc <__sflush_r+0x20>
 800c3c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	dc02      	bgt.n	800c3cc <__sflush_r+0x20>
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3ce:	2e00      	cmp	r6, #0
 800c3d0:	d0f9      	beq.n	800c3c6 <__sflush_r+0x1a>
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c3d8:	682f      	ldr	r7, [r5, #0]
 800c3da:	602b      	str	r3, [r5, #0]
 800c3dc:	d032      	beq.n	800c444 <__sflush_r+0x98>
 800c3de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c3e0:	89a3      	ldrh	r3, [r4, #12]
 800c3e2:	075a      	lsls	r2, r3, #29
 800c3e4:	d505      	bpl.n	800c3f2 <__sflush_r+0x46>
 800c3e6:	6863      	ldr	r3, [r4, #4]
 800c3e8:	1ac0      	subs	r0, r0, r3
 800c3ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3ec:	b10b      	cbz	r3, 800c3f2 <__sflush_r+0x46>
 800c3ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3f0:	1ac0      	subs	r0, r0, r3
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3f8:	6a21      	ldr	r1, [r4, #32]
 800c3fa:	4628      	mov	r0, r5
 800c3fc:	47b0      	blx	r6
 800c3fe:	1c43      	adds	r3, r0, #1
 800c400:	89a3      	ldrh	r3, [r4, #12]
 800c402:	d106      	bne.n	800c412 <__sflush_r+0x66>
 800c404:	6829      	ldr	r1, [r5, #0]
 800c406:	291d      	cmp	r1, #29
 800c408:	d82c      	bhi.n	800c464 <__sflush_r+0xb8>
 800c40a:	4a2a      	ldr	r2, [pc, #168]	; (800c4b4 <__sflush_r+0x108>)
 800c40c:	40ca      	lsrs	r2, r1
 800c40e:	07d6      	lsls	r6, r2, #31
 800c410:	d528      	bpl.n	800c464 <__sflush_r+0xb8>
 800c412:	2200      	movs	r2, #0
 800c414:	6062      	str	r2, [r4, #4]
 800c416:	04d9      	lsls	r1, r3, #19
 800c418:	6922      	ldr	r2, [r4, #16]
 800c41a:	6022      	str	r2, [r4, #0]
 800c41c:	d504      	bpl.n	800c428 <__sflush_r+0x7c>
 800c41e:	1c42      	adds	r2, r0, #1
 800c420:	d101      	bne.n	800c426 <__sflush_r+0x7a>
 800c422:	682b      	ldr	r3, [r5, #0]
 800c424:	b903      	cbnz	r3, 800c428 <__sflush_r+0x7c>
 800c426:	6560      	str	r0, [r4, #84]	; 0x54
 800c428:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c42a:	602f      	str	r7, [r5, #0]
 800c42c:	2900      	cmp	r1, #0
 800c42e:	d0ca      	beq.n	800c3c6 <__sflush_r+0x1a>
 800c430:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c434:	4299      	cmp	r1, r3
 800c436:	d002      	beq.n	800c43e <__sflush_r+0x92>
 800c438:	4628      	mov	r0, r5
 800c43a:	f7ff faa5 	bl	800b988 <_free_r>
 800c43e:	2000      	movs	r0, #0
 800c440:	6360      	str	r0, [r4, #52]	; 0x34
 800c442:	e7c1      	b.n	800c3c8 <__sflush_r+0x1c>
 800c444:	6a21      	ldr	r1, [r4, #32]
 800c446:	2301      	movs	r3, #1
 800c448:	4628      	mov	r0, r5
 800c44a:	47b0      	blx	r6
 800c44c:	1c41      	adds	r1, r0, #1
 800c44e:	d1c7      	bne.n	800c3e0 <__sflush_r+0x34>
 800c450:	682b      	ldr	r3, [r5, #0]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d0c4      	beq.n	800c3e0 <__sflush_r+0x34>
 800c456:	2b1d      	cmp	r3, #29
 800c458:	d001      	beq.n	800c45e <__sflush_r+0xb2>
 800c45a:	2b16      	cmp	r3, #22
 800c45c:	d101      	bne.n	800c462 <__sflush_r+0xb6>
 800c45e:	602f      	str	r7, [r5, #0]
 800c460:	e7b1      	b.n	800c3c6 <__sflush_r+0x1a>
 800c462:	89a3      	ldrh	r3, [r4, #12]
 800c464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c468:	81a3      	strh	r3, [r4, #12]
 800c46a:	e7ad      	b.n	800c3c8 <__sflush_r+0x1c>
 800c46c:	690f      	ldr	r7, [r1, #16]
 800c46e:	2f00      	cmp	r7, #0
 800c470:	d0a9      	beq.n	800c3c6 <__sflush_r+0x1a>
 800c472:	0793      	lsls	r3, r2, #30
 800c474:	680e      	ldr	r6, [r1, #0]
 800c476:	bf08      	it	eq
 800c478:	694b      	ldreq	r3, [r1, #20]
 800c47a:	600f      	str	r7, [r1, #0]
 800c47c:	bf18      	it	ne
 800c47e:	2300      	movne	r3, #0
 800c480:	eba6 0807 	sub.w	r8, r6, r7
 800c484:	608b      	str	r3, [r1, #8]
 800c486:	f1b8 0f00 	cmp.w	r8, #0
 800c48a:	dd9c      	ble.n	800c3c6 <__sflush_r+0x1a>
 800c48c:	6a21      	ldr	r1, [r4, #32]
 800c48e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c490:	4643      	mov	r3, r8
 800c492:	463a      	mov	r2, r7
 800c494:	4628      	mov	r0, r5
 800c496:	47b0      	blx	r6
 800c498:	2800      	cmp	r0, #0
 800c49a:	dc06      	bgt.n	800c4aa <__sflush_r+0xfe>
 800c49c:	89a3      	ldrh	r3, [r4, #12]
 800c49e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4a2:	81a3      	strh	r3, [r4, #12]
 800c4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a8:	e78e      	b.n	800c3c8 <__sflush_r+0x1c>
 800c4aa:	4407      	add	r7, r0
 800c4ac:	eba8 0800 	sub.w	r8, r8, r0
 800c4b0:	e7e9      	b.n	800c486 <__sflush_r+0xda>
 800c4b2:	bf00      	nop
 800c4b4:	20400001 	.word	0x20400001

0800c4b8 <_fflush_r>:
 800c4b8:	b538      	push	{r3, r4, r5, lr}
 800c4ba:	690b      	ldr	r3, [r1, #16]
 800c4bc:	4605      	mov	r5, r0
 800c4be:	460c      	mov	r4, r1
 800c4c0:	b913      	cbnz	r3, 800c4c8 <_fflush_r+0x10>
 800c4c2:	2500      	movs	r5, #0
 800c4c4:	4628      	mov	r0, r5
 800c4c6:	bd38      	pop	{r3, r4, r5, pc}
 800c4c8:	b118      	cbz	r0, 800c4d2 <_fflush_r+0x1a>
 800c4ca:	6983      	ldr	r3, [r0, #24]
 800c4cc:	b90b      	cbnz	r3, 800c4d2 <_fflush_r+0x1a>
 800c4ce:	f000 f887 	bl	800c5e0 <__sinit>
 800c4d2:	4b14      	ldr	r3, [pc, #80]	; (800c524 <_fflush_r+0x6c>)
 800c4d4:	429c      	cmp	r4, r3
 800c4d6:	d11b      	bne.n	800c510 <_fflush_r+0x58>
 800c4d8:	686c      	ldr	r4, [r5, #4]
 800c4da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d0ef      	beq.n	800c4c2 <_fflush_r+0xa>
 800c4e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4e4:	07d0      	lsls	r0, r2, #31
 800c4e6:	d404      	bmi.n	800c4f2 <_fflush_r+0x3a>
 800c4e8:	0599      	lsls	r1, r3, #22
 800c4ea:	d402      	bmi.n	800c4f2 <_fflush_r+0x3a>
 800c4ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4ee:	f000 f915 	bl	800c71c <__retarget_lock_acquire_recursive>
 800c4f2:	4628      	mov	r0, r5
 800c4f4:	4621      	mov	r1, r4
 800c4f6:	f7ff ff59 	bl	800c3ac <__sflush_r>
 800c4fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4fc:	07da      	lsls	r2, r3, #31
 800c4fe:	4605      	mov	r5, r0
 800c500:	d4e0      	bmi.n	800c4c4 <_fflush_r+0xc>
 800c502:	89a3      	ldrh	r3, [r4, #12]
 800c504:	059b      	lsls	r3, r3, #22
 800c506:	d4dd      	bmi.n	800c4c4 <_fflush_r+0xc>
 800c508:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c50a:	f000 f908 	bl	800c71e <__retarget_lock_release_recursive>
 800c50e:	e7d9      	b.n	800c4c4 <_fflush_r+0xc>
 800c510:	4b05      	ldr	r3, [pc, #20]	; (800c528 <_fflush_r+0x70>)
 800c512:	429c      	cmp	r4, r3
 800c514:	d101      	bne.n	800c51a <_fflush_r+0x62>
 800c516:	68ac      	ldr	r4, [r5, #8]
 800c518:	e7df      	b.n	800c4da <_fflush_r+0x22>
 800c51a:	4b04      	ldr	r3, [pc, #16]	; (800c52c <_fflush_r+0x74>)
 800c51c:	429c      	cmp	r4, r3
 800c51e:	bf08      	it	eq
 800c520:	68ec      	ldreq	r4, [r5, #12]
 800c522:	e7da      	b.n	800c4da <_fflush_r+0x22>
 800c524:	0800d17c 	.word	0x0800d17c
 800c528:	0800d19c 	.word	0x0800d19c
 800c52c:	0800d15c 	.word	0x0800d15c

0800c530 <std>:
 800c530:	2300      	movs	r3, #0
 800c532:	b510      	push	{r4, lr}
 800c534:	4604      	mov	r4, r0
 800c536:	e9c0 3300 	strd	r3, r3, [r0]
 800c53a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c53e:	6083      	str	r3, [r0, #8]
 800c540:	8181      	strh	r1, [r0, #12]
 800c542:	6643      	str	r3, [r0, #100]	; 0x64
 800c544:	81c2      	strh	r2, [r0, #14]
 800c546:	6183      	str	r3, [r0, #24]
 800c548:	4619      	mov	r1, r3
 800c54a:	2208      	movs	r2, #8
 800c54c:	305c      	adds	r0, #92	; 0x5c
 800c54e:	f7fd fb53 	bl	8009bf8 <memset>
 800c552:	4b05      	ldr	r3, [pc, #20]	; (800c568 <std+0x38>)
 800c554:	6263      	str	r3, [r4, #36]	; 0x24
 800c556:	4b05      	ldr	r3, [pc, #20]	; (800c56c <std+0x3c>)
 800c558:	62a3      	str	r3, [r4, #40]	; 0x28
 800c55a:	4b05      	ldr	r3, [pc, #20]	; (800c570 <std+0x40>)
 800c55c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c55e:	4b05      	ldr	r3, [pc, #20]	; (800c574 <std+0x44>)
 800c560:	6224      	str	r4, [r4, #32]
 800c562:	6323      	str	r3, [r4, #48]	; 0x30
 800c564:	bd10      	pop	{r4, pc}
 800c566:	bf00      	nop
 800c568:	0800c885 	.word	0x0800c885
 800c56c:	0800c8a7 	.word	0x0800c8a7
 800c570:	0800c8df 	.word	0x0800c8df
 800c574:	0800c903 	.word	0x0800c903

0800c578 <_cleanup_r>:
 800c578:	4901      	ldr	r1, [pc, #4]	; (800c580 <_cleanup_r+0x8>)
 800c57a:	f000 b8af 	b.w	800c6dc <_fwalk_reent>
 800c57e:	bf00      	nop
 800c580:	0800c4b9 	.word	0x0800c4b9

0800c584 <__sfmoreglue>:
 800c584:	b570      	push	{r4, r5, r6, lr}
 800c586:	2268      	movs	r2, #104	; 0x68
 800c588:	1e4d      	subs	r5, r1, #1
 800c58a:	4355      	muls	r5, r2
 800c58c:	460e      	mov	r6, r1
 800c58e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c592:	f7ff fa65 	bl	800ba60 <_malloc_r>
 800c596:	4604      	mov	r4, r0
 800c598:	b140      	cbz	r0, 800c5ac <__sfmoreglue+0x28>
 800c59a:	2100      	movs	r1, #0
 800c59c:	e9c0 1600 	strd	r1, r6, [r0]
 800c5a0:	300c      	adds	r0, #12
 800c5a2:	60a0      	str	r0, [r4, #8]
 800c5a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c5a8:	f7fd fb26 	bl	8009bf8 <memset>
 800c5ac:	4620      	mov	r0, r4
 800c5ae:	bd70      	pop	{r4, r5, r6, pc}

0800c5b0 <__sfp_lock_acquire>:
 800c5b0:	4801      	ldr	r0, [pc, #4]	; (800c5b8 <__sfp_lock_acquire+0x8>)
 800c5b2:	f000 b8b3 	b.w	800c71c <__retarget_lock_acquire_recursive>
 800c5b6:	bf00      	nop
 800c5b8:	2001314d 	.word	0x2001314d

0800c5bc <__sfp_lock_release>:
 800c5bc:	4801      	ldr	r0, [pc, #4]	; (800c5c4 <__sfp_lock_release+0x8>)
 800c5be:	f000 b8ae 	b.w	800c71e <__retarget_lock_release_recursive>
 800c5c2:	bf00      	nop
 800c5c4:	2001314d 	.word	0x2001314d

0800c5c8 <__sinit_lock_acquire>:
 800c5c8:	4801      	ldr	r0, [pc, #4]	; (800c5d0 <__sinit_lock_acquire+0x8>)
 800c5ca:	f000 b8a7 	b.w	800c71c <__retarget_lock_acquire_recursive>
 800c5ce:	bf00      	nop
 800c5d0:	2001314e 	.word	0x2001314e

0800c5d4 <__sinit_lock_release>:
 800c5d4:	4801      	ldr	r0, [pc, #4]	; (800c5dc <__sinit_lock_release+0x8>)
 800c5d6:	f000 b8a2 	b.w	800c71e <__retarget_lock_release_recursive>
 800c5da:	bf00      	nop
 800c5dc:	2001314e 	.word	0x2001314e

0800c5e0 <__sinit>:
 800c5e0:	b510      	push	{r4, lr}
 800c5e2:	4604      	mov	r4, r0
 800c5e4:	f7ff fff0 	bl	800c5c8 <__sinit_lock_acquire>
 800c5e8:	69a3      	ldr	r3, [r4, #24]
 800c5ea:	b11b      	cbz	r3, 800c5f4 <__sinit+0x14>
 800c5ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5f0:	f7ff bff0 	b.w	800c5d4 <__sinit_lock_release>
 800c5f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c5f8:	6523      	str	r3, [r4, #80]	; 0x50
 800c5fa:	4b13      	ldr	r3, [pc, #76]	; (800c648 <__sinit+0x68>)
 800c5fc:	4a13      	ldr	r2, [pc, #76]	; (800c64c <__sinit+0x6c>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	62a2      	str	r2, [r4, #40]	; 0x28
 800c602:	42a3      	cmp	r3, r4
 800c604:	bf04      	itt	eq
 800c606:	2301      	moveq	r3, #1
 800c608:	61a3      	streq	r3, [r4, #24]
 800c60a:	4620      	mov	r0, r4
 800c60c:	f000 f820 	bl	800c650 <__sfp>
 800c610:	6060      	str	r0, [r4, #4]
 800c612:	4620      	mov	r0, r4
 800c614:	f000 f81c 	bl	800c650 <__sfp>
 800c618:	60a0      	str	r0, [r4, #8]
 800c61a:	4620      	mov	r0, r4
 800c61c:	f000 f818 	bl	800c650 <__sfp>
 800c620:	2200      	movs	r2, #0
 800c622:	60e0      	str	r0, [r4, #12]
 800c624:	2104      	movs	r1, #4
 800c626:	6860      	ldr	r0, [r4, #4]
 800c628:	f7ff ff82 	bl	800c530 <std>
 800c62c:	68a0      	ldr	r0, [r4, #8]
 800c62e:	2201      	movs	r2, #1
 800c630:	2109      	movs	r1, #9
 800c632:	f7ff ff7d 	bl	800c530 <std>
 800c636:	68e0      	ldr	r0, [r4, #12]
 800c638:	2202      	movs	r2, #2
 800c63a:	2112      	movs	r1, #18
 800c63c:	f7ff ff78 	bl	800c530 <std>
 800c640:	2301      	movs	r3, #1
 800c642:	61a3      	str	r3, [r4, #24]
 800c644:	e7d2      	b.n	800c5ec <__sinit+0xc>
 800c646:	bf00      	nop
 800c648:	0800cde0 	.word	0x0800cde0
 800c64c:	0800c579 	.word	0x0800c579

0800c650 <__sfp>:
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c652:	4607      	mov	r7, r0
 800c654:	f7ff ffac 	bl	800c5b0 <__sfp_lock_acquire>
 800c658:	4b1e      	ldr	r3, [pc, #120]	; (800c6d4 <__sfp+0x84>)
 800c65a:	681e      	ldr	r6, [r3, #0]
 800c65c:	69b3      	ldr	r3, [r6, #24]
 800c65e:	b913      	cbnz	r3, 800c666 <__sfp+0x16>
 800c660:	4630      	mov	r0, r6
 800c662:	f7ff ffbd 	bl	800c5e0 <__sinit>
 800c666:	3648      	adds	r6, #72	; 0x48
 800c668:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c66c:	3b01      	subs	r3, #1
 800c66e:	d503      	bpl.n	800c678 <__sfp+0x28>
 800c670:	6833      	ldr	r3, [r6, #0]
 800c672:	b30b      	cbz	r3, 800c6b8 <__sfp+0x68>
 800c674:	6836      	ldr	r6, [r6, #0]
 800c676:	e7f7      	b.n	800c668 <__sfp+0x18>
 800c678:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c67c:	b9d5      	cbnz	r5, 800c6b4 <__sfp+0x64>
 800c67e:	4b16      	ldr	r3, [pc, #88]	; (800c6d8 <__sfp+0x88>)
 800c680:	60e3      	str	r3, [r4, #12]
 800c682:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c686:	6665      	str	r5, [r4, #100]	; 0x64
 800c688:	f000 f847 	bl	800c71a <__retarget_lock_init_recursive>
 800c68c:	f7ff ff96 	bl	800c5bc <__sfp_lock_release>
 800c690:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c694:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c698:	6025      	str	r5, [r4, #0]
 800c69a:	61a5      	str	r5, [r4, #24]
 800c69c:	2208      	movs	r2, #8
 800c69e:	4629      	mov	r1, r5
 800c6a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c6a4:	f7fd faa8 	bl	8009bf8 <memset>
 800c6a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c6ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c6b0:	4620      	mov	r0, r4
 800c6b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6b4:	3468      	adds	r4, #104	; 0x68
 800c6b6:	e7d9      	b.n	800c66c <__sfp+0x1c>
 800c6b8:	2104      	movs	r1, #4
 800c6ba:	4638      	mov	r0, r7
 800c6bc:	f7ff ff62 	bl	800c584 <__sfmoreglue>
 800c6c0:	4604      	mov	r4, r0
 800c6c2:	6030      	str	r0, [r6, #0]
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	d1d5      	bne.n	800c674 <__sfp+0x24>
 800c6c8:	f7ff ff78 	bl	800c5bc <__sfp_lock_release>
 800c6cc:	230c      	movs	r3, #12
 800c6ce:	603b      	str	r3, [r7, #0]
 800c6d0:	e7ee      	b.n	800c6b0 <__sfp+0x60>
 800c6d2:	bf00      	nop
 800c6d4:	0800cde0 	.word	0x0800cde0
 800c6d8:	ffff0001 	.word	0xffff0001

0800c6dc <_fwalk_reent>:
 800c6dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6e0:	4606      	mov	r6, r0
 800c6e2:	4688      	mov	r8, r1
 800c6e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c6e8:	2700      	movs	r7, #0
 800c6ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c6ee:	f1b9 0901 	subs.w	r9, r9, #1
 800c6f2:	d505      	bpl.n	800c700 <_fwalk_reent+0x24>
 800c6f4:	6824      	ldr	r4, [r4, #0]
 800c6f6:	2c00      	cmp	r4, #0
 800c6f8:	d1f7      	bne.n	800c6ea <_fwalk_reent+0xe>
 800c6fa:	4638      	mov	r0, r7
 800c6fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c700:	89ab      	ldrh	r3, [r5, #12]
 800c702:	2b01      	cmp	r3, #1
 800c704:	d907      	bls.n	800c716 <_fwalk_reent+0x3a>
 800c706:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c70a:	3301      	adds	r3, #1
 800c70c:	d003      	beq.n	800c716 <_fwalk_reent+0x3a>
 800c70e:	4629      	mov	r1, r5
 800c710:	4630      	mov	r0, r6
 800c712:	47c0      	blx	r8
 800c714:	4307      	orrs	r7, r0
 800c716:	3568      	adds	r5, #104	; 0x68
 800c718:	e7e9      	b.n	800c6ee <_fwalk_reent+0x12>

0800c71a <__retarget_lock_init_recursive>:
 800c71a:	4770      	bx	lr

0800c71c <__retarget_lock_acquire_recursive>:
 800c71c:	4770      	bx	lr

0800c71e <__retarget_lock_release_recursive>:
 800c71e:	4770      	bx	lr

0800c720 <__swhatbuf_r>:
 800c720:	b570      	push	{r4, r5, r6, lr}
 800c722:	460e      	mov	r6, r1
 800c724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c728:	2900      	cmp	r1, #0
 800c72a:	b096      	sub	sp, #88	; 0x58
 800c72c:	4614      	mov	r4, r2
 800c72e:	461d      	mov	r5, r3
 800c730:	da08      	bge.n	800c744 <__swhatbuf_r+0x24>
 800c732:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c736:	2200      	movs	r2, #0
 800c738:	602a      	str	r2, [r5, #0]
 800c73a:	061a      	lsls	r2, r3, #24
 800c73c:	d410      	bmi.n	800c760 <__swhatbuf_r+0x40>
 800c73e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c742:	e00e      	b.n	800c762 <__swhatbuf_r+0x42>
 800c744:	466a      	mov	r2, sp
 800c746:	f000 f903 	bl	800c950 <_fstat_r>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	dbf1      	blt.n	800c732 <__swhatbuf_r+0x12>
 800c74e:	9a01      	ldr	r2, [sp, #4]
 800c750:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c754:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c758:	425a      	negs	r2, r3
 800c75a:	415a      	adcs	r2, r3
 800c75c:	602a      	str	r2, [r5, #0]
 800c75e:	e7ee      	b.n	800c73e <__swhatbuf_r+0x1e>
 800c760:	2340      	movs	r3, #64	; 0x40
 800c762:	2000      	movs	r0, #0
 800c764:	6023      	str	r3, [r4, #0]
 800c766:	b016      	add	sp, #88	; 0x58
 800c768:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c76c <__smakebuf_r>:
 800c76c:	898b      	ldrh	r3, [r1, #12]
 800c76e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c770:	079d      	lsls	r5, r3, #30
 800c772:	4606      	mov	r6, r0
 800c774:	460c      	mov	r4, r1
 800c776:	d507      	bpl.n	800c788 <__smakebuf_r+0x1c>
 800c778:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c77c:	6023      	str	r3, [r4, #0]
 800c77e:	6123      	str	r3, [r4, #16]
 800c780:	2301      	movs	r3, #1
 800c782:	6163      	str	r3, [r4, #20]
 800c784:	b002      	add	sp, #8
 800c786:	bd70      	pop	{r4, r5, r6, pc}
 800c788:	ab01      	add	r3, sp, #4
 800c78a:	466a      	mov	r2, sp
 800c78c:	f7ff ffc8 	bl	800c720 <__swhatbuf_r>
 800c790:	9900      	ldr	r1, [sp, #0]
 800c792:	4605      	mov	r5, r0
 800c794:	4630      	mov	r0, r6
 800c796:	f7ff f963 	bl	800ba60 <_malloc_r>
 800c79a:	b948      	cbnz	r0, 800c7b0 <__smakebuf_r+0x44>
 800c79c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7a0:	059a      	lsls	r2, r3, #22
 800c7a2:	d4ef      	bmi.n	800c784 <__smakebuf_r+0x18>
 800c7a4:	f023 0303 	bic.w	r3, r3, #3
 800c7a8:	f043 0302 	orr.w	r3, r3, #2
 800c7ac:	81a3      	strh	r3, [r4, #12]
 800c7ae:	e7e3      	b.n	800c778 <__smakebuf_r+0xc>
 800c7b0:	4b0d      	ldr	r3, [pc, #52]	; (800c7e8 <__smakebuf_r+0x7c>)
 800c7b2:	62b3      	str	r3, [r6, #40]	; 0x28
 800c7b4:	89a3      	ldrh	r3, [r4, #12]
 800c7b6:	6020      	str	r0, [r4, #0]
 800c7b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7bc:	81a3      	strh	r3, [r4, #12]
 800c7be:	9b00      	ldr	r3, [sp, #0]
 800c7c0:	6163      	str	r3, [r4, #20]
 800c7c2:	9b01      	ldr	r3, [sp, #4]
 800c7c4:	6120      	str	r0, [r4, #16]
 800c7c6:	b15b      	cbz	r3, 800c7e0 <__smakebuf_r+0x74>
 800c7c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	f000 f8d1 	bl	800c974 <_isatty_r>
 800c7d2:	b128      	cbz	r0, 800c7e0 <__smakebuf_r+0x74>
 800c7d4:	89a3      	ldrh	r3, [r4, #12]
 800c7d6:	f023 0303 	bic.w	r3, r3, #3
 800c7da:	f043 0301 	orr.w	r3, r3, #1
 800c7de:	81a3      	strh	r3, [r4, #12]
 800c7e0:	89a0      	ldrh	r0, [r4, #12]
 800c7e2:	4305      	orrs	r5, r0
 800c7e4:	81a5      	strh	r5, [r4, #12]
 800c7e6:	e7cd      	b.n	800c784 <__smakebuf_r+0x18>
 800c7e8:	0800c579 	.word	0x0800c579

0800c7ec <_malloc_usable_size_r>:
 800c7ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7f0:	1f18      	subs	r0, r3, #4
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	bfbc      	itt	lt
 800c7f6:	580b      	ldrlt	r3, [r1, r0]
 800c7f8:	18c0      	addlt	r0, r0, r3
 800c7fa:	4770      	bx	lr

0800c7fc <_raise_r>:
 800c7fc:	291f      	cmp	r1, #31
 800c7fe:	b538      	push	{r3, r4, r5, lr}
 800c800:	4604      	mov	r4, r0
 800c802:	460d      	mov	r5, r1
 800c804:	d904      	bls.n	800c810 <_raise_r+0x14>
 800c806:	2316      	movs	r3, #22
 800c808:	6003      	str	r3, [r0, #0]
 800c80a:	f04f 30ff 	mov.w	r0, #4294967295
 800c80e:	bd38      	pop	{r3, r4, r5, pc}
 800c810:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c812:	b112      	cbz	r2, 800c81a <_raise_r+0x1e>
 800c814:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c818:	b94b      	cbnz	r3, 800c82e <_raise_r+0x32>
 800c81a:	4620      	mov	r0, r4
 800c81c:	f000 f830 	bl	800c880 <_getpid_r>
 800c820:	462a      	mov	r2, r5
 800c822:	4601      	mov	r1, r0
 800c824:	4620      	mov	r0, r4
 800c826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c82a:	f000 b817 	b.w	800c85c <_kill_r>
 800c82e:	2b01      	cmp	r3, #1
 800c830:	d00a      	beq.n	800c848 <_raise_r+0x4c>
 800c832:	1c59      	adds	r1, r3, #1
 800c834:	d103      	bne.n	800c83e <_raise_r+0x42>
 800c836:	2316      	movs	r3, #22
 800c838:	6003      	str	r3, [r0, #0]
 800c83a:	2001      	movs	r0, #1
 800c83c:	e7e7      	b.n	800c80e <_raise_r+0x12>
 800c83e:	2400      	movs	r4, #0
 800c840:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c844:	4628      	mov	r0, r5
 800c846:	4798      	blx	r3
 800c848:	2000      	movs	r0, #0
 800c84a:	e7e0      	b.n	800c80e <_raise_r+0x12>

0800c84c <raise>:
 800c84c:	4b02      	ldr	r3, [pc, #8]	; (800c858 <raise+0xc>)
 800c84e:	4601      	mov	r1, r0
 800c850:	6818      	ldr	r0, [r3, #0]
 800c852:	f7ff bfd3 	b.w	800c7fc <_raise_r>
 800c856:	bf00      	nop
 800c858:	20000034 	.word	0x20000034

0800c85c <_kill_r>:
 800c85c:	b538      	push	{r3, r4, r5, lr}
 800c85e:	4d07      	ldr	r5, [pc, #28]	; (800c87c <_kill_r+0x20>)
 800c860:	2300      	movs	r3, #0
 800c862:	4604      	mov	r4, r0
 800c864:	4608      	mov	r0, r1
 800c866:	4611      	mov	r1, r2
 800c868:	602b      	str	r3, [r5, #0]
 800c86a:	f7f7 fa23 	bl	8003cb4 <_kill>
 800c86e:	1c43      	adds	r3, r0, #1
 800c870:	d102      	bne.n	800c878 <_kill_r+0x1c>
 800c872:	682b      	ldr	r3, [r5, #0]
 800c874:	b103      	cbz	r3, 800c878 <_kill_r+0x1c>
 800c876:	6023      	str	r3, [r4, #0]
 800c878:	bd38      	pop	{r3, r4, r5, pc}
 800c87a:	bf00      	nop
 800c87c:	20013148 	.word	0x20013148

0800c880 <_getpid_r>:
 800c880:	f7f7 ba10 	b.w	8003ca4 <_getpid>

0800c884 <__sread>:
 800c884:	b510      	push	{r4, lr}
 800c886:	460c      	mov	r4, r1
 800c888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c88c:	f000 f894 	bl	800c9b8 <_read_r>
 800c890:	2800      	cmp	r0, #0
 800c892:	bfab      	itete	ge
 800c894:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c896:	89a3      	ldrhlt	r3, [r4, #12]
 800c898:	181b      	addge	r3, r3, r0
 800c89a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c89e:	bfac      	ite	ge
 800c8a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800c8a2:	81a3      	strhlt	r3, [r4, #12]
 800c8a4:	bd10      	pop	{r4, pc}

0800c8a6 <__swrite>:
 800c8a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8aa:	461f      	mov	r7, r3
 800c8ac:	898b      	ldrh	r3, [r1, #12]
 800c8ae:	05db      	lsls	r3, r3, #23
 800c8b0:	4605      	mov	r5, r0
 800c8b2:	460c      	mov	r4, r1
 800c8b4:	4616      	mov	r6, r2
 800c8b6:	d505      	bpl.n	800c8c4 <__swrite+0x1e>
 800c8b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8bc:	2302      	movs	r3, #2
 800c8be:	2200      	movs	r2, #0
 800c8c0:	f000 f868 	bl	800c994 <_lseek_r>
 800c8c4:	89a3      	ldrh	r3, [r4, #12]
 800c8c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c8ce:	81a3      	strh	r3, [r4, #12]
 800c8d0:	4632      	mov	r2, r6
 800c8d2:	463b      	mov	r3, r7
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8da:	f000 b817 	b.w	800c90c <_write_r>

0800c8de <__sseek>:
 800c8de:	b510      	push	{r4, lr}
 800c8e0:	460c      	mov	r4, r1
 800c8e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8e6:	f000 f855 	bl	800c994 <_lseek_r>
 800c8ea:	1c43      	adds	r3, r0, #1
 800c8ec:	89a3      	ldrh	r3, [r4, #12]
 800c8ee:	bf15      	itete	ne
 800c8f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800c8f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c8f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c8fa:	81a3      	strheq	r3, [r4, #12]
 800c8fc:	bf18      	it	ne
 800c8fe:	81a3      	strhne	r3, [r4, #12]
 800c900:	bd10      	pop	{r4, pc}

0800c902 <__sclose>:
 800c902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c906:	f000 b813 	b.w	800c930 <_close_r>
	...

0800c90c <_write_r>:
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	4d07      	ldr	r5, [pc, #28]	; (800c92c <_write_r+0x20>)
 800c910:	4604      	mov	r4, r0
 800c912:	4608      	mov	r0, r1
 800c914:	4611      	mov	r1, r2
 800c916:	2200      	movs	r2, #0
 800c918:	602a      	str	r2, [r5, #0]
 800c91a:	461a      	mov	r2, r3
 800c91c:	f7f7 fa01 	bl	8003d22 <_write>
 800c920:	1c43      	adds	r3, r0, #1
 800c922:	d102      	bne.n	800c92a <_write_r+0x1e>
 800c924:	682b      	ldr	r3, [r5, #0]
 800c926:	b103      	cbz	r3, 800c92a <_write_r+0x1e>
 800c928:	6023      	str	r3, [r4, #0]
 800c92a:	bd38      	pop	{r3, r4, r5, pc}
 800c92c:	20013148 	.word	0x20013148

0800c930 <_close_r>:
 800c930:	b538      	push	{r3, r4, r5, lr}
 800c932:	4d06      	ldr	r5, [pc, #24]	; (800c94c <_close_r+0x1c>)
 800c934:	2300      	movs	r3, #0
 800c936:	4604      	mov	r4, r0
 800c938:	4608      	mov	r0, r1
 800c93a:	602b      	str	r3, [r5, #0]
 800c93c:	f7f7 fa0d 	bl	8003d5a <_close>
 800c940:	1c43      	adds	r3, r0, #1
 800c942:	d102      	bne.n	800c94a <_close_r+0x1a>
 800c944:	682b      	ldr	r3, [r5, #0]
 800c946:	b103      	cbz	r3, 800c94a <_close_r+0x1a>
 800c948:	6023      	str	r3, [r4, #0]
 800c94a:	bd38      	pop	{r3, r4, r5, pc}
 800c94c:	20013148 	.word	0x20013148

0800c950 <_fstat_r>:
 800c950:	b538      	push	{r3, r4, r5, lr}
 800c952:	4d07      	ldr	r5, [pc, #28]	; (800c970 <_fstat_r+0x20>)
 800c954:	2300      	movs	r3, #0
 800c956:	4604      	mov	r4, r0
 800c958:	4608      	mov	r0, r1
 800c95a:	4611      	mov	r1, r2
 800c95c:	602b      	str	r3, [r5, #0]
 800c95e:	f7f7 fa08 	bl	8003d72 <_fstat>
 800c962:	1c43      	adds	r3, r0, #1
 800c964:	d102      	bne.n	800c96c <_fstat_r+0x1c>
 800c966:	682b      	ldr	r3, [r5, #0]
 800c968:	b103      	cbz	r3, 800c96c <_fstat_r+0x1c>
 800c96a:	6023      	str	r3, [r4, #0]
 800c96c:	bd38      	pop	{r3, r4, r5, pc}
 800c96e:	bf00      	nop
 800c970:	20013148 	.word	0x20013148

0800c974 <_isatty_r>:
 800c974:	b538      	push	{r3, r4, r5, lr}
 800c976:	4d06      	ldr	r5, [pc, #24]	; (800c990 <_isatty_r+0x1c>)
 800c978:	2300      	movs	r3, #0
 800c97a:	4604      	mov	r4, r0
 800c97c:	4608      	mov	r0, r1
 800c97e:	602b      	str	r3, [r5, #0]
 800c980:	f7f7 fa07 	bl	8003d92 <_isatty>
 800c984:	1c43      	adds	r3, r0, #1
 800c986:	d102      	bne.n	800c98e <_isatty_r+0x1a>
 800c988:	682b      	ldr	r3, [r5, #0]
 800c98a:	b103      	cbz	r3, 800c98e <_isatty_r+0x1a>
 800c98c:	6023      	str	r3, [r4, #0]
 800c98e:	bd38      	pop	{r3, r4, r5, pc}
 800c990:	20013148 	.word	0x20013148

0800c994 <_lseek_r>:
 800c994:	b538      	push	{r3, r4, r5, lr}
 800c996:	4d07      	ldr	r5, [pc, #28]	; (800c9b4 <_lseek_r+0x20>)
 800c998:	4604      	mov	r4, r0
 800c99a:	4608      	mov	r0, r1
 800c99c:	4611      	mov	r1, r2
 800c99e:	2200      	movs	r2, #0
 800c9a0:	602a      	str	r2, [r5, #0]
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	f7f7 fa00 	bl	8003da8 <_lseek>
 800c9a8:	1c43      	adds	r3, r0, #1
 800c9aa:	d102      	bne.n	800c9b2 <_lseek_r+0x1e>
 800c9ac:	682b      	ldr	r3, [r5, #0]
 800c9ae:	b103      	cbz	r3, 800c9b2 <_lseek_r+0x1e>
 800c9b0:	6023      	str	r3, [r4, #0]
 800c9b2:	bd38      	pop	{r3, r4, r5, pc}
 800c9b4:	20013148 	.word	0x20013148

0800c9b8 <_read_r>:
 800c9b8:	b538      	push	{r3, r4, r5, lr}
 800c9ba:	4d07      	ldr	r5, [pc, #28]	; (800c9d8 <_read_r+0x20>)
 800c9bc:	4604      	mov	r4, r0
 800c9be:	4608      	mov	r0, r1
 800c9c0:	4611      	mov	r1, r2
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	602a      	str	r2, [r5, #0]
 800c9c6:	461a      	mov	r2, r3
 800c9c8:	f7f7 f98e 	bl	8003ce8 <_read>
 800c9cc:	1c43      	adds	r3, r0, #1
 800c9ce:	d102      	bne.n	800c9d6 <_read_r+0x1e>
 800c9d0:	682b      	ldr	r3, [r5, #0]
 800c9d2:	b103      	cbz	r3, 800c9d6 <_read_r+0x1e>
 800c9d4:	6023      	str	r3, [r4, #0]
 800c9d6:	bd38      	pop	{r3, r4, r5, pc}
 800c9d8:	20013148 	.word	0x20013148

0800c9dc <_init>:
 800c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9de:	bf00      	nop
 800c9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9e2:	bc08      	pop	{r3}
 800c9e4:	469e      	mov	lr, r3
 800c9e6:	4770      	bx	lr

0800c9e8 <_fini>:
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ea:	bf00      	nop
 800c9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ee:	bc08      	pop	{r3}
 800c9f0:	469e      	mov	lr, r3
 800c9f2:	4770      	bx	lr
