Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 29 18:41:16 2019
| Host         : DESKTOP-6KJK0V1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           13 |
| Yes          | No                    | No                     |              80 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   | mybuttonclock/outt_i_1_n_0        |                1 |              1 |
|  f__0_BUFG     |                                   | nolabel_line52/oe0                |                1 |              1 |
| ~f__0_BUFG     |                                   | nolabel_line52/mr_reg_i_1_n_0     |                1 |              1 |
| ~clk_IBUF_BUFG |                                   | nolabel_line52/shcp1_carry__2_n_4 |                2 |              2 |
|  clk_IBUF_BUFG | myAssigner/temp0[3]_i_1_n_0       |                                   |                1 |              4 |
|  clk_IBUF_BUFG | myAssigner/temp3_n_0              |                                   |                2 |              4 |
|  clk_IBUF_BUFG | myAssigner/temp2_n_0              |                                   |                1 |              4 |
|  clk_IBUF_BUFG | myAssigner/temp1_n_0              |                                   |                2 |              4 |
| ~f__0_BUFG     |                                   |                                   |                2 |              5 |
|  clk_IBUF_BUFG | mybuttonclock/E[0]                |                                   |                4 |             16 |
|  clk_IBUF_BUFG | mybuttonclock/E[3]                |                                   |                3 |             16 |
|  clk_IBUF_BUFG | mybuttonclock/E[1]                |                                   |                4 |             16 |
|  clk_IBUF_BUFG | mybuttonclock/E[2]                |                                   |                7 |             16 |
|  clk_IBUF_BUFG | mybuttonclock/count[0]_i_2__0_n_0 | mybuttonclock/count               |                7 |             27 |
| ~f__0_BUFG     |                                   | nolabel_line52/a                  |                8 |             31 |
|  clk_IBUF_BUFG |                                   |                                   |               12 |             42 |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+


