
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015928                       # Number of seconds simulated
sim_ticks                                 15927510000                       # Number of ticks simulated
final_tick                                15927510000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 215549                       # Simulator instruction rate (inst/s)
host_op_rate                                   291104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              193551867                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664256                       # Number of bytes of host memory used
host_seconds                                    82.29                       # Real time elapsed on the host
sim_insts                                    17737634                       # Number of instructions simulated
sim_ops                                      23955121                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           79936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          166720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              246656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        79936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          79936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2605                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3854                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5018738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10467424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15486162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5018738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5018738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           64291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 64291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           64291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5018738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10467424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15550453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1250.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2603.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7811                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3855                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          16                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3855                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  246592                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   246720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1024                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                338                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                265                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    15927472000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3855                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    16                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2908                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      830                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      112                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          749                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     327.006676                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    192.600770                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    341.995084                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           259     34.58%     34.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          177     23.63%     58.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           95     12.68%     70.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           43      5.74%     76.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           24      3.20%     79.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      2.67%     82.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.47%     83.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.20%     85.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          111     14.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           749                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        80000                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       166592                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5022756.224921535701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10459387.562776604667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1250                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2605                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           16                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     41424250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     84129750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33139.40                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32295.49                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      53310250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                125554000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19265000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13836.04                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32586.04                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.04                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3095                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.33                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4114562.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     79.99                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3355800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1768470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16179240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              35126250                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1251360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        179387550                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         17601120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3699022080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3994258110                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             250.777310                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           15847211500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1062500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       17160000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15407989750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     45834500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       62076000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    393387250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11331180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26225130                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3005280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        149377050                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         19255680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3718476060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3965313015                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             248.960008                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           15861968250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6147000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   15484241500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     50144750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44834750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    327582000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1207126                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1207126                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            179131                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               927561                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3989                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          927561                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             906054                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21507                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1997                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8677328                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1407853                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           105                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            28                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2237057                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           126                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31855021                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             326587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       22186181                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1207126                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             910043                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31285017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  358488                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            48                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           83                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2237052                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1489                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31790984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.936131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.244520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2030467      6.39%      6.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 29760517     93.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31790984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.037894                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.696474                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1472675                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                912726                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  28810817                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                415522                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 179244                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               29049640                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                176699                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 179244                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2094780                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  601158                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2248                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  28474701                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                438853                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               28696698                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                177286                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   113                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  93856                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  13934                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  25371                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              187                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            39216558                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              68624639                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         49364644                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             14025                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32812213                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  6404345                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 77                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    406473                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9349269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1612509                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3830736                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           444854                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   28390718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 147                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26180780                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            139470                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4435743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6580569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             97                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31790984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.823528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.381221                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5610204     17.65%     17.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26180780     82.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31790984                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2183      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16037582     61.26%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2159      0.01%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1551      0.01%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 227      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  827      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1244      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1146      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 801      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                325      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8714575     33.29%     94.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1415242      5.41%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1618      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1264      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26180780                       # Type of FU issued
system.cpu.iq.rate                           0.821873                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           84275754                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          32816138                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     25667664                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               16260                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10579                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7705                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               26170511                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8086                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1325798                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1534626                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2665                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       336503                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           344                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 179244                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  178039                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2538                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            28390865                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            121772                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9349269                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1612509                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 91                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1639                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            109                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          88480                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        90746                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               179226                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25912995                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8677301                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            267785                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     10085152                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1062150                       # Number of branches executed
system.cpu.iew.exec_stores                    1407851                       # Number of stores executed
system.cpu.iew.exec_rate                     0.813467                       # Inst execution rate
system.cpu.iew.wb_sent                       25820115                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25675369                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  23127557                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25456959                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.806007                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.908496                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4273816                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            179135                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     31578891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.758580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.427944                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7623770     24.14%     24.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23955121     75.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     31578891                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             17737634                       # Number of instructions committed
system.cpu.commit.committedOps               23955121                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9090649                       # Number of memory references committed
system.cpu.commit.loads                       7814643                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1053670                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6703                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23949828                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3734                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1448      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14855711     62.01%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2151      0.01%     62.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1331      0.01%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            142      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             792      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             797      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1012      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            765      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           287      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7813410     32.62%     94.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1274941      5.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1233      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1065      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23955121                       # Class of committed instruction
system.cpu.commit.bw_lim_events              23955121                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     35852707                       # The number of ROB reads
system.cpu.rob.rob_writes                    56669975                       # The number of ROB writes
system.cpu.timesIdled                            1025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           64037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    17737634                       # Number of Instructions Simulated
system.cpu.committedOps                      23955121                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.795900                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.795900                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.556824                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.556824                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 43974597                       # number of integer regfile reads
system.cpu.int_regfile_writes                23347967                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12350                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5904                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5317647                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11647717                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12304920                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999210                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8605440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            198.263754                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17297760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17297760                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7289506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7289506                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1272327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1272327                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      8561833                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8561833                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8561833                       # number of overall hits
system.cpu.dcache.overall_hits::total         8561833                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        61664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         61664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3681                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        65345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65345                       # number of overall misses
system.cpu.dcache.overall_misses::total         65345                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1220578000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1220578000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     97399000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     97399000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1317977000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1317977000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1317977000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1317977000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7351170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7351170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1276008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1276008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8627178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8627178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8627178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8627178                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008388                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002885                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007574                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007574                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19794.012714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19794.012714                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26459.929367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26459.929367                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20169.515648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20169.515648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20169.515648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20169.515648                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               279                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.917563                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37589                       # number of writebacks
system.cpu.dcache.writebacks::total             37589                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21703                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        21739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21739                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39961                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3645                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        43606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43606                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    660199509                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    660199509                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     93306500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     93306500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    753506009                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    753506009                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    753506009                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    753506009                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005054                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005054                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005054                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16521.095793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16521.095793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25598.491084                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25598.491084                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17279.869949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17279.869949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17279.869949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17279.869949                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43388                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2236736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6597                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            339.053509                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4480701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4480701                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2230139                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2230139                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2230139                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2230139                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2230139                       # number of overall hits
system.cpu.icache.overall_hits::total         2230139                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6913                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6913                       # number of overall misses
system.cpu.icache.overall_misses::total          6913                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    233608500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233608500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    233608500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233608500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    233608500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233608500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2237052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2237052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2237052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2237052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2237052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2237052                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003090                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003090                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33792.637061                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33792.637061                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33792.637061                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33792.637061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33792.637061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33792.637061                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          315                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          315                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          315                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          315                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          315                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6598                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6598                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    216944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    216944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    216944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    216944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    216944000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    216944000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002949                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32880.266747                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32880.266747                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32880.266747                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32880.266747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32880.266747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32880.266747                       # average overall mshr miss latency
system.cpu.icache.replacements                   6581                       # number of replacements
system.l2bus.snoop_filter.tot_requests         100184                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        50182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1360                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1360                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               46554                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         39676                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19001                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               213                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3447                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3447                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          46555                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        19775                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       130409                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  150184                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       422144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5183552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5605696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8709                       # Total snoops (count)
system.l2bus.snoopTraffic                      133632                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              58923                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023285                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.150807                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    57551     97.67%     97.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1372      2.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                58923                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            125270000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            16581322                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           108628263                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.961787                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  87589                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8801                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.952165                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     7.882613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    42.937201                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    77.141972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.061583                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.335447                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.602672                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999701                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               183981                       # Number of tag accesses
system.l2cache.tags.data_accesses              183981                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        37589                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        37589                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2626                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2626                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3195                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        35772                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        38967                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3195                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           38398                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               41593                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3195                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          38398                       # number of overall hits
system.l2cache.overall_hits::total              41593                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          821                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            821                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3402                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4185                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7587                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3402                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5006                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8408                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3402                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5006                       # number of overall misses
system.l2cache.overall_misses::total             8408                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     54323500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54323500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    173571000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    236363000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    409934000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    173571000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    290686500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    464257500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    173571000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    290686500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    464257500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        37589                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        37589                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3447                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3447                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6597                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        39957                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        46554                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6597                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        43404                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           50001                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6597                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        43404                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          50001                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.238178                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.238178                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.515689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.104738                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.162972                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.515689                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.115335                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.168157                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.515689                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.115335                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.168157                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66167.478685                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66167.478685                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 51020.282187                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56478.614098                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 54031.105839                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 51020.282187                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58067.618857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 55216.163178                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 51020.282187                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58067.618857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 55216.163178                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2087                       # number of writebacks
system.l2cache.writebacks::total                 2087                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          821                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          821                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4185                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7587                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3402                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5006                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8408                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3402                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5006                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8408                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     52681500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     52681500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    166769000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    227993000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    394762000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    166769000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    280674500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    447443500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    166769000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    280674500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    447443500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.238178                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.238178                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.515689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104738                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.162972                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.515689                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.115335                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.168157                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.515689                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.115335                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.168157                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64167.478685                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64167.478685                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 49020.870076                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54478.614098                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 52031.369448                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 49020.870076                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56067.618857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 53216.401047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 49020.870076                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56067.618857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 53216.401047                       # average overall mshr miss latency
system.l2cache.replacements                      8673                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15806                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8175                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               35                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           35                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7586                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2100                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5650                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                821                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               821                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7587                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        24213                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       671424                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               352                       # Total snoops (count)
system.l3bus.snoopTraffic                        1024                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8760                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.003995                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.063087                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8725     99.60%     99.60% # Request fanout histogram
system.l3bus.snoop_fanout::1                       35      0.40%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8760                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             12071000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            21017500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2346.007767                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10491                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3854                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.722107                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   772.644298                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1573.363468                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.188634                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.384122                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.572756                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3502                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          737                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2032                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.854980                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                45822                       # Number of tag accesses
system.l3cache.tags.data_accesses               45822                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2084                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2084                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          253                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              253                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2152                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2148                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4300                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2152                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2401                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4553                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2152                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2401                       # number of overall hits
system.l3cache.overall_hits::total               4553                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          568                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            568                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1250                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2037                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3287                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1250                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2605                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3855                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1250                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2605                       # number of overall misses
system.l3cache.overall_misses::total             3855                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39421500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39421500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     87878000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    141616500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    229494500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     87878000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    181038000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    268916000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     87878000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    181038000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    268916000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2084                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2084                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          821                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          821                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3402                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4185                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7587                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3402                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         5006                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8408                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3402                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         5006                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8408                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.691839                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.691839                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.367431                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.486738                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.433241                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.367431                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.520376                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.458492                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.367431                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.520376                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.458492                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69404.049296                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69404.049296                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70302.400000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69522.091311                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69818.831761                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70302.400000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69496.353167                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69757.717250                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70302.400000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69496.353167                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69757.717250                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks             16                       # number of writebacks
system.l3cache.writebacks::total                   16                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          568                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          568                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1250                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2037                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3287                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1250                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2605                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3855                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1250                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2605                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3855                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38285500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38285500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     85380000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137542500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    222922500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     85380000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    175828000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    261208000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     85380000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    175828000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    261208000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.691839                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.691839                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.367431                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.486738                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.433241                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.367431                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.520376                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.458492                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.367431                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.520376                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.458492                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67404.049296                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67404.049296                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        68304                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67522.091311                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67819.440219                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst        68304                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67496.353167                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67758.236057                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst        68304                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67496.353167                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67758.236057                       # average overall mshr miss latency
system.l3cache.replacements                       352                       # number of replacements
system.membus.snoop_filter.tot_requests          4207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15927510000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              336                       # Transaction distribution
system.membus.trans_dist::ReadExReq               568                       # Transaction distribution
system.membus.trans_dist::ReadExResp              568                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3287                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         8061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         8061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       247680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       247680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  247680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3855                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10441750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
