@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO225 :"c:\git\lat_bert\rtl_sources\prbs7x1_chk.v":92:0:92:5|There are no possible illegal states for state machine bert_state[3:0] (in view: work.prbs7x1_chk(verilog)); safe FSM implementation is not required.
