#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55ef28ee3920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ef28ed4750 .scope module, "find" "find" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /OUTPUT 8 "o_seq";
    .port_info 4 /OUTPUT 20 "o_e";
    .port_info 5 /OUTPUT 1 "o_done";
P_0x55ef28ef8110 .param/l "E_WIDTH" 0 3 10, +C4<00000000000000000000000000010100>;
P_0x55ef28ef8150 .param/l "FIX_SEQ" 0 3 8, +C4<00000000000000000000000000000000>;
P_0x55ef28ef8190 .param/l "FIX_WIDTH" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x55ef28ef81d0 .param/l "SEQ_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55ef28ef8210 .param/l "STAGE_WIDTH" 0 3 9, +C4<00000000000000000000000000010100>;
o0x7fc8b0da1078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ef28f14820_0 .net "clk", 0 0, o0x7fc8b0da1078;  0 drivers
v0x55ef28f148e0_0 .net "e", 19 0, v0x55ef28f11960_0;  1 drivers
v0x55ef28f149f0_0 .net "e_valid", 0 0, v0x55ef28f11be0_0;  1 drivers
o0x7fc8b0da1798 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x55ef28f14ae0_0 .net "i_offset", 6 0, o0x7fc8b0da1798;  0 drivers
L_0x7fc8b0d58018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ef28f14b80_0 .net "i_ready", 0 0, L_0x7fc8b0d58018;  1 drivers
v0x55ef28f14c70_0 .net "mask", 7 0, v0x55ef28f13990_0;  1 drivers
v0x55ef28f14d60_0 .var "o_done", 0 0;
v0x55ef28f14e20_0 .net "o_e", 19 0, v0x55ef28f144e0_0;  1 drivers
v0x55ef28f14ee0_0 .net "o_ready", 0 0, v0x55ef28f11a40_0;  1 drivers
v0x55ef28f14f80_0 .net "o_seq", 7 0, v0x55ef28f14580_0;  1 drivers
o0x7fc8b0da10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ef28f15020_0 .net "rst", 0 0, o0x7fc8b0da10d8;  0 drivers
v0x55ef28f150c0_0 .net "seq", 7 0, L_0x55ef28f22940;  1 drivers
v0x55ef28f151b0_0 .net "seq2", 7 0, v0x55ef28f11b00_0;  1 drivers
v0x55ef28f152c0_0 .net "seq_done", 0 0, v0x55ef28f12e30_0;  1 drivers
v0x55ef28f15360_0 .net "seq_valid", 0 0, v0x55ef28f12fe0_0;  1 drivers
S_0x55ef28ef86d0 .scope module, "calc" "calc_e_pl" 3 63, 4 4 0, S_0x55ef28ed4750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /INPUT 8 "i_mask";
    .port_info 4 /INPUT 8 "i_seq";
    .port_info 5 /INPUT 1 "i_valid";
    .port_info 6 /INPUT 1 "i_ready";
    .port_info 7 /OUTPUT 20 "o_e";
    .port_info 8 /OUTPUT 8 "o_seq";
    .port_info 9 /OUTPUT 1 "o_valid";
    .port_info 10 /OUTPUT 1 "o_ready";
P_0x55ef28e36490 .param/l "E_WIDTH" 0 4 6, +C4<00000000000000000000000000010100>;
P_0x55ef28e364d0 .param/l "SEQ_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x55ef28e36510 .param/l "STAGE_WIDTH" 0 4 8, +C4<00000000000000000000000000010100>;
L_0x55ef28ed0fa0 .functor AND 1, v0x55ef28f12fe0_0, v0x55ef28f11a40_0, C4<1>, C4<1>;
v0x55ef28f10980_0 .net *"_ivl_2", 31 0, L_0x55ef28f22a30;  1 drivers
L_0x7fc8b0d58138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ef28f10a80_0 .net *"_ivl_5", 24 0, L_0x7fc8b0d58138;  1 drivers
L_0x7fc8b0d58180 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55ef28f10b60_0 .net/2u *"_ivl_6", 31 0, L_0x7fc8b0d58180;  1 drivers
v0x55ef28f10c20_0 .var "acc_reset", 0 0;
v0x55ef28f10ce0_0 .var "active", 0 0;
v0x55ef28f10df0_0 .var "active_dly", 0 0;
v0x55ef28f10eb0_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28f10f50_0 .var "counter", 6 0;
v0x55ef28f11030_0 .var "done", 0 0;
v0x55ef28f110f0_0 .net "i_mask", 7 0, v0x55ef28f13990_0;  alias, 1 drivers
v0x55ef28f111d0_0 .net "i_offset", 6 0, o0x7fc8b0da1798;  alias, 0 drivers
v0x55ef28f112b0_0 .net "i_ready", 0 0, L_0x7fc8b0d58018;  alias, 1 drivers
v0x55ef28f11370_0 .net "i_seq", 7 0, L_0x55ef28f22940;  alias, 1 drivers
v0x55ef28f11450_0 .net "i_valid", 0 0, v0x55ef28f12fe0_0;  alias, 1 drivers
v0x55ef28f11510_0 .net "last", 0 0, L_0x55ef28f32c10;  1 drivers
v0x55ef28f115d0_0 .net "load", 0 0, L_0x55ef28ed0fa0;  1 drivers
v0x55ef28f11690_0 .var "mask", 7 0;
v0x55ef28f11880_0 .var "mask_cpy", 7 0;
v0x55ef28f11960_0 .var "o_e", 19 0;
v0x55ef28f11a40_0 .var "o_ready", 0 0;
v0x55ef28f11b00_0 .var "o_seq", 7 0;
v0x55ef28f11be0_0 .var "o_valid", 0 0;
v0x55ef28f11ca0_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
v0x55ef28f11d40_0 .var "seq_a", 7 0;
v0x55ef28f11e00_0 .var "seq_b", 7 0;
v0x55ef28f11f10_0 .var "seq_cpy", 7 0;
v0x55ef28f11ff0_0 .var "sqa_in_a", 7 0;
v0x55ef28f120b0_0 .var "sqa_in_b", 19 0;
v0x55ef28f12150_0 .net "sqa_out", 19 0, v0x55ef28f10800_0;  1 drivers
v0x55ef28f121f0_0 .net "wire_ck", 7 0, v0x55ef28f0fce0_0;  1 drivers
E_0x55ef28e8a190 .event edge, v0x55ef28ec8280_0, v0x55ef28f10c20_0, v0x55ef28f0fce0_0, v0x55ef28f10f50_0;
E_0x55ef28e88590 .event edge, v0x55ef28ec8280_0, v0x55ef28f10c20_0, v0x55ef28f10800_0;
L_0x55ef28f22a30 .concat [ 7 25 0 0], v0x55ef28f10f50_0, L_0x7fc8b0d58138;
L_0x55ef28f32c10 .cmp/eq 32, L_0x55ef28f22a30, L_0x7fc8b0d58180;
S_0x55ef28ede9e0 .scope module, "inst_calc_ck_split" "calc_ck_split" 4 180, 5 4 0, S_0x55ef28ef86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x55ef28efb390 .param/l "LAST_STAGE_WIDTH" 1 5 19, +C4<00000000000000000000000000001000>;
P_0x55ef28efb3d0 .param/l "N_STAGES" 1 5 18, +C4<00000000000000000000000000000001>;
P_0x55ef28efb410 .param/l "SEQ_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x55ef28efb450 .param/l "STAGE_WIDTH" 0 5 7, +C4<00000000000000000000000000010100>;
v0x55ef28f0f730_0 .net "a", 7 0, v0x55ef28f11d40_0;  1 drivers
v0x55ef28f0f810_0 .net "b", 7 0, v0x55ef28f11e00_0;  1 drivers
v0x55ef28f0f8e0_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28f0f9e0_0 .var/i "jj", 31 0;
v0x55ef28f0fa80_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
v0x55ef28f0fb70 .array "t", 0 0;
v0x55ef28f0fb70_0 .net v0x55ef28f0fb70 0, 7 0, v0x55ef28f0f5b0_0; 1 drivers
v0x55ef28f0fc40_0 .var "temp", 7 0;
v0x55ef28f0fce0_0 .var "z", 7 0;
S_0x55ef28ed62d0 .scope module, "inst_calc_ck_last" "calc_ck" 5 45, 6 4 0, S_0x55ef28ede9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x55ef28eed950 .param/l "SEQ_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
v0x55ef28ed10c0_0 .net "a", 7 0, v0x55ef28f11d40_0;  alias, 1 drivers
v0x55ef28ed1660_0 .net "b", 7 0, v0x55ef28f11e00_0;  alias, 1 drivers
v0x55ef28ed1d80_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28ed2700_0 .var/i "i", 31 0;
v0x55ef28ec8280_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
v0x55ef28ecb0c0_0 .var "temp", 7 0;
v0x55ef28f0f5b0_0 .var "z", 7 0;
E_0x55ef28e89d60 .event posedge, v0x55ef28ed1d80_0;
S_0x55ef28f0fe90 .scope module, "inst_sqa" "square_accumulate" 4 168, 7 4 0, S_0x55ef28ef86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 20 "b";
    .port_info 4 /OUTPUT 20 "z";
P_0x55ef28f10090 .param/l "Z_WIDTH" 0 7 6, +C4<00000000000000000000000000010100>;
v0x55ef28f10160_0 .net *"_ivl_1", 0 0, L_0x55ef28f32d50;  1 drivers
v0x55ef28f10240_0 .net *"_ivl_2", 7 0, L_0x55ef28f32e40;  1 drivers
v0x55ef28f10320_0 .net "a", 7 0, v0x55ef28f11ff0_0;  1 drivers
v0x55ef28f10410_0 .net "b", 19 0, v0x55ef28f120b0_0;  1 drivers
v0x55ef28f104f0_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28f10630_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
v0x55ef28f10720_0 .net/s "s", 15 0, L_0x55ef28f33090;  1 drivers
v0x55ef28f10800_0 .var "z", 19 0;
L_0x55ef28f32d50 .part v0x55ef28f11ff0_0, 7, 1;
LS_0x55ef28f32e40_0_0 .concat [ 1 1 1 1], L_0x55ef28f32d50, L_0x55ef28f32d50, L_0x55ef28f32d50, L_0x55ef28f32d50;
LS_0x55ef28f32e40_0_4 .concat [ 1 1 1 1], L_0x55ef28f32d50, L_0x55ef28f32d50, L_0x55ef28f32d50, L_0x55ef28f32d50;
L_0x55ef28f32e40 .concat [ 4 4 0 0], LS_0x55ef28f32e40_0_0, LS_0x55ef28f32e40_0_4;
L_0x55ef28f33090 .concat [ 8 8 0 0], v0x55ef28f11ff0_0, L_0x55ef28f32e40;
S_0x55ef28f123d0 .scope module, "gen" "sequence_generator" 3 46, 8 4 0, S_0x55ef28ed4750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ready";
    .port_info 3 /INPUT 7 "i_offset";
    .port_info 4 /OUTPUT 8 "o_seq";
    .port_info 5 /OUTPUT 1 "o_done";
    .port_info 6 /OUTPUT 1 "o_valid";
P_0x55ef28e23440 .param/l "FIX_SEQ" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x55ef28e23480 .param/l "FIX_WIDTH" 0 8 7, +C4<00000000000000000000000000000010>;
P_0x55ef28e234c0 .param/l "SEQ_WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
L_0x7fc8b0d580f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ef28f127d0_0 .net/2u *"_ivl_4", 1 0, L_0x7fc8b0d580f0;  1 drivers
v0x55ef28f128b0_0 .net *"_ivl_6", 8 0, L_0x55ef28f227c0;  1 drivers
v0x55ef28f12990_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28f12a60_0 .var "counter", 4 0;
L_0x7fc8b0d58060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x7fc8b0d580a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
RS_0x7fc8b0da1ca8 .resolv tri, L_0x7fc8b0d58060, L_0x7fc8b0d580a8;
v0x55ef28f12b20_0 .net8 "fixed", 1 0, RS_0x7fc8b0da1ca8;  2 drivers
v0x55ef28f12c00_0 .net "i_offset", 6 0, o0x7fc8b0da1798;  alias, 0 drivers
v0x55ef28f12cc0_0 .net "i_ready", 0 0, v0x55ef28f11a40_0;  alias, 1 drivers
v0x55ef28f12d90_0 .var "limit", 4 0;
v0x55ef28f12e30_0 .var "o_done", 0 0;
v0x55ef28f12ef0_0 .net "o_seq", 7 0, L_0x55ef28f22940;  alias, 1 drivers
v0x55ef28f12fe0_0 .var "o_valid", 0 0;
v0x55ef28f130b0_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
v0x55ef28f131e0_0 .var "running", 0 0;
L_0x55ef28f227c0 .concat [ 5 2 2 0], v0x55ef28f12a60_0, RS_0x7fc8b0da1ca8, L_0x7fc8b0d580f0;
L_0x55ef28f22940 .part L_0x55ef28f227c0, 0, 8;
S_0x55ef28f13340 .scope module, "inst_gen_mask" "gen_mask" 3 34, 9 4 0, S_0x55ef28ed4750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /OUTPUT 8 "o_mask";
P_0x55ef28f105e0 .param/l "SEQ_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
v0x55ef28f13640_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28f136e0_0 .net "i_offset", 6 0, o0x7fc8b0da1798;  alias, 0 drivers
v0x55ef28f137f0_0 .var/i "idx", 31 0;
v0x55ef28f138b0_0 .var/i "ii", 31 0;
v0x55ef28f13990_0 .var "o_mask", 7 0;
v0x55ef28f13aa0_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
S_0x55ef28f13bd0 .scope module, "opt" "optimum_sequence" 3 82, 10 4 0, S_0x55ef28ed4750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_seq";
    .port_info 3 /INPUT 20 "i_e";
    .port_info 4 /INPUT 1 "i_valid";
    .port_info 5 /OUTPUT 8 "o_seq";
    .port_info 6 /OUTPUT 20 "o_e";
P_0x55ef28f13db0 .param/l "E_WIDTH" 0 10 7, +C4<00000000000000000000000000010100>;
P_0x55ef28f13df0 .param/l "LIMIT" 1 10 21, +C4<000000000000000000000000000111111>;
P_0x55ef28f13e30 .param/l "SEQ_WIDTH" 0 10 6, +C4<00000000000000000000000000001000>;
v0x55ef28f14080_0 .net "clk", 0 0, o0x7fc8b0da1078;  alias, 0 drivers
v0x55ef28f14140_0 .var "counter", 5 0;
v0x55ef28f14220_0 .net "i_e", 19 0, v0x55ef28f11960_0;  alias, 1 drivers
v0x55ef28f14320_0 .net "i_seq", 7 0, v0x55ef28f11b00_0;  alias, 1 drivers
v0x55ef28f143f0_0 .net "i_valid", 0 0, v0x55ef28f11be0_0;  alias, 1 drivers
v0x55ef28f144e0_0 .var "o_e", 19 0;
v0x55ef28f14580_0 .var "o_seq", 7 0;
v0x55ef28f14660_0 .net "rst", 0 0, o0x7fc8b0da10d8;  alias, 0 drivers
S_0x55ef28ef9620 .scope module, "tb_calc_e_buf" "tb_calc_e_buf" 11 4;
 .timescale -9 -11;
P_0x55ef28ede3f0 .param/l "E_WIDTH" 1 11 10, +C4<00000000000000000000000000010100>;
P_0x55ef28ede430 .param/l "SEQ_WIDTH" 1 11 9, +C4<00000000000000000000000000011110>;
P_0x55ef28ede470 .param/l "STAGE_WIDTH" 1 11 11, +C4<00000000000000000000000000001010>;
P_0x55ef28ede4b0 .param/l "hperiod" 1 11 7, +C4<00000000000000000000000000000101>;
P_0x55ef28ede4f0 .param/l "period" 1 11 6, +C4<00000000000000000000000000001010>;
v0x55ef28f21f30_0 .var "clk", 0 0;
v0x55ef28f21ff0_0 .var "i_mask", 29 0;
v0x55ef28f22100_0 .var "i_offset", 6 0;
v0x55ef28f221f0_0 .var "i_ready", 0 0;
v0x55ef28f22290_0 .var "i_seq", 29 0;
v0x55ef28f223d0_0 .var "i_valid", 0 0;
v0x55ef28f22470_0 .net "o_e", 19 0, v0x55ef28f194b0_0;  1 drivers
v0x55ef28f22560_0 .net "o_ready", 0 0, L_0x55ef28ed25a0;  1 drivers
v0x55ef28f22600_0 .net "o_valid", 0 0, v0x55ef28f21b00_0;  1 drivers
v0x55ef28f226a0_0 .var "rst", 0 0;
E_0x55ef28e88300 .event edge, v0x55ef28f21b00_0;
S_0x55ef28f15530 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 93, 11 93 0, S_0x55ef28ef9620;
 .timescale -9 -11;
v0x55ef28f15730_0 .var/2s "ii", 31 0;
S_0x55ef28f15830 .scope module, "UUT" "calc_e_buf" 11 30, 12 4 0, S_0x55ef28ef9620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /INPUT 30 "i_mask";
    .port_info 4 /INPUT 30 "i_seq";
    .port_info 5 /INPUT 1 "i_valid";
    .port_info 6 /OUTPUT 1 "o_ready";
    .port_info 7 /OUTPUT 20 "o_e";
    .port_info 8 /OUTPUT 1 "o_valid";
    .port_info 9 /INPUT 1 "i_ready";
P_0x55ef28f15a30 .param/l "BUF_DEPTH" 0 12 9, +C4<00000000000000000000000000001000>;
P_0x55ef28f15a70 .param/l "E_WIDTH" 0 12 6, +C4<00000000000000000000000000010100>;
P_0x55ef28f15ab0 .param/l "SEQ_WIDTH" 0 12 7, +C4<00000000000000000000000000011110>;
P_0x55ef28f15af0 .param/l "STAGE_WIDTH" 0 12 8, +C4<00000000000000000000000000001010>;
L_0x55ef28ed1540 .functor NOT 1, v0x55ef28f226a0_0, C4<0>, C4<0>, C4<0>;
L_0x55ef28ed1c20 .functor NOT 1, L_0x55ef28f34b70, C4<0>, C4<0>, C4<0>;
L_0x55ef28ed25a0 .functor AND 1, L_0x55ef28ed1540, L_0x55ef28ed1c20, C4<1>, C4<1>;
L_0x55ef28ec8120 .functor NOT 1, v0x55ef28f20c10_0, C4<0>, C4<0>, C4<0>;
L_0x55ef28ecafa0 .functor AND 1, v0x55ef28f20c10_0, v0x55ef28f1f4e0_0, C4<1>, C4<1>;
L_0x55ef28f33340 .functor OR 1, L_0x55ef28ec8120, L_0x55ef28ecafa0, C4<0>, C4<0>;
L_0x55ef28f33490 .functor NOT 1, L_0x55ef28f344a0, C4<0>, C4<0>, C4<0>;
L_0x55ef28f33550 .functor AND 1, L_0x55ef28f33340, L_0x55ef28f33490, C4<1>, C4<1>;
L_0x55ef28f336b0 .functor NOT 1, v0x55ef28f226a0_0, C4<0>, C4<0>, C4<0>;
L_0x55ef28f33720 .functor AND 1, L_0x55ef28f33550, L_0x55ef28f336b0, C4<1>, C4<1>;
L_0x55ef28f34c90 .functor NOT 1, L_0x55ef28f34b70, C4<0>, C4<0>, C4<0>;
L_0x55ef28f34d00 .functor AND 1, v0x55ef28f223d0_0, L_0x55ef28f34c90, C4<1>, C4<1>;
L_0x55ef28f37340 .functor NOT 1, L_0x55ef28f371d0, C4<0>, C4<0>, C4<0>;
L_0x55ef28f37440 .functor AND 1, v0x55ef28f1f660_0, L_0x55ef28f37340, C4<1>, C4<1>;
L_0x55ef28f34e10 .functor NOT 1, v0x55ef28f21b00_0, C4<0>, C4<0>, C4<0>;
L_0x55ef28f375d0 .functor OR 1, L_0x55ef28f34e10, v0x55ef28f221f0_0, C4<0>, C4<0>;
L_0x55ef28f37770 .functor NOT 1, L_0x55ef28f36ab0, C4<0>, C4<0>, C4<0>;
L_0x55ef28f37870 .functor AND 1, L_0x55ef28f375d0, L_0x55ef28f37770, C4<1>, C4<1>;
v0x55ef28f1ff40_0 .net *"_ivl_0", 0 0, L_0x55ef28ed1540;  1 drivers
v0x55ef28f20040_0 .net *"_ivl_10", 0 0, L_0x55ef28f33340;  1 drivers
v0x55ef28f20120_0 .net *"_ivl_12", 0 0, L_0x55ef28f33490;  1 drivers
v0x55ef28f20210_0 .net *"_ivl_14", 0 0, L_0x55ef28f33550;  1 drivers
v0x55ef28f202f0_0 .net *"_ivl_16", 0 0, L_0x55ef28f336b0;  1 drivers
v0x55ef28f203d0_0 .net *"_ivl_2", 0 0, L_0x55ef28ed1c20;  1 drivers
v0x55ef28f204b0_0 .net *"_ivl_22", 0 0, L_0x55ef28f34c90;  1 drivers
v0x55ef28f20590_0 .net *"_ivl_28", 0 0, L_0x55ef28f37340;  1 drivers
v0x55ef28f20670_0 .net *"_ivl_32", 0 0, L_0x55ef28f34e10;  1 drivers
v0x55ef28f20750_0 .net *"_ivl_34", 0 0, L_0x55ef28f375d0;  1 drivers
v0x55ef28f20830_0 .net *"_ivl_36", 0 0, L_0x55ef28f37770;  1 drivers
v0x55ef28f20910_0 .net *"_ivl_6", 0 0, L_0x55ef28ec8120;  1 drivers
v0x55ef28f209f0_0 .net *"_ivl_8", 0 0, L_0x55ef28ecafa0;  1 drivers
v0x55ef28f20ad0_0 .var "ce_i_ready", 0 0;
v0x55ef28f20b70_0 .net "ce_i_seq", 29 0, v0x55ef28f17370_0;  1 drivers
v0x55ef28f20c10_0 .var "ce_i_valid", 0 0;
v0x55ef28f20cb0_0 .net "ce_o_e", 19 0, v0x55ef28f1f3f0_0;  1 drivers
v0x55ef28f20eb0_0 .net "ce_o_ready", 0 0, v0x55ef28f1f4e0_0;  1 drivers
v0x55ef28f20f50_0 .net "ce_o_valid", 0 0, v0x55ef28f1f660_0;  1 drivers
v0x55ef28f21020_0 .net "clk", 0 0, v0x55ef28f21f30_0;  1 drivers
v0x55ef28f211d0_0 .net "fifo_in_rd", 0 0, L_0x55ef28f33720;  1 drivers
v0x55ef28f212a0_0 .net "fifo_inp_empty", 0 0, L_0x55ef28f344a0;  1 drivers
v0x55ef28f21370_0 .net "fifo_inp_full", 0 0, L_0x55ef28f34b70;  1 drivers
v0x55ef28f21440_0 .net "fifo_out_empty", 0 0, L_0x55ef28f36ab0;  1 drivers
v0x55ef28f21510_0 .net "fifo_out_full", 0 0, L_0x55ef28f371d0;  1 drivers
v0x55ef28f215e0_0 .net "i_mask", 29 0, v0x55ef28f21ff0_0;  1 drivers
v0x55ef28f216b0_0 .net "i_offset", 6 0, v0x55ef28f22100_0;  1 drivers
v0x55ef28f21780_0 .net "i_ready", 0 0, v0x55ef28f221f0_0;  1 drivers
v0x55ef28f21820_0 .net "i_seq", 29 0, v0x55ef28f22290_0;  1 drivers
v0x55ef28f218f0_0 .net "i_valid", 0 0, v0x55ef28f223d0_0;  1 drivers
v0x55ef28f21990_0 .net "o_e", 19 0, v0x55ef28f194b0_0;  alias, 1 drivers
v0x55ef28f21a60_0 .net "o_ready", 0 0, L_0x55ef28ed25a0;  alias, 1 drivers
v0x55ef28f21b00_0 .var "o_valid", 0 0;
v0x55ef28f21db0_0 .net "rst", 0 0, v0x55ef28f226a0_0;  1 drivers
S_0x55ef28f15e40 .scope module, "fifo_input" "sync_fifo" 12 80, 13 5 0, S_0x55ef28f15830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 30 "data_in";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /OUTPUT 30 "data_out";
    .port_info 6 /INPUT 1 "rd";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "underrun";
    .port_info 10 /OUTPUT 1 "overrun";
P_0x55ef28f16020 .param/l "COUNTER_WIDTH" 1 13 30, +C4<000000000000000000000000000000100>;
P_0x55ef28f16060 .param/l "DATA_WIDTH" 0 13 8, +C4<00000000000000000000000000011110>;
P_0x55ef28f160a0 .param/l "FIFO_DEPTH" 0 13 9, +C4<00000000000000000000000000001000>;
L_0x7fc8b0d581c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ef28f33ac0 .functor AND 1, L_0x55ef28f33a20, L_0x7fc8b0d581c8, C4<1>, C4<1>;
L_0x55ef28f33b30 .functor AND 1, L_0x55ef28f33ac0, L_0x55ef28f33720, C4<1>, C4<1>;
L_0x55ef28f33c90 .functor AND 1, L_0x55ef28f33b30, L_0x55ef28f33bf0, C4<1>, C4<1>;
L_0x55ef28f33e40 .functor AND 1, L_0x55ef28f33da0, L_0x7fc8b0d581c8, C4<1>, C4<1>;
L_0x55ef28f33f80 .functor AND 1, L_0x55ef28f33e40, L_0x55ef28f34d00, C4<1>, C4<1>;
L_0x55ef28f34120 .functor AND 1, L_0x55ef28f33f80, L_0x55ef28f34040, C4<1>, C4<1>;
L_0x55ef28f344a0 .functor AND 1, L_0x55ef28f34270, L_0x55ef28f34310, C4<1>, C4<1>;
L_0x55ef28f347a0 .functor AND 1, L_0x55ef28f34560, L_0x55ef28f34600, C4<1>, C4<1>;
L_0x55ef28f34a60 .functor XOR 1, L_0x55ef28f348b0, L_0x55ef28f34950, C4<0>, C4<0>;
L_0x55ef28f34b70 .functor AND 1, L_0x55ef28f347a0, L_0x55ef28f34a60, C4<1>, C4<1>;
v0x55ef28f16400_0 .net *"_ivl_11", 0 0, L_0x55ef28f33bf0;  1 drivers
v0x55ef28f164e0_0 .net *"_ivl_15", 0 0, L_0x55ef28f33da0;  1 drivers
v0x55ef28f165a0_0 .net *"_ivl_17", 0 0, L_0x55ef28f33e40;  1 drivers
v0x55ef28f16670_0 .net *"_ivl_19", 0 0, L_0x55ef28f33f80;  1 drivers
v0x55ef28f16730_0 .net *"_ivl_21", 0 0, L_0x55ef28f34040;  1 drivers
v0x55ef28f16840_0 .net *"_ivl_25", 0 0, L_0x55ef28f34270;  1 drivers
v0x55ef28f16900_0 .net *"_ivl_26", 0 0, L_0x55ef28f34310;  1 drivers
v0x55ef28f169c0_0 .net *"_ivl_31", 0 0, L_0x55ef28f34560;  1 drivers
v0x55ef28f16a80_0 .net *"_ivl_32", 0 0, L_0x55ef28f34600;  1 drivers
v0x55ef28f16b40_0 .net *"_ivl_35", 0 0, L_0x55ef28f347a0;  1 drivers
v0x55ef28f16c00_0 .net *"_ivl_37", 0 0, L_0x55ef28f348b0;  1 drivers
v0x55ef28f16ce0_0 .net *"_ivl_39", 0 0, L_0x55ef28f34950;  1 drivers
v0x55ef28f16dc0_0 .net *"_ivl_40", 0 0, L_0x55ef28f34a60;  1 drivers
v0x55ef28f16e80_0 .net *"_ivl_5", 0 0, L_0x55ef28f33a20;  1 drivers
v0x55ef28f16f40_0 .net *"_ivl_7", 0 0, L_0x55ef28f33ac0;  1 drivers
v0x55ef28f17000_0 .net *"_ivl_9", 0 0, L_0x55ef28f33b30;  1 drivers
v0x55ef28f170c0_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f17290_0 .net "data_in", 29 0, v0x55ef28f22290_0;  alias, 1 drivers
v0x55ef28f17370_0 .var "data_out", 29 0;
v0x55ef28f17450_0 .net "do_read", 0 0, L_0x55ef28f33c90;  1 drivers
v0x55ef28f17510_0 .net "do_write", 0 0, L_0x55ef28f34120;  1 drivers
v0x55ef28f175d0_0 .net "empty", 0 0, L_0x55ef28f344a0;  alias, 1 drivers
v0x55ef28f17690_0 .net "en", 0 0, L_0x7fc8b0d581c8;  1 drivers
v0x55ef28f17750_0 .net "full", 0 0, L_0x55ef28f34b70;  alias, 1 drivers
v0x55ef28f17810 .array "memory", 0 7, 29 0;
v0x55ef28f178d0_0 .var "overrun", 0 0;
v0x55ef28f17990_0 .net "rd", 0 0, L_0x55ef28f33720;  alias, 1 drivers
v0x55ef28f17a50_0 .var "rdaddr", 3 0;
v0x55ef28f17b30_0 .net "rdidx", 2 0, L_0x55ef28f338e0;  1 drivers
v0x55ef28f17c10_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f17cd0_0 .var "underrun", 0 0;
v0x55ef28f17d90_0 .net "wr", 0 0, L_0x55ef28f34d00;  1 drivers
v0x55ef28f17e50_0 .var "wraddr", 3 0;
v0x55ef28f17f30_0 .net "wridx", 2 0, L_0x55ef28f33980;  1 drivers
E_0x55ef28f16380 .event posedge, v0x55ef28f170c0_0;
L_0x55ef28f338e0 .part v0x55ef28f17a50_0, 0, 3;
L_0x55ef28f33980 .part v0x55ef28f17e50_0, 0, 3;
L_0x55ef28f33a20 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f33bf0 .reduce/nor L_0x55ef28f344a0;
L_0x55ef28f33da0 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f34040 .reduce/nor L_0x55ef28f34b70;
L_0x55ef28f34270 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f34310 .cmp/eq 4, v0x55ef28f17a50_0, v0x55ef28f17e50_0;
L_0x55ef28f34560 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f34600 .cmp/eq 3, L_0x55ef28f338e0, L_0x55ef28f33980;
L_0x55ef28f348b0 .part v0x55ef28f17a50_0, 3, 1;
L_0x55ef28f34950 .part v0x55ef28f17e50_0, 3, 1;
S_0x55ef28f181d0 .scope module, "fifo_output" "sync_fifo" 12 119, 13 5 0, S_0x55ef28f15830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /INPUT 1 "rd";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "underrun";
    .port_info 10 /OUTPUT 1 "overrun";
P_0x55ef28f18380 .param/l "COUNTER_WIDTH" 1 13 30, +C4<000000000000000000000000000000100>;
P_0x55ef28f183c0 .param/l "DATA_WIDTH" 0 13 8, +C4<00000000000000000000000000010100>;
P_0x55ef28f18400 .param/l "FIFO_DEPTH" 0 13 9, +C4<00000000000000000000000000001000>;
L_0x7fc8b0d582a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ef28f35fc0 .functor AND 1, L_0x55ef28f35ce0, L_0x7fc8b0d582a0, C4<1>, C4<1>;
L_0x55ef28f36060 .functor AND 1, L_0x55ef28f35fc0, L_0x55ef28f37870, C4<1>, C4<1>;
L_0x55ef28f36250 .functor AND 1, L_0x55ef28f36060, L_0x55ef28f36100, C4<1>, C4<1>;
L_0x55ef28f36400 .functor AND 1, L_0x55ef28f36360, L_0x7fc8b0d582a0, C4<1>, C4<1>;
L_0x55ef28f36540 .functor AND 1, L_0x55ef28f36400, L_0x55ef28f37440, C4<1>, C4<1>;
L_0x55ef28f36730 .functor AND 1, L_0x55ef28f36540, L_0x55ef28f36600, C4<1>, C4<1>;
L_0x55ef28f36ab0 .functor AND 1, L_0x55ef28f36880, L_0x55ef28f36920, C4<1>, C4<1>;
L_0x55ef28f36e00 .functor AND 1, L_0x55ef28f36bc0, L_0x55ef28f36c60, C4<1>, C4<1>;
L_0x55ef28f370c0 .functor XOR 1, L_0x55ef28f36f10, L_0x55ef28f36fb0, C4<0>, C4<0>;
L_0x55ef28f371d0 .functor AND 1, L_0x55ef28f36e00, L_0x55ef28f370c0, C4<1>, C4<1>;
v0x55ef28f185a0_0 .net *"_ivl_11", 0 0, L_0x55ef28f36100;  1 drivers
v0x55ef28f18660_0 .net *"_ivl_15", 0 0, L_0x55ef28f36360;  1 drivers
v0x55ef28f18720_0 .net *"_ivl_17", 0 0, L_0x55ef28f36400;  1 drivers
v0x55ef28f187f0_0 .net *"_ivl_19", 0 0, L_0x55ef28f36540;  1 drivers
v0x55ef28f188b0_0 .net *"_ivl_21", 0 0, L_0x55ef28f36600;  1 drivers
v0x55ef28f189c0_0 .net *"_ivl_25", 0 0, L_0x55ef28f36880;  1 drivers
v0x55ef28f18a80_0 .net *"_ivl_26", 0 0, L_0x55ef28f36920;  1 drivers
v0x55ef28f18b40_0 .net *"_ivl_31", 0 0, L_0x55ef28f36bc0;  1 drivers
v0x55ef28f18c00_0 .net *"_ivl_32", 0 0, L_0x55ef28f36c60;  1 drivers
v0x55ef28f18cc0_0 .net *"_ivl_35", 0 0, L_0x55ef28f36e00;  1 drivers
v0x55ef28f18d80_0 .net *"_ivl_37", 0 0, L_0x55ef28f36f10;  1 drivers
v0x55ef28f18e60_0 .net *"_ivl_39", 0 0, L_0x55ef28f36fb0;  1 drivers
v0x55ef28f18f40_0 .net *"_ivl_40", 0 0, L_0x55ef28f370c0;  1 drivers
v0x55ef28f19000_0 .net *"_ivl_5", 0 0, L_0x55ef28f35ce0;  1 drivers
v0x55ef28f190c0_0 .net *"_ivl_7", 0 0, L_0x55ef28f35fc0;  1 drivers
v0x55ef28f19180_0 .net *"_ivl_9", 0 0, L_0x55ef28f36060;  1 drivers
v0x55ef28f19240_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f193f0_0 .net "data_in", 19 0, v0x55ef28f1f3f0_0;  alias, 1 drivers
v0x55ef28f194b0_0 .var "data_out", 19 0;
v0x55ef28f19590_0 .net "do_read", 0 0, L_0x55ef28f36250;  1 drivers
v0x55ef28f19650_0 .net "do_write", 0 0, L_0x55ef28f36730;  1 drivers
v0x55ef28f19710_0 .net "empty", 0 0, L_0x55ef28f36ab0;  alias, 1 drivers
v0x55ef28f197d0_0 .net "en", 0 0, L_0x7fc8b0d582a0;  1 drivers
v0x55ef28f19890_0 .net "full", 0 0, L_0x55ef28f371d0;  alias, 1 drivers
v0x55ef28f19950 .array "memory", 0 7, 19 0;
v0x55ef28f19a10_0 .var "overrun", 0 0;
v0x55ef28f19ad0_0 .net "rd", 0 0, L_0x55ef28f37870;  1 drivers
v0x55ef28f19b90_0 .var "rdaddr", 3 0;
v0x55ef28f19c70_0 .net "rdidx", 2 0, L_0x55ef28f35b40;  1 drivers
v0x55ef28f19d50_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f19e20_0 .var "underrun", 0 0;
v0x55ef28f19ec0_0 .net "wr", 0 0, L_0x55ef28f37440;  1 drivers
v0x55ef28f19f80_0 .var "wraddr", 3 0;
v0x55ef28f1a270_0 .net "wridx", 2 0, L_0x55ef28f35be0;  1 drivers
L_0x55ef28f35b40 .part v0x55ef28f19b90_0, 0, 3;
L_0x55ef28f35be0 .part v0x55ef28f19f80_0, 0, 3;
L_0x55ef28f35ce0 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f36100 .reduce/nor L_0x55ef28f36ab0;
L_0x55ef28f36360 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f36600 .reduce/nor L_0x55ef28f371d0;
L_0x55ef28f36880 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f36920 .cmp/eq 4, v0x55ef28f19b90_0, v0x55ef28f19f80_0;
L_0x55ef28f36bc0 .reduce/nor v0x55ef28f226a0_0;
L_0x55ef28f36c60 .cmp/eq 3, L_0x55ef28f35b40, L_0x55ef28f35be0;
L_0x55ef28f36f10 .part v0x55ef28f19b90_0, 3, 1;
L_0x55ef28f36fb0 .part v0x55ef28f19f80_0, 3, 1;
S_0x55ef28f1a510 .scope module, "inst_calc_e" "calc_e_pl" 12 100, 4 4 0, S_0x55ef28f15830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /INPUT 30 "i_mask";
    .port_info 4 /INPUT 30 "i_seq";
    .port_info 5 /INPUT 1 "i_valid";
    .port_info 6 /INPUT 1 "i_ready";
    .port_info 7 /OUTPUT 20 "o_e";
    .port_info 8 /OUTPUT 30 "o_seq";
    .port_info 9 /OUTPUT 1 "o_valid";
    .port_info 10 /OUTPUT 1 "o_ready";
P_0x55ef28f1a6d0 .param/l "E_WIDTH" 0 4 6, +C4<00000000000000000000000000010100>;
P_0x55ef28f1a710 .param/l "SEQ_WIDTH" 0 4 7, +C4<00000000000000000000000000011110>;
P_0x55ef28f1a750 .param/l "STAGE_WIDTH" 0 4 8, +C4<00000000000000000000000000001010>;
L_0x55ef28f34e80 .functor AND 1, v0x55ef28f20c10_0, v0x55ef28f1f4e0_0, C4<1>, C4<1>;
v0x55ef28f1e450_0 .net *"_ivl_2", 31 0, L_0x55ef28f34f80;  1 drivers
L_0x7fc8b0d58210 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ef28f1e550_0 .net *"_ivl_5", 24 0, L_0x7fc8b0d58210;  1 drivers
L_0x7fc8b0d58258 .functor BUFT 1, C4<00000000000000000000000000011101>, C4<0>, C4<0>, C4<0>;
v0x55ef28f1e630_0 .net/2u *"_ivl_6", 31 0, L_0x7fc8b0d58258;  1 drivers
v0x55ef28f1e6f0_0 .var "acc_reset", 0 0;
v0x55ef28f1e7b0_0 .var "active", 0 0;
v0x55ef28f1e8c0_0 .var "active_dly", 0 0;
v0x55ef28f1e980_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f1ea20_0 .var "counter", 6 0;
v0x55ef28f1eb00_0 .var "done", 0 0;
v0x55ef28f1ebc0_0 .net "i_mask", 29 0, v0x55ef28f21ff0_0;  alias, 1 drivers
v0x55ef28f1eca0_0 .net "i_offset", 6 0, v0x55ef28f22100_0;  alias, 1 drivers
v0x55ef28f1ed80_0 .net "i_ready", 0 0, v0x55ef28f20ad0_0;  1 drivers
v0x55ef28f1ee40_0 .net "i_seq", 29 0, v0x55ef28f17370_0;  alias, 1 drivers
v0x55ef28f1ef00_0 .net "i_valid", 0 0, v0x55ef28f20c10_0;  1 drivers
v0x55ef28f1efa0_0 .net "last", 0 0, L_0x55ef28f350b0;  1 drivers
v0x55ef28f1f060_0 .net "load", 0 0, L_0x55ef28f34e80;  1 drivers
v0x55ef28f1f120_0 .var "mask", 29 0;
v0x55ef28f1f310_0 .var "mask_cpy", 29 0;
v0x55ef28f1f3f0_0 .var "o_e", 19 0;
v0x55ef28f1f4e0_0 .var "o_ready", 0 0;
v0x55ef28f1f580_0 .var "o_seq", 29 0;
v0x55ef28f1f660_0 .var "o_valid", 0 0;
v0x55ef28f1f720_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f1f7c0_0 .var "seq_a", 29 0;
v0x55ef28f1f8b0_0 .var "seq_b", 29 0;
v0x55ef28f1f980_0 .var "seq_cpy", 29 0;
v0x55ef28f1fa40_0 .var "sqa_in_a", 7 0;
v0x55ef28f1fb30_0 .var "sqa_in_b", 19 0;
v0x55ef28f1fc00_0 .net "sqa_out", 19 0, v0x55ef28f1e2d0_0;  1 drivers
v0x55ef28f1fcd0_0 .net "wire_ck", 7 0, v0x55ef28f1d7e0_0;  1 drivers
E_0x55ef28f1a920 .event edge, v0x55ef28f17c10_0, v0x55ef28f1e6f0_0, v0x55ef28f1d7e0_0, v0x55ef28f1ea20_0;
E_0x55ef28f1a990 .event edge, v0x55ef28f17c10_0, v0x55ef28f1e6f0_0, v0x55ef28f1e2d0_0;
L_0x55ef28f34f80 .concat [ 7 25 0 0], v0x55ef28f1ea20_0, L_0x7fc8b0d58210;
L_0x55ef28f350b0 .cmp/eq 32, L_0x55ef28f34f80, L_0x7fc8b0d58258;
S_0x55ef28f1a9f0 .scope module, "inst_calc_ck_split" "calc_ck_split" 4 180, 5 4 0, S_0x55ef28f1a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 30 "a";
    .port_info 3 /INPUT 30 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x55ef28f1abf0 .param/l "LAST_STAGE_WIDTH" 1 5 19, +C4<00000000000000000000000000001010>;
P_0x55ef28f1ac30 .param/l "N_STAGES" 1 5 18, +C4<00000000000000000000000000000011>;
P_0x55ef28f1ac70 .param/l "SEQ_WIDTH" 0 5 6, +C4<00000000000000000000000000011110>;
P_0x55ef28f1acb0 .param/l "STAGE_WIDTH" 0 5 7, +C4<00000000000000000000000000001010>;
v0x55ef28f1d220_0 .net "a", 29 0, v0x55ef28f1f7c0_0;  1 drivers
v0x55ef28f1d320_0 .net "b", 29 0, v0x55ef28f1f8b0_0;  1 drivers
v0x55ef28f1d400_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f1d4a0_0 .var/i "jj", 31 0;
v0x55ef28f1d560_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f1d600 .array "t", 0 2;
v0x55ef28f1d600_0 .net v0x55ef28f1d600 0, 7 0, v0x55ef28f1baf0_0; 1 drivers
v0x55ef28f1d600_1 .net v0x55ef28f1d600 1, 7 0, v0x55ef28f1c6e0_0; 1 drivers
v0x55ef28f1d600_2 .net v0x55ef28f1d600 2, 7 0, v0x55ef28f1d0a0_0; 1 drivers
v0x55ef28f1d740_0 .var "temp", 7 0;
v0x55ef28f1d7e0_0 .var "z", 7 0;
L_0x55ef28f35610 .part v0x55ef28f1f7c0_0, 0, 10;
L_0x55ef28f35700 .part v0x55ef28f1f8b0_0, 0, 10;
L_0x55ef28f357f0 .part v0x55ef28f1f7c0_0, 10, 10;
L_0x55ef28f35890 .part v0x55ef28f1f8b0_0, 10, 10;
L_0x55ef28f35930 .part v0x55ef28f1f7c0_0, 20, 10;
L_0x55ef28f359d0 .part v0x55ef28f1f8b0_0, 20, 10;
S_0x55ef28f1af30 .scope generate, "genblk1[0]" "genblk1[0]" 5 29, 5 29 0, S_0x55ef28f1a9f0;
 .timescale -9 -12;
P_0x55ef28f1b150 .param/l "ii" 0 5 29, +C4<00>;
S_0x55ef28f1b230 .scope module, "inst_calc_ck_ii" "calc_ck" 5 32, 6 4 0, S_0x55ef28f1af30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "a";
    .port_info 3 /INPUT 10 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x55ef28f1b410 .param/l "SEQ_WIDTH" 0 6 6, +C4<00000000000000000000000000001010>;
v0x55ef28f1b510_0 .net "a", 9 0, L_0x55ef28f35610;  1 drivers
v0x55ef28f1b610_0 .net "b", 9 0, L_0x55ef28f35700;  1 drivers
v0x55ef28f1b6f0_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f1b810_0 .var/i "i", 31 0;
v0x55ef28f1b8d0_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f1ba10_0 .var "temp", 7 0;
v0x55ef28f1baf0_0 .var "z", 7 0;
S_0x55ef28f1bc70 .scope generate, "genblk1[1]" "genblk1[1]" 5 29, 5 29 0, S_0x55ef28f1a9f0;
 .timescale -9 -12;
P_0x55ef28f1be90 .param/l "ii" 0 5 29, +C4<01>;
S_0x55ef28f1bf50 .scope module, "inst_calc_ck_ii" "calc_ck" 5 32, 6 4 0, S_0x55ef28f1bc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "a";
    .port_info 3 /INPUT 10 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x55ef28f1c130 .param/l "SEQ_WIDTH" 0 6 6, +C4<00000000000000000000000000001010>;
v0x55ef28f1c1d0_0 .net "a", 9 0, L_0x55ef28f357f0;  1 drivers
v0x55ef28f1c2d0_0 .net "b", 9 0, L_0x55ef28f35890;  1 drivers
v0x55ef28f1c3b0_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f1c450_0 .var/i "i", 31 0;
v0x55ef28f1c510_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f1c600_0 .var "temp", 7 0;
v0x55ef28f1c6e0_0 .var "z", 7 0;
S_0x55ef28f1c860 .scope module, "inst_calc_ck_last" "calc_ck" 5 45, 6 4 0, S_0x55ef28f1a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "a";
    .port_info 3 /INPUT 10 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x55ef28f1ca40 .param/l "SEQ_WIDTH" 0 6 6, +C4<00000000000000000000000000001010>;
v0x55ef28f1cb40_0 .net "a", 9 0, L_0x55ef28f35930;  1 drivers
v0x55ef28f1cc20_0 .net "b", 9 0, L_0x55ef28f359d0;  1 drivers
v0x55ef28f1cd00_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f1cdd0_0 .var/i "i", 31 0;
v0x55ef28f1ce90_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f1cfc0_0 .var "temp", 7 0;
v0x55ef28f1d0a0_0 .var "z", 7 0;
S_0x55ef28f1d970 .scope module, "inst_sqa" "square_accumulate" 4 168, 7 4 0, S_0x55ef28f1a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 20 "b";
    .port_info 4 /OUTPUT 20 "z";
P_0x55ef28f1db70 .param/l "Z_WIDTH" 0 7 6, +C4<00000000000000000000000000010100>;
v0x55ef28f1dcd0_0 .net *"_ivl_1", 0 0, L_0x55ef28f351a0;  1 drivers
v0x55ef28f1ddb0_0 .net *"_ivl_2", 7 0, L_0x55ef28f35290;  1 drivers
v0x55ef28f1de90_0 .net "a", 7 0, v0x55ef28f1fa40_0;  1 drivers
v0x55ef28f1df80_0 .net "b", 19 0, v0x55ef28f1fb30_0;  1 drivers
v0x55ef28f1e060_0 .net "clk", 0 0, v0x55ef28f21f30_0;  alias, 1 drivers
v0x55ef28f1e150_0 .net "rst", 0 0, v0x55ef28f226a0_0;  alias, 1 drivers
v0x55ef28f1e1f0_0 .net/s "s", 15 0, L_0x55ef28f35570;  1 drivers
v0x55ef28f1e2d0_0 .var "z", 19 0;
L_0x55ef28f351a0 .part v0x55ef28f1fa40_0, 7, 1;
LS_0x55ef28f35290_0_0 .concat [ 1 1 1 1], L_0x55ef28f351a0, L_0x55ef28f351a0, L_0x55ef28f351a0, L_0x55ef28f351a0;
LS_0x55ef28f35290_0_4 .concat [ 1 1 1 1], L_0x55ef28f351a0, L_0x55ef28f351a0, L_0x55ef28f351a0, L_0x55ef28f351a0;
L_0x55ef28f35290 .concat [ 4 4 0 0], LS_0x55ef28f35290_0_0, LS_0x55ef28f35290_0_4;
L_0x55ef28f35570 .concat [ 8 8 0 0], v0x55ef28f1fa40_0, L_0x55ef28f35290;
    .scope S_0x55ef28f13340;
T_0 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f13aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f13990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f138b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55ef28f138b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55ef28f138b0_0;
    %sub;
    %store/vec4 v0x55ef28f137f0_0, 0, 32;
    %load/vec4 v0x55ef28f138b0_0;
    %load/vec4 v0x55ef28f136e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55ef28f137f0_0;
    %assign/vec4/off/d v0x55ef28f13990_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ef28f138b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ef28f138b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ef28f123d0;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ef28f12a60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ef28f12d90_0, 0, 5;
    %end;
    .thread T_1, $init;
    .scope S_0x55ef28f123d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f12e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f12fe0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55ef28f123d0;
T_3 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f130b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ef28f12a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ef28f12fe0_0;
    %load/vec4 v0x55ef28f12cc0_0;
    %and;
    %load/vec4 v0x55ef28f131e0_0;
    %and;
    %load/vec4 v0x55ef28f12a60_0;
    %load/vec4 v0x55ef28f12d90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ef28f12a60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55ef28f12a60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ef28f123d0;
T_4 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f130b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ef28f12d90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ef28f131e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x55ef28f12c00_0;
    %pad/u 32;
    %sub;
    %subi 2, 0, 32;
    %pow;
    %pad/s 5;
    %assign/vec4 v0x55ef28f12d90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ef28f123d0;
T_5 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f130b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f131e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ef28f131e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f131e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ef28f123d0;
T_6 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f12a60_0;
    %load/vec4 v0x55ef28f12d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ef28f131e0_0;
    %and;
    %load/vec4 v0x55ef28f130b0_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f12e30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ef28f123d0;
T_7 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f12e30_0;
    %inv;
    %load/vec4 v0x55ef28f130b0_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f12fe0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ef28f0fe90;
T_8 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55ef28f10800_0, 0, 20;
    %end;
    .thread T_8;
    .scope S_0x55ef28f0fe90;
T_9 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f10630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55ef28f10800_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ef28f10720_0;
    %load/vec4 v0x55ef28f10720_0;
    %mul;
    %pad/u 20;
    %load/vec4 v0x55ef28f10410_0;
    %add;
    %assign/vec4 v0x55ef28f10800_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ef28ed62d0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f0f5b0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55ef28ed62d0;
T_11 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28ec8280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f0f5b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28ecb0c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28ed2700_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55ef28ed2700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %load/vec4 v0x55ef28ed10c0_0;
    %load/vec4 v0x55ef28ed2700_0;
    %part/s 1;
    %load/vec4 v0x55ef28ed1660_0;
    %load/vec4 v0x55ef28ed2700_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x55ef28ecb0c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55ef28ecb0c0_0, 0, 8;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55ef28ecb0c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55ef28ecb0c0_0, 0, 8;
T_11.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ef28ed2700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ef28ed2700_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %load/vec4 v0x55ef28ecb0c0_0;
    %assign/vec4 v0x55ef28f0f5b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55ef28ede9e0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f0fce0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x55ef28ede9e0;
T_13 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f0fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f0fce0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f0fc40_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f0f9e0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x55ef28f0f9e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_13.3, 5;
    %load/vec4 v0x55ef28f0fc40_0;
    %ix/getv/s 4, v0x55ef28f0f9e0_0;
    %load/vec4a v0x55ef28f0fb70, 4;
    %add;
    %store/vec4 v0x55ef28f0fc40_0, 0, 8;
    %load/vec4 v0x55ef28f0f9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ef28f0f9e0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %load/vec4 v0x55ef28f0fc40_0;
    %assign/vec4 v0x55ef28f0fce0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ef28ef86d0;
T_14 ;
    %wait E_0x55ef28e88590;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef28f10c20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55ef28f120b0_0, 0, 20;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ef28f12150_0;
    %store/vec4 v0x55ef28f120b0_0, 0, 20;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55ef28ef86d0;
T_15 ;
    %wait E_0x55ef28e8a190;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef28f10c20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f11ff0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55ef28f121f0_0;
    %load/vec4 v0x55ef28f10f50_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0x55ef28f11ff0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55ef28ef86d0;
T_16 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f10c20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55ef28f10df0_0;
    %nor/r;
    %assign/vec4 v0x55ef28f10c20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ef28ef86d0;
T_17 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55ef28f10f50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55ef28f111d0_0;
    %assign/vec4 v0x55ef28f10f50_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55ef28f10df0_0;
    %load/vec4 v0x55ef28f10f50_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55ef28f10f50_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55ef28f10f50_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ef28ef86d0;
T_18 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f11880_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55ef28f110f0_0;
    %assign/vec4 v0x55ef28f11880_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55ef28ef86d0;
T_19 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f11690_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55ef28f110f0_0;
    %parti/s 6, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55ef28f11690_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55ef28f11690_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11690_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55ef28ef86d0;
T_20 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f11d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55ef28f11370_0;
    %parti/s 7, 1, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11d40_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55ef28f11d40_0;
    %load/vec4 v0x55ef28f11690_0;
    %and;
    %assign/vec4 v0x55ef28f11d40_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55ef28ef86d0;
T_21 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f11e00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55ef28f11370_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11e00_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55ef28f11e00_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x55ef28f11880_0;
    %and;
    %assign/vec4 v0x55ef28f11e00_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55ef28ef86d0;
T_22 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f10ce0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f10ce0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55ef28f11030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f10ce0_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55ef28ef86d0;
T_23 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f10df0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55ef28f10ce0_0;
    %assign/vec4 v0x55ef28f10df0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55ef28ef86d0;
T_24 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11030_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55ef28f11510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f11030_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11030_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55ef28ef86d0;
T_25 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55ef28f11960_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55ef28f11030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55ef28f12150_0;
    %assign/vec4 v0x55ef28f11960_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55ef28ef86d0;
T_26 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f11f10_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55ef28f11370_0;
    %assign/vec4 v0x55ef28f11f10_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55ef28ef86d0;
T_27 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f11b00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55ef28f11030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55ef28f11f10_0;
    %assign/vec4 v0x55ef28f11b00_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55ef28ef86d0;
T_28 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11be0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55ef28f11030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f11be0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55ef28f112b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11be0_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55ef28ef86d0;
T_29 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f11ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11a40_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55ef28f115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f11a40_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55ef28f11be0_0;
    %nor/r;
    %load/vec4 v0x55ef28f10ce0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef28f11030_0;
    %load/vec4 v0x55ef28f112b0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_29.4, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f11a40_0, 0;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55ef28f13bd0;
T_30 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55ef28f14140_0, 0, 6;
    %end;
    .thread T_30, $init;
    .scope S_0x55ef28f13bd0;
T_31 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f14580_0, 0, 8;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v0x55ef28f144e0_0, 0, 20;
    %end;
    .thread T_31;
    .scope S_0x55ef28f13bd0;
T_32 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f14660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f14580_0, 0;
    %pushi/vec4 1048575, 0, 20;
    %assign/vec4 v0x55ef28f144e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55ef28f14220_0;
    %load/vec4 v0x55ef28f144e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55ef28f143f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55ef28f14320_0;
    %assign/vec4 v0x55ef28f14580_0, 0;
    %load/vec4 v0x55ef28f14220_0;
    %assign/vec4 v0x55ef28f144e0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55ef28ed4750;
T_33 ;
    %wait E_0x55ef28e89d60;
    %load/vec4 v0x55ef28f152c0_0;
    %load/vec4 v0x55ef28f149f0_0;
    %inv;
    %and;
    %load/vec4 v0x55ef28f15020_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f14d60_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55ef28f15e40;
T_34 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f17c10_0;
    %inv;
    %load/vec4 v0x55ef28f17690_0;
    %and;
    %load/vec4 v0x55ef28f17990_0;
    %and;
    %load/vec4 v0x55ef28f175d0_0;
    %and;
    %load/vec4 v0x55ef28f17d90_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f17cd0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55ef28f15e40;
T_35 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f17c10_0;
    %inv;
    %load/vec4 v0x55ef28f17690_0;
    %and;
    %load/vec4 v0x55ef28f17d90_0;
    %and;
    %load/vec4 v0x55ef28f17750_0;
    %and;
    %load/vec4 v0x55ef28f17990_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f178d0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55ef28f15e40;
T_36 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f17c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef28f17a50_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55ef28f17450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55ef28f17a50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ef28f17a50_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55ef28f15e40;
T_37 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f17c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef28f17e50_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55ef28f17510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55ef28f17e50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ef28f17e50_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55ef28f15e40;
T_38 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f17c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f17370_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55ef28f17450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x55ef28f17b30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ef28f17810, 4;
    %assign/vec4 v0x55ef28f17370_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55ef28f15e40;
T_39 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f17510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55ef28f17290_0;
    %load/vec4 v0x55ef28f17f30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ef28f17810, 0, 4;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55ef28f1d970;
T_40 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55ef28f1e2d0_0, 0, 20;
    %end;
    .thread T_40;
    .scope S_0x55ef28f1d970;
T_41 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55ef28f1e2d0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55ef28f1e1f0_0;
    %load/vec4 v0x55ef28f1e1f0_0;
    %mul;
    %pad/u 20;
    %load/vec4 v0x55ef28f1df80_0;
    %add;
    %assign/vec4 v0x55ef28f1e2d0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55ef28f1b230;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1baf0_0, 0, 8;
    %end;
    .thread T_42;
    .scope S_0x55ef28f1b230;
T_43 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f1baf0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1ba10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f1b810_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x55ef28f1b810_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_43.3, 5;
    %load/vec4 v0x55ef28f1b510_0;
    %load/vec4 v0x55ef28f1b810_0;
    %part/s 1;
    %load/vec4 v0x55ef28f1b610_0;
    %load/vec4 v0x55ef28f1b810_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_43.4, 4;
    %load/vec4 v0x55ef28f1ba10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55ef28f1ba10_0, 0, 8;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x55ef28f1ba10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55ef28f1ba10_0, 0, 8;
T_43.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ef28f1b810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ef28f1b810_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %load/vec4 v0x55ef28f1ba10_0;
    %assign/vec4 v0x55ef28f1baf0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55ef28f1bf50;
T_44 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1c6e0_0, 0, 8;
    %end;
    .thread T_44;
    .scope S_0x55ef28f1bf50;
T_45 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f1c6e0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1c600_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f1c450_0, 0, 32;
T_45.2 ;
    %load/vec4 v0x55ef28f1c450_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_45.3, 5;
    %load/vec4 v0x55ef28f1c1d0_0;
    %load/vec4 v0x55ef28f1c450_0;
    %part/s 1;
    %load/vec4 v0x55ef28f1c2d0_0;
    %load/vec4 v0x55ef28f1c450_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_45.4, 4;
    %load/vec4 v0x55ef28f1c600_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55ef28f1c600_0, 0, 8;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x55ef28f1c600_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55ef28f1c600_0, 0, 8;
T_45.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ef28f1c450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ef28f1c450_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %load/vec4 v0x55ef28f1c600_0;
    %assign/vec4 v0x55ef28f1c6e0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55ef28f1c860;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1d0a0_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0x55ef28f1c860;
T_47 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1ce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f1d0a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1cfc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f1cdd0_0, 0, 32;
T_47.2 ;
    %load/vec4 v0x55ef28f1cdd0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_47.3, 5;
    %load/vec4 v0x55ef28f1cb40_0;
    %load/vec4 v0x55ef28f1cdd0_0;
    %part/s 1;
    %load/vec4 v0x55ef28f1cc20_0;
    %load/vec4 v0x55ef28f1cdd0_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_47.4, 4;
    %load/vec4 v0x55ef28f1cfc0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55ef28f1cfc0_0, 0, 8;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x55ef28f1cfc0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55ef28f1cfc0_0, 0, 8;
T_47.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ef28f1cdd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ef28f1cdd0_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %load/vec4 v0x55ef28f1cfc0_0;
    %assign/vec4 v0x55ef28f1d0a0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55ef28f1a9f0;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1d7e0_0, 0, 8;
    %end;
    .thread T_48;
    .scope S_0x55ef28f1a9f0;
T_49 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ef28f1d7e0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1d740_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f1d4a0_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x55ef28f1d4a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_49.3, 5;
    %load/vec4 v0x55ef28f1d740_0;
    %ix/getv/s 4, v0x55ef28f1d4a0_0;
    %load/vec4a v0x55ef28f1d600, 4;
    %add;
    %store/vec4 v0x55ef28f1d740_0, 0, 8;
    %load/vec4 v0x55ef28f1d4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ef28f1d4a0_0, 0, 32;
    %jmp T_49.2;
T_49.3 ;
    %load/vec4 v0x55ef28f1d740_0;
    %assign/vec4 v0x55ef28f1d7e0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55ef28f1a510;
T_50 ;
    %wait E_0x55ef28f1a990;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef28f1e6f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_50.0, 9;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55ef28f1fb30_0, 0, 20;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55ef28f1fc00_0;
    %store/vec4 v0x55ef28f1fb30_0, 0, 20;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55ef28f1a510;
T_51 ;
    %wait E_0x55ef28f1a920;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef28f1e6f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55ef28f1fa40_0, 0, 8;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55ef28f1fcd0_0;
    %load/vec4 v0x55ef28f1ea20_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0x55ef28f1fa40_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55ef28f1a510;
T_52 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1e6f0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55ef28f1e8c0_0;
    %nor/r;
    %assign/vec4 v0x55ef28f1e6f0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55ef28f1a510;
T_53 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55ef28f1ea20_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x55ef28f1eca0_0;
    %assign/vec4 v0x55ef28f1ea20_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x55ef28f1e8c0_0;
    %load/vec4 v0x55ef28f1ea20_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v0x55ef28f1ea20_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55ef28f1ea20_0, 0;
T_53.4 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55ef28f1a510;
T_54 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f1f310_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x55ef28f1ebc0_0;
    %assign/vec4 v0x55ef28f1f310_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55ef28f1a510;
T_55 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f1f120_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x55ef28f1ebc0_0;
    %parti/s 28, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55ef28f1f120_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x55ef28f1f120_0;
    %parti/s 29, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f120_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55ef28f1a510;
T_56 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f1f7c0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x55ef28f1ee40_0;
    %parti/s 29, 1, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f7c0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x55ef28f1f7c0_0;
    %load/vec4 v0x55ef28f1f120_0;
    %and;
    %assign/vec4 v0x55ef28f1f7c0_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55ef28f1a510;
T_57 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f1f8b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x55ef28f1ee40_0;
    %parti/s 29, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f8b0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x55ef28f1f8b0_0;
    %parti/s 29, 0, 2;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x55ef28f1f310_0;
    %and;
    %assign/vec4 v0x55ef28f1f8b0_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55ef28f1a510;
T_58 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1e7b0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f1e7b0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x55ef28f1eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1e7b0_0, 0;
T_58.4 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55ef28f1a510;
T_59 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1e8c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55ef28f1e7b0_0;
    %assign/vec4 v0x55ef28f1e8c0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55ef28f1a510;
T_60 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1eb00_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55ef28f1efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f1eb00_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1eb00_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55ef28f1a510;
T_61 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55ef28f1f3f0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55ef28f1eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x55ef28f1fc00_0;
    %assign/vec4 v0x55ef28f1f3f0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55ef28f1a510;
T_62 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f1f980_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x55ef28f1ee40_0;
    %assign/vec4 v0x55ef28f1f980_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55ef28f1a510;
T_63 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55ef28f1f580_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55ef28f1eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x55ef28f1f980_0;
    %assign/vec4 v0x55ef28f1f580_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55ef28f1a510;
T_64 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f660_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x55ef28f1eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f1f660_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x55ef28f1ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f660_0, 0;
T_64.4 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x55ef28f1a510;
T_65 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f1f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f4e0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x55ef28f1f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f1f4e0_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x55ef28f1f660_0;
    %nor/r;
    %load/vec4 v0x55ef28f1e7b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef28f1eb00_0;
    %load/vec4 v0x55ef28f1ed80_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_65.4, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f1f4e0_0, 0;
T_65.4 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55ef28f181d0;
T_66 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f19d50_0;
    %inv;
    %load/vec4 v0x55ef28f197d0_0;
    %and;
    %load/vec4 v0x55ef28f19ad0_0;
    %and;
    %load/vec4 v0x55ef28f19710_0;
    %and;
    %load/vec4 v0x55ef28f19ec0_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f19e20_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55ef28f181d0;
T_67 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f19d50_0;
    %inv;
    %load/vec4 v0x55ef28f197d0_0;
    %and;
    %load/vec4 v0x55ef28f19ec0_0;
    %and;
    %load/vec4 v0x55ef28f19890_0;
    %and;
    %load/vec4 v0x55ef28f19ad0_0;
    %inv;
    %and;
    %assign/vec4 v0x55ef28f19a10_0, 0;
    %jmp T_67;
    .thread T_67;
    .scope S_0x55ef28f181d0;
T_68 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f19d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef28f19b90_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x55ef28f19590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x55ef28f19b90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ef28f19b90_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55ef28f181d0;
T_69 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f19d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef28f19f80_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x55ef28f19650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x55ef28f19f80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ef28f19f80_0, 0;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55ef28f181d0;
T_70 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f19d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55ef28f194b0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x55ef28f19590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x55ef28f19c70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ef28f19950, 4;
    %assign/vec4 v0x55ef28f194b0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55ef28f181d0;
T_71 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f19650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x55ef28f193f0_0;
    %load/vec4 v0x55ef28f1a270_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ef28f19950, 0, 4;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55ef28f15830;
T_72 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f21db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f21b00_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x55ef28f21780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f21b00_0, 0;
T_72.2 ;
    %load/vec4 v0x55ef28f21b00_0;
    %inv;
    %load/vec4 v0x55ef28f21780_0;
    %or;
    %load/vec4 v0x55ef28f21440_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f21b00_0, 0;
T_72.4 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55ef28f15830;
T_73 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f21db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f20c10_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55ef28f20eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f20c10_0, 0;
T_73.2 ;
    %load/vec4 v0x55ef28f211d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef28f20c10_0, 0;
T_73.4 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55ef28f15830;
T_74 ;
    %wait E_0x55ef28f16380;
    %load/vec4 v0x55ef28f21db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef28f20ad0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x55ef28f21780_0;
    %load/vec4 v0x55ef28f21b00_0;
    %inv;
    %or;
    %assign/vec4 v0x55ef28f20ad0_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55ef28ef9620;
T_75 ;
    %delay 5000, 0;
    %load/vec4 v0x55ef28f21f30_0;
    %inv;
    %store/vec4 v0x55ef28f21f30_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55ef28ef9620;
T_76 ;
    %vpi_call/w 11 46 "$dumpfile", "tb_calc_e_buf.vcd" {0 0 0};
    %vpi_call/w 11 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ef28ef9620 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f21f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f226a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f223d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef28f221f0_0, 0, 1;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x55ef28f22290_0, 0, 30;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x55ef28f21ff0_0, 0, 30;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ef28f22100_0, 0, 7;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef28f226a0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f226a0_0, 0, 1;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v0x55ef28f22100_0, 0, 7;
    %pushi/vec4 1048575, 0, 30;
    %store/vec4 v0x55ef28f21ff0_0, 0, 30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef28f223d0_0, 0, 1;
    %pushi/vec4 48879, 0, 30;
    %store/vec4 v0x55ef28f22290_0, 0, 30;
    %delay 10000, 0;
    %pushi/vec4 48880, 0, 30;
    %store/vec4 v0x55ef28f22290_0, 0, 30;
    %delay 10000, 0;
    %pushi/vec4 48881, 0, 30;
    %store/vec4 v0x55ef28f22290_0, 0, 30;
    %delay 10000, 0;
    %pushi/vec4 48882, 0, 30;
    %store/vec4 v0x55ef28f22290_0, 0, 30;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef28f223d0_0, 0, 1;
T_76.0 ;
    %load/vec4 v0x55ef28f22600_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_76.1, 6;
    %wait E_0x55ef28e88300;
    %jmp T_76.0;
T_76.1 ;
    %fork t_1, S_0x55ef28f15530;
    %jmp t_0;
    .scope S_0x55ef28f15530;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ef28f15730_0, 0, 32;
T_76.2 ;
    %load/vec4 v0x55ef28f15730_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_76.3, 5;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ef28f15730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55ef28f15730_0, 0, 32;
    %jmp T_76.2;
T_76.3 ;
    %end;
    .scope S_0x55ef28ef9620;
t_0 %join;
    %vpi_call/w 11 96 "$finish" {0 0 0};
    %end;
    .thread T_76;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/find.v";
    "../rtl/calc_e_pl.v";
    "../rtl/calc_ck_split.v";
    "../rtl/calc_ck.v";
    "../rtl/square_accumulate.v";
    "../rtl/sequence_generator.v";
    "../rtl/gen_mask.v";
    "../rtl/optimum_sequence.v";
    "tb_calc_e_buf.sv";
    "../rtl/calc_e_buf.v";
    "../rtl/sync_fifo.v";
