{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683872560796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683872560811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 14:22:40 2023 " "Processing started: Fri May 12 14:22:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683872560811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683872560811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683872560811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683872561327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683872561327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DIV.bdf " "Can't analyze file -- file DIV.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683872567638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt6.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT6 " "Found entity 1: CNT6" {  } { { "CNT6.v" "" { Text "F:/111-2/DLE/final/CNT6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683872567638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "F:/111-2/DLE/final/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683872567653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683872567700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "F:/111-2/DLE/final/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872567779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst10 " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst10\"" {  } { { "TOP.bdf" "inst10" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 336 1072 1224 416 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872567779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcdcnt.v 1 1 " "Using design file bcdcnt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcdcnt " "Found entity 1: bcdcnt" {  } { { "bcdcnt.v" "" { Text "F:/111-2/DLE/final/bcdcnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872567810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdcnt bcdcnt:inst8 " "Elaborating entity \"bcdcnt\" for hierarchy \"bcdcnt:inst8\"" {  } { { "TOP.bdf" "inst8" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 384 880 1032 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872567810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdcnt.v(13) " "Verilog HDL assignment warning at bcdcnt.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bcdcnt.v" "" { Text "F:/111-2/DLE/final/bcdcnt.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567810 "|TOP|bcdcnt:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdcnt.v(15) " "Verilog HDL assignment warning at bcdcnt.v(15): truncated value with size 32 to match size of target (4)" {  } { { "bcdcnt.v" "" { Text "F:/111-2/DLE/final/bcdcnt.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567810 "|TOP|bcdcnt:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdcnt.v(21) " "Verilog HDL assignment warning at bcdcnt.v(21): truncated value with size 32 to match size of target (4)" {  } { { "bcdcnt.v" "" { Text "F:/111-2/DLE/final/bcdcnt.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567810 "|TOP|bcdcnt:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcdcnt.v(23) " "Verilog HDL assignment warning at bcdcnt.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bcdcnt.v" "" { Text "F:/111-2/DLE/final/bcdcnt.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567810 "|TOP|bcdcnt:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "fall_e.bdf 1 1 " "Using design file fall_e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FALL_E " "Found entity 1: FALL_E" {  } { { "fall_e.bdf" "" { Schematic "F:/111-2/DLE/final/fall_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872567826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FALL_E FALL_E:inst2 " "Elaborating entity \"FALL_E\" for hierarchy \"FALL_E:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 176 640 736 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872567826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "btn_cnt.v 1 1 " "Using design file btn_cnt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 btn_cnt " "Found entity 1: btn_cnt" {  } { { "btn_cnt.v" "" { Text "F:/111-2/DLE/final/btn_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872567841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_cnt btn_cnt:inst " "Elaborating entity \"btn_cnt\" for hierarchy \"btn_cnt:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 168 352 496 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872567841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 btn_cnt.v(14) " "Verilog HDL assignment warning at btn_cnt.v(14): truncated value with size 32 to match size of target (1)" {  } { { "btn_cnt.v" "" { Text "F:/111-2/DLE/final/btn_cnt.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567857 "|TOP|btn_cnt:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 btn_cnt.v(19) " "Verilog HDL assignment warning at btn_cnt.v(19): truncated value with size 32 to match size of target (1)" {  } { { "btn_cnt.v" "" { Text "F:/111-2/DLE/final/btn_cnt.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567857 "|TOP|btn_cnt:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 btn_cnt.v(22) " "Verilog HDL assignment warning at btn_cnt.v(22): truncated value with size 32 to match size of target (3)" {  } { { "btn_cnt.v" "" { Text "F:/111-2/DLE/final/btn_cnt.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872567857 "|TOP|btn_cnt:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "key_debounce.bdf 1 1 " "Using design file key_debounce.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_DEBOUNCE " "Found entity 1: KEY_DEBOUNCE" {  } { { "key_debounce.bdf" "" { Schematic "F:/111-2/DLE/final/key_debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872567872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872567872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DEBOUNCE KEY_DEBOUNCE:inst11 " "Elaborating entity \"KEY_DEBOUNCE\" for hierarchy \"KEY_DEBOUNCE:inst11\"" {  } { { "TOP.bdf" "inst11" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 168 96 248 264 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872567872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkdiv25.bdf 1 1 " "Using design file clkdiv25.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV25 " "Found entity 1: CLKDIV25" {  } { { "clkdiv25.bdf" "" { Schematic "F:/111-2/DLE/final/clkdiv25.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872568138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872568138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV25 CLKDIV25:inst7 " "Elaborating entity \"CLKDIV25\" for hierarchy \"CLKDIV25:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 464 352 504 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872568138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clr_cnt.v 1 1 " "Using design file clr_cnt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clr_cnt " "Found entity 1: clr_cnt" {  } { { "clr_cnt.v" "" { Text "F:/111-2/DLE/final/clr_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683872568154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683872568154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clr_cnt clr_cnt:inst6 " "Elaborating entity \"clr_cnt\" for hierarchy \"clr_cnt:inst6\"" {  } { { "TOP.bdf" "inst6" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 416 640 776 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872568154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clr_cnt.v(14) " "Verilog HDL assignment warning at clr_cnt.v(14): truncated value with size 32 to match size of target (1)" {  } { { "clr_cnt.v" "" { Text "F:/111-2/DLE/final/clr_cnt.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872568154 "|TOP|clr_cnt:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clr_cnt.v(18) " "Verilog HDL assignment warning at clr_cnt.v(18): truncated value with size 32 to match size of target (1)" {  } { { "clr_cnt.v" "" { Text "F:/111-2/DLE/final/clr_cnt.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872568154 "|TOP|clr_cnt:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clr_cnt.v(20) " "Verilog HDL assignment warning at clr_cnt.v(20): truncated value with size 32 to match size of target (3)" {  } { { "clr_cnt.v" "" { Text "F:/111-2/DLE/final/clr_cnt.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683872568154 "|TOP|clr_cnt:inst6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT0\[7\] VCC " "Pin \"OUT0\[7\]\" is stuck at VCC" {  } { { "TOP.bdf" "" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 360 1248 1424 376 "OUT0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683872568903 "|TOP|OUT0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[7\] VCC " "Pin \"OUT1\[7\]\" is stuck at VCC" {  } { { "TOP.bdf" "" { Schematic "F:/111-2/DLE/final/TOP.bdf" { { 448 1248 1424 464 "OUT1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683872568903 "|TOP|OUT1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683872568903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683872568966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683872570009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683872570009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683872570806 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683872570806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683872570806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683872570806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683872571197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 14:22:51 2023 " "Processing ended: Fri May 12 14:22:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683872571197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683872571197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683872571197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683872571197 ""}
