Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul 22 19:53:19 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.235        0.000                      0                 1083        0.138        0.000                      0                 1083        4.020        0.000                       0                   482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.235        0.000                      0                 1083        0.138        0.000                      0                 1083        4.020        0.000                       0                   482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.391ns (26.542%)  route 3.850ns (73.458%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  h_count_reg[0]/Q
                         net (fo=7, routed)           0.983     6.688    h_count_reg__0[0]
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.119     6.807 r  h_count[6]_i_2/O
                         net (fo=5, routed)           0.503     7.311    h_count[6]_i_2_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.332     7.643 r  v_count[9]_i_5/O
                         net (fo=29, routed)          0.736     8.379    v_count[9]_i_5_n_0
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.153     8.532 r  VGA_VS_i_2/O
                         net (fo=1, routed)           0.817     9.348    pulse_generator_small_0/v_count_reg[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.331     9.679 r  pulse_generator_small_0/VGA_VS_i_1/O
                         net (fo=1, routed)           0.811    10.490    pulse_generator_small_0_n_11
    SLICE_X6Y94          FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.524    14.725    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.120ns (21.613%)  route 4.062ns (78.387%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.657     9.481    Debounce_X_neg/regX_reg[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.328     9.809 r  Debounce_X_neg/counter2[0]_i_1__0/O
                         net (fo=19, routed)          0.694    10.503    Debounce_X_neg/counter2
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.805    Debounce_X_neg/counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.120ns (21.613%)  route 4.062ns (78.387%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.657     9.481    Debounce_X_neg/regX_reg[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.328     9.809 r  Debounce_X_neg/counter2[0]_i_1__0/O
                         net (fo=19, routed)          0.694    10.503    Debounce_X_neg/counter2
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.805    Debounce_X_neg/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.120ns (21.613%)  route 4.062ns (78.387%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.657     9.481    Debounce_X_neg/regX_reg[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.328     9.809 r  Debounce_X_neg/counter2[0]_i_1__0/O
                         net (fo=19, routed)          0.694    10.503    Debounce_X_neg/counter2
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.805    Debounce_X_neg/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.120ns (21.613%)  route 4.062ns (78.387%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.657     9.481    Debounce_X_neg/regX_reg[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.328     9.809 r  Debounce_X_neg/counter2[0]_i_1__0/O
                         net (fo=19, routed)          0.694    10.503    Debounce_X_neg/counter2
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.805    Debounce_X_neg/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.120ns (21.296%)  route 4.139ns (78.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.879     9.703    Debounce_X_neg/regX_reg[7]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.328    10.031 r  Debounce_X_neg/counter2[0]_i_2__0/O
                         net (fo=19, routed)          0.549    10.580    Debounce_X_neg/counter2[0]_i_2__0_n_0
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    Debounce_X_neg/counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.120ns (21.296%)  route 4.139ns (78.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.879     9.703    Debounce_X_neg/regX_reg[7]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.328    10.031 r  Debounce_X_neg/counter2[0]_i_2__0/O
                         net (fo=19, routed)          0.549    10.580    Debounce_X_neg/counter2[0]_i_2__0_n_0
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    Debounce_X_neg/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.120ns (21.296%)  route 4.139ns (78.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.879     9.703    Debounce_X_neg/regX_reg[7]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.328    10.031 r  Debounce_X_neg/counter2[0]_i_2__0/O
                         net (fo=19, routed)          0.549    10.580    Debounce_X_neg/counter2[0]_i_2__0_n_0
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    Debounce_X_neg/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.120ns (21.296%)  route 4.139ns (78.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.879     9.703    Debounce_X_neg/regX_reg[7]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.328    10.031 r  Debounce_X_neg/counter2[0]_i_2__0/O
                         net (fo=19, routed)          0.549    10.580    Debounce_X_neg/counter2[0]_i_2__0_n_0
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.588    15.011    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  Debounce_X_neg/counter2_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    15.029    Debounce_X_neg/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 accel_spi_rw_0/regX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debounce_X_neg/counter2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.120ns (22.261%)  route 3.911ns (77.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.718     5.321    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  accel_spi_rw_0/regX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.839 r  accel_spi_rw_0/regX_reg[4]/Q
                         net (fo=4, routed)           1.118     6.957    accel_spi_rw_0/x_unfiltered[4]
    SLICE_X2Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.081 f  accel_spi_rw_0/toggle_i_10/O
                         net (fo=2, routed)           0.593     7.674    accel_spi_rw_0/toggle_i_10_n_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.150     7.824 f  accel_spi_rw_0/toggle_i_3/O
                         net (fo=28, routed)          1.657     9.481    Debounce_X_neg/regX_reg[7]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.328     9.809 r  Debounce_X_neg/counter2[0]_i_1__0/O
                         net (fo=19, routed)          0.543    10.352    Debounce_X_neg/counter2
    SLICE_X5Y74          FDRE                                         r  Debounce_X_neg/counter2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.586    15.009    Debounce_X_neg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Debounce_X_neg/counter2_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.803    Debounce_X_neg/counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/SPI_shiftregister_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.602     1.521    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  accel_spi_rw_0/SPI_shiftregister_reg[15]/Q
                         net (fo=1, routed)           0.057     1.720    accel_spi_rw_0/SPI_shiftregister[15]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.765 r  accel_spi_rw_0/SPI_shiftregister[16]_i_1/O
                         net (fo=1, routed)           0.000     1.765    accel_spi_rw_0/SPI_shiftregister[16]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.875     2.040    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[16]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    accel_spi_rw_0/SPI_shiftregister_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/SPI_shiftregister_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.602     1.521    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  accel_spi_rw_0/SPI_shiftregister_reg[18]/Q
                         net (fo=1, routed)           0.099     1.761    accel_spi_rw_0/SPI_shiftregister[18]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.051     1.812 r  accel_spi_rw_0/SPI_shiftregister[19]_i_2/O
                         net (fo=1, routed)           0.000     1.812    accel_spi_rw_0/SPI_shiftregister[19]_i_2_n_0
    SLICE_X0Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.875     2.040    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[19]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.107     1.641    accel_spi_rw_0/SPI_shiftregister_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/SPI_shiftregister_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.774%)  route 0.125ns (40.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.602     1.521    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  accel_spi_rw_0/SPI_shiftregister_reg[7]/Q
                         net (fo=1, routed)           0.125     1.788    accel_spi_rw_0/SPI_shiftregister[7]
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.833 r  accel_spi_rw_0/SPI_shiftregister[8]_i_1/O
                         net (fo=1, routed)           0.000     1.833    accel_spi_rw_0/SPI_shiftregister[8]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.873     2.038    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[8]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.656    accel_spi_rw_0/SPI_shiftregister_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/reg1D_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/reg1D_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.599     1.518    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  accel_spi_rw_0/reg1D_reg[4]/Q
                         net (fo=2, routed)           0.114     1.774    accel_spi_rw_0/SEG7_CATH[3]_7[4]
    SLICE_X6Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.869     2.034    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDCE (Hold_fdce_C_D)         0.063     1.596    accel_spi_rw_0/reg1D_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/SPI_shiftregister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.601     1.520    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  accel_spi_rw_0/SPI_shiftregister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  accel_spi_rw_0/SPI_shiftregister_reg[1]/Q
                         net (fo=1, routed)           0.113     1.782    accel_spi_rw_0/SPI_shiftregister[1]
    SLICE_X2Y88          SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.875     2.040    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          SRL16E                                       r  accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.599    accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/reg1D_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/reg1D_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.599     1.518    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  accel_spi_rw_0/reg1D_reg[3]/Q
                         net (fo=2, routed)           0.101     1.783    accel_spi_rw_0/SEG7_CATH[3]_7[3]
    SLICE_X5Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.869     2.034    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.066     1.599    accel_spi_rw_0/reg1D_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/reg1D_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/reg1D_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.599     1.518    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  accel_spi_rw_0/reg1D_reg[6]/Q
                         net (fo=2, routed)           0.112     1.794    accel_spi_rw_0/SEG7_CATH[3]_7[6]
    SLICE_X5Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.869     2.034    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  accel_spi_rw_0/reg1D_reg[7]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.070     1.603    accel_spi_rw_0/reg1D_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/regAD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/regAD_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.600     1.519    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  accel_spi_rw_0/regAD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  accel_spi_rw_0/regAD_reg[3]/Q
                         net (fo=2, routed)           0.131     1.791    accel_spi_rw_0/regAD_reg_n_0_[3]
    SLICE_X0Y85          FDCE                                         r  accel_spi_rw_0/regAD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  accel_spi_rw_0/regAD_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.075     1.594    accel_spi_rw_0/regAD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 accel_spi_rw_0/regY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw_0/regY_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.600     1.519    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  accel_spi_rw_0/regY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  accel_spi_rw_0/regY_reg[5]/Q
                         net (fo=7, routed)           0.133     1.794    accel_spi_rw_0/counter_reg[23]_3[0]
    SLICE_X2Y85          FDCE                                         r  accel_spi_rw_0/regY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.872     2.037    accel_spi_rw_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  accel_spi_rw_0/regY_reg[6]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.063     1.595    accel_spi_rw_0/regY_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.330%)  route 0.169ns (47.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 f  xpos_reg[4]/Q
                         net (fo=9, routed)           0.169     1.802    btnDebounce_L/Q[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  btnDebounce_L/xpos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    btnDebounce_L_n_6
    SLICE_X10Y87         FDRE                                         r  xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.842     2.007    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  xpos_reg[0]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.121     1.648    xpos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y76     Debounce_X_neg/btnDB_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y73     Debounce_X_neg/counter2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y75     Debounce_X_neg/counter2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y75     Debounce_X_neg/counter2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y76     Debounce_X_neg/counter2_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y79     Debounce_X_neg/counter_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y79     Debounce_X_neg/counter_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y79     Debounce_X_neg/counter_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y75     Debounce_X_neg/counter_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y76     Debounce_X_neg/btnDB_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y73     Debounce_X_neg/counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y76     Debounce_X_neg/counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y92    h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y92    h_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y92    h_count_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[21]_srl2___accel_spi_rw_0_SPI_shiftregister_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     accel_spi_rw_0/SPI_shiftregister_reg[5]_srl4___accel_spi_rw_0_SPI_shiftregister_reg_r_2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83     Debounce_Y_pos/counter2_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83     Debounce_Y_pos/counter2_reg[14]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y83     Debounce_Y_pos/counter2_reg[15]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y84     Debounce_Y_pos/counter2_reg[16]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y84     Debounce_Y_pos/counter2_reg[17]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y84     Debounce_Y_pos/counter2_reg[18]/C



