<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='15090' type='15075'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='22420'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36871'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='739'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275491' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275491' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275530' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275530' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2955'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5901' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
