//
// Copyright (C) 2024 Intel Corporation.
// SPDX-License-Identifier: Apache 2.0
//

#include "vpux/compiler/dialect/VPUIP/utils/utils.hpp"
#include "vpux/compiler/dialect/VPUMI40XX/ops.hpp"
#include "vpux/compiler/dialect/VPUMI40XX/ops_interfaces.hpp"

namespace vpux {
namespace VPUMI40XX {
using lcaCache = llvm::DenseMap<std::pair<uint32_t, uint32_t>, llvm::SmallVector<mlir::Value>>;

//
// AddEnqueue Utils
//

bool contains(const llvm::SmallVector<mlir::Value>& vec, const mlir::Value& element);

VPUMI40XX::ConfigureBarrierOp getBarrierOp(mlir::Operation* op);

size_t getBarrierIndex(mlir::Operation* op);

bool taskOpComparator(mlir::Operation* lhs, mlir::Operation* rhs);

// Function to get the maximum barrier based on their type values(virtual id)
mlir::Value* getMaxBarrier(SmallVector<mlir::Value>& barriers);

// Function to get the minimum barrier based on their type values(virtual id)
mlir::Value* getMinBarrier(SmallVector<mlir::Value>& barriers);

void reindexEnqueueOps(llvm::SmallVector<VPURegMapped::EnqueueOp> enquOps);

mlir::ValueRange getClosestProductionBarriers(VPURegMapped::TaskOpInterface taskOp);

void dfs(mlir::Value val, llvm::SetVector<mlir::Value>& visited, size_t indexMax);

llvm::SmallVector<mlir::Value> lca(mlir::Value lhs, mlir::Value rhs, lcaCache& cache, size_t indexMax);
llvm::SmallVector<mlir::Value> lca(llvm::SmallVector<mlir::Value>& lhs, mlir::Value rhs, lcaCache& cache,
                                   size_t indexMax);
mlir::Value findEnqTargetUsingLcaForBars(llvm::SmallVector<mlir::Value>& barrierVals, lcaCache& cache,
                                         size_t indexMax = std::numeric_limits<size_t>::max());

size_t getLcaSearchLimit(SmallVector<mlir::Value>& barriers);

VPURegMapped::TaskOpInterface getNextOp(VPURegMapped::TaskOpInterface op);

llvm::SmallVector<mlir::Value> getPreviousUsages(mlir::ValueRange barrs);

// TODO: need to figure out a clean way to get barriers purely from taskOpInterface
VPUMI40XX::ExecutableTaskOpInterface getBarrieredOp(VPURegMapped::TaskOpInterface primary,
                                                    VPURegMapped::TaskOpInterface secondary);

struct HwQueueType {
    VPURegMapped::TaskType type;
    uint32_t tile = 0;
    uint32_t index = 0;

    bool operator<(const HwQueueType& other) const {
        if (type == other.type) {
            if (tile == other.tile) {
                return index < other.index;
            }
            return tile < other.tile;
        }
        return type < other.type;
    }
    bool operator==(const HwQueueType& other) const {
        return type == other.type && tile == other.tile && index == other.index;
    }
    bool operator!=(const HwQueueType& other) const {
        return !(*this == other);
    }
};

//
// ConfigureBarrier Utils
//

void setBarrierIDs(mlir::MLIRContext* ctx, mlir::func::FuncOp funcOp);

}  // namespace VPUMI40XX
}  // namespace vpux

using namespace vpux;

namespace llvm {
template <>
struct DenseMapInfo<VPUMI40XX::HwQueueType> {
    static VPUMI40XX::HwQueueType getEmptyKey() {
        return VPUMI40XX::HwQueueType{DenseMapInfo<VPURegMapped::TaskType>::getEmptyKey(), 0, 0};
    }

    static VPUMI40XX::HwQueueType getTombstoneKey() {
        return VPUMI40XX::HwQueueType{DenseMapInfo<VPURegMapped::TaskType>::getTombstoneKey(), 0, 0};
    }

    static unsigned getHashValue(VPUMI40XX::HwQueueType val) {
        auto h1 = hash_value(val.type);
        auto h2 = hash_value(val.tile);
        auto h3 = hash_value(val.index);

        return static_cast<unsigned>(hash_combine(h1, h2, h3));
    }

    static bool isEqual(VPUMI40XX::HwQueueType lhs, VPUMI40XX::HwQueueType rhs) {
        return rhs == lhs;
    }
};
}  // namespace llvm
