INFO-FLOW: Workspace /home/francesco/workspace/detector_solid/solution2 opened at Tue Sep 27 20:00:34 CEST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/francesco/tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.43 sec.
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.54 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./detector_solid/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
Execute     set_directive_top -name run run 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling detector_solid/abs_solid_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang detector_solid/abs_solid_detector.cpp -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top run -name=run 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.34 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/.systemc_flag -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/all.directive.json -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.64 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.31 sec.
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.67 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.33 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:547:35)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 detector_solid/abs_solid_detector.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.39 sec.
WARNING: [HLS 207-5292] unused parameter 'errorInTask' (detector_solid/abs_solid_detector.cpp:615:25)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.25 seconds. CPU system time: 0.96 seconds. Elapsed time: 19.63 seconds; current allocated memory: 460.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc -args  "/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.g.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.12 sec.
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.73 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.73 sec.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=run -mllvm -hls-db-dir -mllvm /home/francesco/workspace/detector_solid/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.99 sec.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'runTestLoop(hls::stream<controlStr, 0>&, OutcomeStr*, hls::stream<ap_uint<8>, 0>&, bool*, REGION_T (*) [16], ap_uint<8>*, bool*)' into 'running(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:622:0)
INFO: [HLS 214-178] Inlining function 'runTrainLoop(bool, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, bool*)' into 'running(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:622:0)
INFO: [HLS 214-178] Inlining function 'running(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' into 'run(int*, bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:670:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:665:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:665:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:665:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:534:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(int*, bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:670:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/francesco/workspace/detector_solid/solution2/.autopilot/db/../../../kernel.xml -> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.13 seconds; current allocated memory: 461.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.531 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top run -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.0.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 480.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.1.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 504.504 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.1.bc to /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/francesco/workspace/detector_solid/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_715_2' (detector_solid/abs_solid_detector.cpp:715) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_721_3' (detector_solid/abs_solid_detector.cpp:721) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:535:1), detected/extracted 4 process function(s): 
	 'read_test'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:571:1), detected/extracted 2 process function(s): 
	 'read_train'
	 'insert_point'.
Command         transform done; 2.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
Command         transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.66 seconds; current allocated memory: 554.102 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.2.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_713_1' (detector_solid/abs_solid_detector.cpp:713:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_617_1' (detector_solid/abs_solid_detector.cpp:618:3) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:717:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:723:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.95 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.95 seconds; current allocated memory: 696.949 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.49 sec.
Command     elaborate done; 30.26 sec.
Execute     ap_eval exec zip -j /home/francesco/workspace/detector_solid/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'run' ...
Execute       ap_set_top_model run 
Execute       get_model_list run -filter all-wo-channel -topdown 
Execute       preproc_iomode -model run 
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
Execute       preproc_iomode -model runTrainAfterInit 
Execute       preproc_iomode -model insert_point 
Execute       preproc_iomode -model insert_point_Pipeline_insert_point_label6 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       preproc_iomode -model read_train 
Execute       preproc_iomode -model runTestAfterInit 
Execute       preproc_iomode -model writeOutcome 
Execute       preproc_iomode -model run_test 
Execute       preproc_iomode -model run_test_Pipeline_VITIS_LOOP_37_1 
Execute       preproc_iomode -model runTestAfterInit_Block_entry1012_proc 
Execute       preproc_iomode -model read_test 
Execute       preproc_iomode -model run_Pipeline_VITIS_LOOP_721_3 
Execute       preproc_iomode -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Model list for configure: run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 run_Pipeline_VITIS_LOOP_721_3 read_test runTestAfterInit_Block_entry1012_proc run_test_Pipeline_VITIS_LOOP_37_1 run_test writeOutcome runTestAfterInit read_train insert_point_Pipeline_VITIS_LOOP_264_1 insert_point_Pipeline_insert_point_label6 insert_point runTrainAfterInit run
INFO-FLOW: Configuring Module : run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       apply_spec_resource_limit run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
INFO-FLOW: Configuring Module : run_Pipeline_VITIS_LOOP_721_3 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_721_3 
Execute       apply_spec_resource_limit run_Pipeline_VITIS_LOOP_721_3 
INFO-FLOW: Configuring Module : read_test ...
Execute       set_default_model read_test 
Execute       apply_spec_resource_limit read_test 
INFO-FLOW: Configuring Module : runTestAfterInit_Block_entry1012_proc ...
Execute       set_default_model runTestAfterInit_Block_entry1012_proc 
Execute       apply_spec_resource_limit runTestAfterInit_Block_entry1012_proc 
INFO-FLOW: Configuring Module : run_test_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_37_1 
Execute       apply_spec_resource_limit run_test_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : run_test ...
Execute       set_default_model run_test 
Execute       apply_spec_resource_limit run_test 
INFO-FLOW: Configuring Module : writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       apply_spec_resource_limit writeOutcome 
INFO-FLOW: Configuring Module : runTestAfterInit ...
Execute       set_default_model runTestAfterInit 
Execute       apply_spec_resource_limit runTestAfterInit 
INFO-FLOW: Configuring Module : read_train ...
Execute       set_default_model read_train 
Execute       apply_spec_resource_limit read_train 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_264_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_264_1 
INFO-FLOW: Configuring Module : insert_point_Pipeline_insert_point_label6 ...
Execute       set_default_model insert_point_Pipeline_insert_point_label6 
Execute       apply_spec_resource_limit insert_point_Pipeline_insert_point_label6 
INFO-FLOW: Configuring Module : insert_point ...
Execute       set_default_model insert_point 
Execute       apply_spec_resource_limit insert_point 
INFO-FLOW: Configuring Module : runTrainAfterInit ...
Execute       set_default_model runTrainAfterInit 
Execute       apply_spec_resource_limit runTrainAfterInit 
INFO-FLOW: Configuring Module : run ...
Execute       set_default_model run 
Execute       apply_spec_resource_limit run 
INFO-FLOW: Model list for preprocess: run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 run_Pipeline_VITIS_LOOP_721_3 read_test runTestAfterInit_Block_entry1012_proc run_test_Pipeline_VITIS_LOOP_37_1 run_test writeOutcome runTestAfterInit read_train insert_point_Pipeline_VITIS_LOOP_264_1 insert_point_Pipeline_insert_point_label6 insert_point runTrainAfterInit run
INFO-FLOW: Preprocessing Module: run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       cdfg_preprocess -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
INFO-FLOW: Preprocessing Module: run_Pipeline_VITIS_LOOP_721_3 ...
Execute       set_default_model run_Pipeline_VITIS_LOOP_721_3 
Execute       cdfg_preprocess -model run_Pipeline_VITIS_LOOP_721_3 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_721_3 
INFO-FLOW: Preprocessing Module: read_test ...
Execute       set_default_model read_test 
Execute       cdfg_preprocess -model read_test 
Execute       rtl_gen_preprocess read_test 
INFO-FLOW: Preprocessing Module: runTestAfterInit_Block_entry1012_proc ...
Execute       set_default_model runTestAfterInit_Block_entry1012_proc 
Execute       cdfg_preprocess -model runTestAfterInit_Block_entry1012_proc 
Execute       rtl_gen_preprocess runTestAfterInit_Block_entry1012_proc 
INFO-FLOW: Preprocessing Module: run_test_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_37_1 
Execute       cdfg_preprocess -model run_test_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess run_test_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: run_test ...
Execute       set_default_model run_test 
Execute       cdfg_preprocess -model run_test 
Execute       rtl_gen_preprocess run_test 
INFO-FLOW: Preprocessing Module: writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       cdfg_preprocess -model writeOutcome 
Execute       rtl_gen_preprocess writeOutcome 
INFO-FLOW: Preprocessing Module: runTestAfterInit ...
Execute       set_default_model runTestAfterInit 
Execute       cdfg_preprocess -model runTestAfterInit 
Execute       rtl_gen_preprocess runTestAfterInit 
INFO-FLOW: Preprocessing Module: read_train ...
Execute       set_default_model read_train 
Execute       cdfg_preprocess -model read_train 
Execute       rtl_gen_preprocess read_train 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_264_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_264_1 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_insert_point_label6 ...
Execute       set_default_model insert_point_Pipeline_insert_point_label6 
Execute       cdfg_preprocess -model insert_point_Pipeline_insert_point_label6 
Execute       rtl_gen_preprocess insert_point_Pipeline_insert_point_label6 
INFO-FLOW: Preprocessing Module: insert_point ...
Execute       set_default_model insert_point 
Execute       cdfg_preprocess -model insert_point 
Command       cdfg_preprocess done; 0.16 sec.
Execute       rtl_gen_preprocess insert_point 
INFO-FLOW: Preprocessing Module: runTrainAfterInit ...
Execute       set_default_model runTrainAfterInit 
Execute       cdfg_preprocess -model runTrainAfterInit 
Execute       rtl_gen_preprocess runTrainAfterInit 
INFO-FLOW: Preprocessing Module: run ...
Execute       set_default_model run 
Execute       cdfg_preprocess -model run 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for synthesis: run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 run_Pipeline_VITIS_LOOP_721_3 read_test runTestAfterInit_Block_entry1012_proc run_test_Pipeline_VITIS_LOOP_37_1 run_test writeOutcome runTestAfterInit read_train insert_point_Pipeline_VITIS_LOOP_264_1 insert_point_Pipeline_insert_point_label6 insert_point runTrainAfterInit run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       schedule -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' (loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:717) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' (loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:717) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' (loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:717) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' (loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:717) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' (loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:717) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' (loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:717) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_713_1_VITIS_LOOP_715_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.08 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.38 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.sched.adb -f 
INFO-FLOW: Finish scheduling run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.
Execute       set_default_model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       bind -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.bind.adb -f 
INFO-FLOW: Finish binding run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_721_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_Pipeline_VITIS_LOOP_721_3 
Execute       schedule -model run_Pipeline_VITIS_LOOP_721_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_721_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_721_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.sched.adb -f 
INFO-FLOW: Finish scheduling run_Pipeline_VITIS_LOOP_721_3.
Execute       set_default_model run_Pipeline_VITIS_LOOP_721_3 
Execute       bind -model run_Pipeline_VITIS_LOOP_721_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.bind.adb -f 
INFO-FLOW: Finish binding run_Pipeline_VITIS_LOOP_721_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_test 
Execute       schedule -model read_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.sched.adb -f 
INFO-FLOW: Finish scheduling read_test.
Execute       set_default_model read_test 
Execute       bind -model read_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.bind.adb -f 
INFO-FLOW: Finish binding read_test.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit_Block_entry1012_proc 
Execute       schedule -model runTestAfterInit_Block_entry1012_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit_Block_entry1012_proc.
Execute       set_default_model runTestAfterInit_Block_entry1012_proc 
Execute       bind -model runTestAfterInit_Block_entry1012_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 710.453 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit_Block_entry1012_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_37_1 
Execute       schedule -model run_test_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 715.102 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling run_test_Pipeline_VITIS_LOOP_37_1.
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_37_1 
Execute       bind -model run_test_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 715.102 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding run_test_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test 
Execute       schedule -model run_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 724.016 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.sched.adb -f 
INFO-FLOW: Finish scheduling run_test.
Execute       set_default_model run_test 
Execute       bind -model run_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 724.016 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.bind.adb -f 
INFO-FLOW: Finish binding run_test.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeOutcome 
Execute       schedule -model writeOutcome 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 724.016 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.sched.adb -f 
INFO-FLOW: Finish scheduling writeOutcome.
Execute       set_default_model writeOutcome 
Execute       bind -model writeOutcome 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 724.016 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.bind.adb -f 
INFO-FLOW: Finish binding writeOutcome.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit 
Execute       schedule -model runTestAfterInit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_test_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_test_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_test_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 724.246 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit.
Execute       set_default_model runTestAfterInit 
Execute       bind -model runTestAfterInit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 724.246 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.47 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_train 
Execute       schedule -model read_train 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 724.973 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.sched.adb -f 
INFO-FLOW: Finish scheduling read_train.
Execute       set_default_model read_train 
Execute       bind -model read_train 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 725.020 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.bind.adb -f 
INFO-FLOW: Finish binding read_train.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_264_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 734.402 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_264_1.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_264_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 734.402 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.83 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_264_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_insert_point_label6 
Execute       schedule -model insert_point_Pipeline_insert_point_label6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 735.039 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_insert_point_label6.
Execute       set_default_model insert_point_Pipeline_insert_point_label6 
Execute       bind -model insert_point_Pipeline_insert_point_label6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 735.039 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_insert_point_label6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point 
Execute       schedule -model insert_point 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 754.133 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point.
Execute       set_default_model insert_point 
Execute       bind -model insert_point 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 754.133 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.87 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.bind.adb -f 
INFO-FLOW: Finish binding insert_point.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTrainAfterInit 
Execute       schedule -model runTrainAfterInit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 754.133 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.sched.adb -f 
INFO-FLOW: Finish scheduling runTrainAfterInit.
Execute       set_default_model runTrainAfterInit 
Execute       bind -model runTrainAfterInit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 754.133 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.bind.adb -f 
INFO-FLOW: Finish binding runTrainAfterInit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run 
Execute       schedule -model run 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 754.133 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.sched.adb -f 
INFO-FLOW: Finish scheduling run.
Execute       set_default_model run 
Execute       bind -model run 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 754.133 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.4 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.bind.adb -f 
INFO-FLOW: Finish binding run.
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       rtl_gen_preprocess run_Pipeline_VITIS_LOOP_721_3 
Execute       rtl_gen_preprocess read_test 
Execute       rtl_gen_preprocess runTestAfterInit_Block_entry1012_proc 
Execute       rtl_gen_preprocess run_test_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess run_test 
Execute       rtl_gen_preprocess writeOutcome 
Execute       rtl_gen_preprocess runTestAfterInit 
Execute       rtl_gen_preprocess read_train 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_insert_point_label6 
Execute       rtl_gen_preprocess insert_point 
Execute       rtl_gen_preprocess runTrainAfterInit 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for RTL generation: run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 run_Pipeline_VITIS_LOOP_721_3 read_test runTestAfterInit_Block_entry1012_proc run_test_Pipeline_VITIS_LOOP_37_1 run_test writeOutcome runTestAfterInit read_train insert_point_Pipeline_VITIS_LOOP_264_1 insert_point_Pipeline_insert_point_label6 insert_point runTrainAfterInit run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2' pipeline 'VITIS_LOOP_713_1_VITIS_LOOP_715_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.65 seconds; current allocated memory: 754.133 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
Execute       syn_report -csynth -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_721_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_Pipeline_VITIS_LOOP_721_3 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_721_3' pipeline 'VITIS_LOOP_721_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_721_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 771.992 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_721_3 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_Pipeline_VITIS_LOOP_721_3 
Execute       gen_rtl run_Pipeline_VITIS_LOOP_721_3 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_Pipeline_VITIS_LOOP_721_3 
Execute       syn_report -csynth -model run_Pipeline_VITIS_LOOP_721_3 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_Pipeline_VITIS_LOOP_721_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_Pipeline_VITIS_LOOP_721_3 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_Pipeline_VITIS_LOOP_721_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_Pipeline_VITIS_LOOP_721_3 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model run_Pipeline_VITIS_LOOP_721_3 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.adb 
Execute       db_write -model run_Pipeline_VITIS_LOOP_721_3 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_Pipeline_VITIS_LOOP_721_3 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_test -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 771.992 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_test -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_read_test 
Execute       gen_rtl read_test -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_read_test 
Execute       syn_report -csynth -model read_test -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_test_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_test -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_test_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_test -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_test -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.adb 
Execute       db_write -model read_test -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_test -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit_Block_entry1012_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 773.746 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit_Block_entry1012_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTestAfterInit_Block_entry1012_proc 
Execute       gen_rtl runTestAfterInit_Block_entry1012_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTestAfterInit_Block_entry1012_proc 
Execute       syn_report -csynth -model runTestAfterInit_Block_entry1012_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTestAfterInit_Block_entry1012_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTestAfterInit_Block_entry1012_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTestAfterInit_Block_entry1012_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTestAfterInit_Block_entry1012_proc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runTestAfterInit_Block_entry1012_proc -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.adb 
Execute       db_write -model runTestAfterInit_Block_entry1012_proc -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit_Block_entry1012_proc -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test_Pipeline_VITIS_LOOP_37_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 782.277 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_test_Pipeline_VITIS_LOOP_37_1 
Execute       gen_rtl run_test_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_test_Pipeline_VITIS_LOOP_37_1 
Execute       syn_report -csynth -model run_test_Pipeline_VITIS_LOOP_37_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       syn_report -rtlxml -model run_test_Pipeline_VITIS_LOOP_37_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model run_test_Pipeline_VITIS_LOOP_37_1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.69 sec.
Execute       db_write -model run_test_Pipeline_VITIS_LOOP_37_1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model run_test_Pipeline_VITIS_LOOP_37_1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test_Pipeline_VITIS_LOOP_37_1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 801.035 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_test 
Execute       gen_rtl run_test -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_test 
Execute       syn_report -csynth -model run_test -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_test -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_test -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       db_write -model run_test -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.adb 
Execute       db_write -model run_test -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeOutcome -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 817.711 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_writeOutcome 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_writeOutcome 
Execute       syn_report -csynth -model writeOutcome -o /home/francesco/workspace/detector_solid/solution2/syn/report/writeOutcome_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model writeOutcome -o /home/francesco/workspace/detector_solid/solution2/syn/report/writeOutcome_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model writeOutcome -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model writeOutcome -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.adb 
Execute       db_write -model writeOutcome -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info writeOutcome -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 822.117 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTestAfterInit 
Execute       gen_rtl runTestAfterInit -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTestAfterInit 
Execute       syn_report -csynth -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTestAfterInit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTestAfterInit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.51 sec.
Execute       db_write -model runTestAfterInit -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.adb 
Execute       db_write -model runTestAfterInit -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_train -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 824.789 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_train -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_read_train 
Execute       gen_rtl read_train -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_read_train 
Execute       syn_report -csynth -model read_train -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_train_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_train -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_train_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_train -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_train -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.adb 
Execute       db_write -model read_train -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_train -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_264_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_264_1' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'insert_point_Pipeline_VITIS_LOOP_264_1' is 9747 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_264_1'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 839.426 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_264_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_264_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_264_1 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_264_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point_Pipeline_VITIS_LOOP_264_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.42 sec.
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_264_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point_Pipeline_VITIS_LOOP_264_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_264_1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.04 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_264_1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_264_1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_264_1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_insert_point_label6 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.27 seconds; current allocated memory: 857.000 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_insert_point_label6 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point_Pipeline_insert_point_label6 
Execute       gen_rtl insert_point_Pipeline_insert_point_label6 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point_Pipeline_insert_point_label6 
Execute       syn_report -csynth -model insert_point_Pipeline_insert_point_label6 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point_Pipeline_insert_point_label6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_insert_point_label6 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point_Pipeline_insert_point_label6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_insert_point_label6 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model insert_point_Pipeline_insert_point_label6 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.adb 
Execute       db_write -model insert_point_Pipeline_insert_point_label6 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_insert_point_label6 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 869.793 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point 
Execute       gen_rtl insert_point -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point 
Execute       syn_report -csynth -model insert_point -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.95 sec.
Execute       db_write -model insert_point -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.adb 
Command       db_write done; 0.12 sec.
Execute       db_write -model insert_point -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTrainAfterInit -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 900.793 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTrainAfterInit -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTrainAfterInit 
Execute       gen_rtl runTrainAfterInit -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTrainAfterInit 
Execute       syn_report -csynth -model runTrainAfterInit -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTrainAfterInit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTrainAfterInit -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTrainAfterInit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTrainAfterInit -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.71 sec.
Execute       db_write -model runTrainAfterInit -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.adb 
Execute       db_write -model runTrainAfterInit -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTrainAfterInit -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run -top_prefix  -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/t' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 't', 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 905.852 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run -istop -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run 
Execute       gen_rtl run -istop -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run 
Execute       syn_report -csynth -model run -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.43 sec.
Execute       db_write -model run -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.adb 
Execute       db_write -model run -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run 
Execute       export_constraint_db -f -tool general -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.constraint.tcl 
Execute       syn_report -designview -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.design.xml 
Command       syn_report done; 1.31 sec.
Execute       syn_report -csynthDesign -model run -o /home/francesco/workspace/detector_solid/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks run 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain run 
INFO-FLOW: Model list for RTL component generation: run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 run_Pipeline_VITIS_LOOP_721_3 read_test runTestAfterInit_Block_entry1012_proc run_test_Pipeline_VITIS_LOOP_37_1 run_test writeOutcome runTestAfterInit read_train insert_point_Pipeline_VITIS_LOOP_264_1 insert_point_Pipeline_insert_point_label6 insert_point runTrainAfterInit run
INFO-FLOW: Handling components in module [run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.compgen.tcl 
INFO-FLOW: Found component run_mul_64ns_66ns_81_1_1.
INFO-FLOW: Append model run_mul_64ns_66ns_81_1_1
INFO-FLOW: Found component run_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model run_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [run_Pipeline_VITIS_LOOP_721_3] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_test] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.compgen.tcl 
INFO-FLOW: Found component run_read_test_contr_AOV_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_read_test_contr_AOV_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [runTestAfterInit_Block_entry1012_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.compgen.tcl 
INFO-FLOW: Handling components in module [run_test_Pipeline_VITIS_LOOP_37_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component run_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_mux_165_32_1_1.
INFO-FLOW: Append model run_mux_165_32_1_1
INFO-FLOW: Handling components in module [run_test] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.compgen.tcl 
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_mux_84_32_1_1.
INFO-FLOW: Append model run_mux_84_32_1_1
INFO-FLOW: Handling components in module [writeOutcome] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.compgen.tcl 
INFO-FLOW: Found component run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [runTestAfterInit] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.compgen.tcl 
INFO-FLOW: Found component run_fifo_w8_d2_S.
INFO-FLOW: Append model run_fifo_w8_d2_S
INFO-FLOW: Found component run_fifo_w8_d4_S.
INFO-FLOW: Append model run_fifo_w8_d4_S
INFO-FLOW: Found component run_fifo_w16_d4_S.
INFO-FLOW: Append model run_fifo_w16_d4_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w6_d2_S.
INFO-FLOW: Append model run_fifo_w6_d2_S
INFO-FLOW: Found component run_fifo_w4_d3_S.
INFO-FLOW: Append model run_fifo_w4_d3_S
INFO-FLOW: Found component run_fifo_w8_d2_S.
INFO-FLOW: Append model run_fifo_w8_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w1_d2_S.
INFO-FLOW: Append model run_fifo_w1_d2_S
INFO-FLOW: Handling components in module [read_train] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.compgen.tcl 
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_264_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.compgen.tcl 
INFO-FLOW: Found component run_mux_1632_32_1_1.
INFO-FLOW: Append model run_mux_1632_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_insert_point_label6] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.compgen.tcl 
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [runTrainAfterInit] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.compgen.tcl 
INFO-FLOW: Found component run_fifo_w6_d2_S_x.
INFO-FLOW: Append model run_fifo_w6_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Handling components in module [run] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.tcl 
INFO-FLOW: Found component run_regions_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_regions_RAM_AUTO_1R1W
INFO-FLOW: Found component run_regions_15_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_regions_15_RAM_AUTO_1R1W
INFO-FLOW: Found component run_n_regions_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_n_regions_V_RAM_AUTO_1R1W
INFO-FLOW: Found component run_control_s_axi.
INFO-FLOW: Append model run_control_s_axi
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Append model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2
INFO-FLOW: Append model run_Pipeline_VITIS_LOOP_721_3
INFO-FLOW: Append model read_test
INFO-FLOW: Append model runTestAfterInit_Block_entry1012_proc
INFO-FLOW: Append model run_test_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model run_test
INFO-FLOW: Append model writeOutcome
INFO-FLOW: Append model runTestAfterInit
INFO-FLOW: Append model read_train
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_264_1
INFO-FLOW: Append model insert_point_Pipeline_insert_point_label6
INFO-FLOW: Append model insert_point
INFO-FLOW: Append model runTrainAfterInit
INFO-FLOW: Append model run
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: run_mul_64ns_66ns_81_1_1 run_mul_64ns_66ns_129_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_read_test_contr_AOV_RAM_AUTO_1R1W run_fsub_32ns_32ns_32_4_full_dsp_1 run_fadd_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fdiv_32ns_32ns_32_9_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_mux_165_32_1_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_mux_84_32_1_1 run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W run_fifo_w8_d2_S run_fifo_w8_d4_S run_fifo_w16_d4_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w8_d3_S run_fifo_w6_d2_S run_fifo_w4_d3_S run_fifo_w8_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w1_d2_S run_mux_1632_32_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_fifo_w6_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_regions_RAM_AUTO_1R1W run_regions_15_RAM_AUTO_1R1W run_n_regions_V_RAM_AUTO_1R1W run_control_s_axi run_regslice_both run_regslice_both run_regslice_both run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 run_Pipeline_VITIS_LOOP_721_3 read_test runTestAfterInit_Block_entry1012_proc run_test_Pipeline_VITIS_LOOP_37_1 run_test writeOutcome runTestAfterInit read_train insert_point_Pipeline_VITIS_LOOP_264_1 insert_point_Pipeline_insert_point_label6 insert_point runTrainAfterInit run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model run_mul_64ns_66ns_81_1_1
INFO-FLOW: To file: write model run_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_read_test_contr_AOV_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_mux_165_32_1_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_mux_84_32_1_1
INFO-FLOW: To file: write model run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_fifo_w8_d2_S
INFO-FLOW: To file: write model run_fifo_w8_d4_S
INFO-FLOW: To file: write model run_fifo_w16_d4_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w6_d2_S
INFO-FLOW: To file: write model run_fifo_w4_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w1_d2_S
INFO-FLOW: To file: write model run_mux_1632_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fifo_w6_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_regions_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_regions_15_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_n_regions_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_control_s_axi
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2
INFO-FLOW: To file: write model run_Pipeline_VITIS_LOOP_721_3
INFO-FLOW: To file: write model read_test
INFO-FLOW: To file: write model runTestAfterInit_Block_entry1012_proc
INFO-FLOW: To file: write model run_test_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model run_test
INFO-FLOW: To file: write model writeOutcome
INFO-FLOW: To file: write model runTestAfterInit
INFO-FLOW: To file: write model read_train
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_264_1
INFO-FLOW: To file: write model insert_point_Pipeline_insert_point_label6
INFO-FLOW: To file: write model insert_point
INFO-FLOW: To file: write model runTrainAfterInit
INFO-FLOW: To file: write model run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/francesco/workspace/detector_solid/solution2/.autopilot/db/vhdl' dstVlogDir='/home/francesco/workspace/detector_solid/solution2/.autopilot/db/vlog' tclDir='/home/francesco/workspace/detector_solid/solution2/.autopilot/db' modelList='run_mul_64ns_66ns_81_1_1
run_mul_64ns_66ns_129_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_read_test_contr_AOV_RAM_AUTO_1R1W
run_fsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_165_32_1_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_84_32_1_1
run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
run_fifo_w8_d2_S
run_fifo_w8_d4_S
run_fifo_w16_d4_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w8_d3_S
run_fifo_w6_d2_S
run_fifo_w4_d3_S
run_fifo_w8_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w1_d2_S
run_mux_1632_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fifo_w6_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_regions_RAM_AUTO_1R1W
run_regions_15_RAM_AUTO_1R1W
run_n_regions_V_RAM_AUTO_1R1W
run_control_s_axi
run_regslice_both
run_regslice_both
run_regslice_both
run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2
run_Pipeline_VITIS_LOOP_721_3
read_test
runTestAfterInit_Block_entry1012_proc
run_test_Pipeline_VITIS_LOOP_37_1
run_test
writeOutcome
runTestAfterInit
read_train
insert_point_Pipeline_VITIS_LOOP_264_1
insert_point_Pipeline_insert_point_label6
insert_point
runTrainAfterInit
run
' expOnly='0'
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_read_test_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast5_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'n_regions_V_load_loc_channel_U(run_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'error_U(run_fifo_w1_d2_S)' using Shift Registers.
Command       ap_source done; 0.6 sec.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w6_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_1_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_2_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_3_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_4_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_5_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_6_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_7_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Command       ap_source done; 0.23 sec.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_regions_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_regions_15_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_n_regions_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.18 seconds; current allocated memory: 912.250 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='run_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name runTestAfterInit_Block_entry1012_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/francesco/workspace/detector_solid/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='run_mul_64ns_66ns_81_1_1
run_mul_64ns_66ns_129_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_read_test_contr_AOV_RAM_AUTO_1R1W
run_fsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_165_32_1_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_84_32_1_1
run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
run_fifo_w8_d2_S
run_fifo_w8_d4_S
run_fifo_w16_d4_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w8_d3_S
run_fifo_w6_d2_S
run_fifo_w4_d3_S
run_fifo_w8_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w1_d2_S
run_mux_1632_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fifo_w6_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_regions_RAM_AUTO_1R1W
run_regions_15_RAM_AUTO_1R1W
run_n_regions_V_RAM_AUTO_1R1W
run_control_s_axi
run_regslice_both
run_regslice_both
run_regslice_both
run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2
run_Pipeline_VITIS_LOOP_721_3
read_test
runTestAfterInit_Block_entry1012_proc
run_test_Pipeline_VITIS_LOOP_37_1
run_test
writeOutcome
runTestAfterInit
read_train
insert_point_Pipeline_VITIS_LOOP_264_1
insert_point_Pipeline_insert_point_label6
insert_point
runTrainAfterInit
run
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/top-io-be.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.dataonly.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_Pipeline_VITIS_LOOP_721_3.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_test.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit_Block_entry1012_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTestAfterInit.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_train.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_264_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point_Pipeline_insert_point_label6.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrainAfterInit.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.constraint.tcl 
Execute       sc_get_clocks run 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME control DSP 0 BRAM 80 URAM 0}} report_dict {TOPINST run MODULE2INSTS {run run run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 grp_run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2_fu_200 run_Pipeline_VITIS_LOOP_721_3 grp_run_Pipeline_VITIS_LOOP_721_3_fu_302 runTestAfterInit grp_runTestAfterInit_fu_310 read_test read_test_U0 runTestAfterInit_Block_entry1012_proc runTestAfterInit_Block_entry1012_proc_U0 run_test run_test_U0 run_test_Pipeline_VITIS_LOOP_37_1 grp_run_test_Pipeline_VITIS_LOOP_37_1_fu_3485 writeOutcome writeOutcome_U0 runTrainAfterInit grp_runTrainAfterInit_fu_420 read_train read_train_U0 insert_point insert_point_U0 insert_point_Pipeline_VITIS_LOOP_264_1 grp_insert_point_Pipeline_VITIS_LOOP_264_1_fu_3801 insert_point_Pipeline_insert_point_label6 grp_insert_point_Pipeline_insert_point_label6_fu_4287} INST2MODULE {run run grp_run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2_fu_200 run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 grp_run_Pipeline_VITIS_LOOP_721_3_fu_302 run_Pipeline_VITIS_LOOP_721_3 grp_runTestAfterInit_fu_310 runTestAfterInit read_test_U0 read_test runTestAfterInit_Block_entry1012_proc_U0 runTestAfterInit_Block_entry1012_proc run_test_U0 run_test grp_run_test_Pipeline_VITIS_LOOP_37_1_fu_3485 run_test_Pipeline_VITIS_LOOP_37_1 writeOutcome_U0 writeOutcome grp_runTrainAfterInit_fu_420 runTrainAfterInit read_train_U0 read_train insert_point_U0 insert_point grp_insert_point_Pipeline_VITIS_LOOP_264_1_fu_3801 insert_point_Pipeline_VITIS_LOOP_264_1 grp_insert_point_Pipeline_insert_point_label6_fu_4287 insert_point_Pipeline_insert_point_label6} INSTDATA {run {DEPTH 1 CHILDREN {grp_run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2_fu_200 grp_run_Pipeline_VITIS_LOOP_721_3_fu_302 grp_runTestAfterInit_fu_310 grp_runTrainAfterInit_fu_420}} grp_run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2_fu_200 {DEPTH 2 CHILDREN {}} grp_run_Pipeline_VITIS_LOOP_721_3_fu_302 {DEPTH 2 CHILDREN {}} grp_runTestAfterInit_fu_310 {DEPTH 2 CHILDREN {read_test_U0 runTestAfterInit_Block_entry1012_proc_U0 run_test_U0 writeOutcome_U0}} read_test_U0 {DEPTH 3 CHILDREN {}} runTestAfterInit_Block_entry1012_proc_U0 {DEPTH 3 CHILDREN {}} run_test_U0 {DEPTH 3 CHILDREN grp_run_test_Pipeline_VITIS_LOOP_37_1_fu_3485} grp_run_test_Pipeline_VITIS_LOOP_37_1_fu_3485 {DEPTH 4 CHILDREN {}} writeOutcome_U0 {DEPTH 3 CHILDREN {}} grp_runTrainAfterInit_fu_420 {DEPTH 2 CHILDREN {read_train_U0 insert_point_U0}} read_train_U0 {DEPTH 3 CHILDREN {}} insert_point_U0 {DEPTH 3 CHILDREN {grp_insert_point_Pipeline_VITIS_LOOP_264_1_fu_3801 grp_insert_point_Pipeline_insert_point_label6_fu_4287}} grp_insert_point_Pipeline_VITIS_LOOP_264_1_fu_3801 {DEPTH 4 CHILDREN {}} grp_insert_point_Pipeline_insert_point_label6_fu_4287 {DEPTH 4 CHILDREN {}}} MODULEDATA {run_Pipeline_VITIS_LOOP_713_1_VITIS_LOOP_715_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_fu_3925_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_1_fu_3867_p2 SOURCE detector_solid/abs_solid_detector.cpp:713 VARIABLE add_ln713_1 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_fu_3931_p2 SOURCE detector_solid/abs_solid_detector.cpp:713 VARIABLE add_ln713 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_2_fu_3976_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_2 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_1_fu_4011_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_1 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_fu_4021_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_81_1_1_U1 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_1_fu_4060_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_1 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_3_fu_4086_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_3 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_1 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_4_fu_4199_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_4 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U3 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_2 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_5_fu_4316_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_5 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U4 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_3 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_6_fu_4433_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_6 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U5 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_4 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_7_fu_4550_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_7 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U6 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_5 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_8_fu_4667_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_8 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U7 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_6 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_9_fu_4784_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_9 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U8 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_7 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln717_10_fu_4906_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE sub_ln717_10 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_2_fu_4840_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_2 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U9 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_8 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_3_fu_4956_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_3 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U10 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_9 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_4_fu_5072_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_4 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U11 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_10 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_5_fu_5163_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_5 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U12 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_11 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_6_fu_5254_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_6 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U13 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_12 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_7_fu_5345_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_7 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U14 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_13 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_8_fu_5436_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_8 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U15 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_14 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_9_fu_5527_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_9 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_15 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_10_fu_5618_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_10 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U17 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_16 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_11_fu_5709_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_11 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U18 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_17 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_12_fu_5800_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_12 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U19 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_18 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_13_fu_5891_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_13 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U20 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_19 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_14_fu_5982_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_14 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U21 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_20 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_15_fu_6073_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_15 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U22 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_21 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_16_fu_6164_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_16 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U23 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_22 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln717_17_fu_6255_p2 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE add_ln717_17 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U24 SOURCE detector_solid/abs_solid_detector.cpp:717 VARIABLE mul_ln717_23 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln715_fu_6260_p2 SOURCE detector_solid/abs_solid_detector.cpp:715 VARIABLE add_ln715 LOOP VITIS_LOOP_713_1_VITIS_LOOP_715_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 213 BRAM 0 URAM 0}} run_Pipeline_VITIS_LOOP_721_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln721_fu_89_p2 SOURCE detector_solid/abs_solid_detector.cpp:721 VARIABLE add_ln721 LOOP VITIS_LOOP_721_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_test {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME contr_AOV_U SOURCE detector_solid/abs_solid_detector.cpp:471 VARIABLE contr_AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_391_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} run_test_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_3553_p2 SOURCE detector_solid/abs_solid_detector.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U82 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U84 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U83 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_1_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_1_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U86 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_1_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_2_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_2_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U88 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_2_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_3_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_3_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U90 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_3_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_4_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_4_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U92 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_4_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_5_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_5_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U94 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_5_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_6_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_6_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U96 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_6_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE detector_solid/abs_solid_detector.cpp:50 VARIABLE hdist_7_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE detector_solid/abs_solid_detector.cpp:52 VARIABLE scale_7_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U97 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE area_1_7_i LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U106 SOURCE detector_solid/abs_solid_detector.cpp:60 VARIABLE tmp_score LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 56 BRAM 0 URAM 0}} run_test {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_4490_p2 SOURCE detector_solid/abs_solid_detector.cpp:72 VARIABLE add_ln72 LOOP is_valid_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 56 BRAM 0 URAM 0}} writeOutcome {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outcome_AOV_U SOURCE detector_solid/abs_solid_detector.cpp:502 VARIABLE outcome_AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_339_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runTestAfterInit {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_7_c_U SOURCE {} VARIABLE data_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_6_c_U SOURCE {} VARIABLE data_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_5_c_U SOURCE {} VARIABLE data_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_4_c_U SOURCE {} VARIABLE data_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_3_c_U SOURCE {} VARIABLE data_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_2_c_U SOURCE {} VARIABLE data_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_1_c_U SOURCE {} VARIABLE data_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_c_U SOURCE {} VARIABLE data_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE taskId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_V_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE checkId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME uniId_V_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE uniId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_c21_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_c21_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_1_c22_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_1_c22_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_2_c23_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_2_c23_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_3_c24_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_3_c24_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_4_c25_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_4_c25_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_5_c26_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_5_c26_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_6_c27_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_6_c27_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_7_c28_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE data_7_c28_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_load_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE taskId_V_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_load_cast_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE taskId_V_load_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_load_cast5_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE taskId_V_load_cast5_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME n_regions_V_load_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:543 VARIABLE n_regions_V_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME error_U SOURCE detector_solid/abs_solid_detector.cpp:547 VARIABLE error LOOP {} BUNDLEDNAME {} DSP 56 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 56 BRAM 0 URAM 0}} read_train {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME contr_AOV_U SOURCE detector_solid/abs_solid_detector.cpp:464 VARIABLE contr_AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_359_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_264_1 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U735 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U735 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U736 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U759 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U736 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U759 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U739 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U775 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U737 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U737 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U738 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U760 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_i_58 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U738 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U760 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U776 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_1_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U740 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U777 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U741 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U741 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U742 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U761 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U742 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U761 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U778 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_2_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U743 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U779 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U744 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U744 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U745 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U762 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U745 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U762 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U780 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_3_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U746 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U782 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U747 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U747 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U748 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U763 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U748 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U763 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U781 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_4_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U749 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U785 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U750 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U750 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U751 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U764 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U751 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U764 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U783 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_5_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U752 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U787 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U753 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U753 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U754 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U765 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U754 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U765 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U784 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_6_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U755 SOURCE detector_solid/abs_solid_detector.cpp:292 VARIABLE d_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U788 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE mul_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U773 SOURCE detector_solid/abs_solid_detector.cpp:293 VARIABLE distance_1_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U756 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE d1_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U756 SOURCE detector_solid/abs_solid_detector.cpp:298 VARIABLE d2_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U757 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U766 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U757 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE sub3_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U766 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE ov_1_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U786 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE overlap_1_7_i LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_real_4_fu_3745_p2 SOURCE detector_solid/abs_solid_detector.cpp:327 VARIABLE i_real_4 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_real_fu_3751_p2 SOURCE detector_solid/abs_solid_detector.cpp:328 VARIABLE k_real LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_real_2_fu_3757_p2 SOURCE detector_solid/abs_solid_detector.cpp:344 VARIABLE k_real_2 LOOP VITIS_LOOP_264_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 120 BRAM 0 URAM 0}} insert_point_Pipeline_insert_point_label6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_1007_p2 SOURCE detector_solid/abs_solid_detector.cpp:350 VARIABLE add_ln350 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_1017_p2 SOURCE detector_solid/abs_solid_detector.cpp:351 VARIABLE add_ln351 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_5257_p2 SOURCE detector_solid/abs_solid_detector.cpp:72 VARIABLE add_ln72 LOOP is_valid_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_5352_p2 SOURCE detector_solid/abs_solid_detector.cpp:245 VARIABLE add_ln245 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_5415_p2 SOURCE detector_solid/abs_solid_detector.cpp:244 VARIABLE add_ln244 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_5483_p2 SOURCE /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 125 BRAM 0 URAM 0}} runTrainAfterInit {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_V_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE checkId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_1_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_2_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_3_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_4_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_5_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_6_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_7_U SOURCE detector_solid/abs_solid_detector.cpp:576 VARIABLE data_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 125 BRAM 0 URAM 0}} run {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_U SOURCE {} VARIABLE regions LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_16_U SOURCE {} VARIABLE regions_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_32_U SOURCE {} VARIABLE regions_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_1_U SOURCE {} VARIABLE regions_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_17_U SOURCE {} VARIABLE regions_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_33_U SOURCE {} VARIABLE regions_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_2_U SOURCE {} VARIABLE regions_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_18_U SOURCE {} VARIABLE regions_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_34_U SOURCE {} VARIABLE regions_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_3_U SOURCE {} VARIABLE regions_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_19_U SOURCE {} VARIABLE regions_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_35_U SOURCE {} VARIABLE regions_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_4_U SOURCE {} VARIABLE regions_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_20_U SOURCE {} VARIABLE regions_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_36_U SOURCE {} VARIABLE regions_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_5_U SOURCE {} VARIABLE regions_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_21_U SOURCE {} VARIABLE regions_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_37_U SOURCE {} VARIABLE regions_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_6_U SOURCE {} VARIABLE regions_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_22_U SOURCE {} VARIABLE regions_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_38_U SOURCE {} VARIABLE regions_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_7_U SOURCE {} VARIABLE regions_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_23_U SOURCE {} VARIABLE regions_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_39_U SOURCE {} VARIABLE regions_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_8_U SOURCE {} VARIABLE regions_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_24_U SOURCE {} VARIABLE regions_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_40_U SOURCE {} VARIABLE regions_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_9_U SOURCE {} VARIABLE regions_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_25_U SOURCE {} VARIABLE regions_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_41_U SOURCE {} VARIABLE regions_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_10_U SOURCE {} VARIABLE regions_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_26_U SOURCE {} VARIABLE regions_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_42_U SOURCE {} VARIABLE regions_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_11_U SOURCE {} VARIABLE regions_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_27_U SOURCE {} VARIABLE regions_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_43_U SOURCE {} VARIABLE regions_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_12_U SOURCE {} VARIABLE regions_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_28_U SOURCE {} VARIABLE regions_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_44_U SOURCE {} VARIABLE regions_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_13_U SOURCE {} VARIABLE regions_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_29_U SOURCE {} VARIABLE regions_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_45_U SOURCE {} VARIABLE regions_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_14_U SOURCE {} VARIABLE regions_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_30_U SOURCE {} VARIABLE regions_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_46_U SOURCE {} VARIABLE regions_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_15_U SOURCE {} VARIABLE regions_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_31_U SOURCE {} VARIABLE regions_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_47_U SOURCE {} VARIABLE regions_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME n_regions_V_U SOURCE {} VARIABLE n_regions_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 394 BRAM 176 URAM 0}} runTestAfterInit_Block_entry1012_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 930.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
Execute       syn_report -model run -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 70.45 MHz
Command     autosyn done; 32.27 sec.
Command   csynth_design done; 62.59 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.45 seconds. CPU system time: 1.7 seconds. Elapsed time: 62.59 seconds; current allocated memory: -558.562 MB.
Command ap_source done; 64.24 sec.
Execute cleanup_all 
