--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.357ns.
--------------------------------------------------------------------------------
Slack:                  5.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X32Y112.D2     net (fanout=5)        0.833   count<1>
    SLICE_X32Y112.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.038   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (1.476ns logic, 2.871ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.DQ     Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X32Y112.D4     net (fanout=5)        0.608   count<3>
    SLICE_X32Y112.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.038   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.414ns logic, 2.646ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  6.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkout (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkout to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.DQ     Tcko                  0.456   clkout_OBUF
                                                       clkout
    SLICE_X32Y112.D3     net (fanout=1)        0.498   clkout_OBUF
    SLICE_X32Y112.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.038   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.414ns logic, 2.536ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.CQ     Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X32Y112.D5     net (fanout=5)        0.449   count<2>
    SLICE_X32Y112.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.038   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.414ns logic, 2.487ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  6.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.859 - 0.834)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X32Y112.D6     net (fanout=5)        0.338   count<0>
    SLICE_X32Y112.D      Tilo                  0.124   clkout_OBUF
                                                       clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.038   clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.476ns logic, 2.376ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  7.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X30Y112.B2     net (fanout=5)        0.687   count<1>
    SLICE_X30Y112.DMUX   Topbd                 0.950   count<1>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.D3     net (fanout=1)        0.639   Result<3>
    SLICE_X31Y112.CLK    Tas                   0.092   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (1.560ns logic, 1.326ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  7.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X30Y112.A3     net (fanout=5)        0.555   count<0>
    SLICE_X30Y112.DMUX   Topad                 0.915   count<1>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.D3     net (fanout=1)        0.639   Result<3>
    SLICE_X31Y112.CLK    Tas                   0.092   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (1.525ns logic, 1.194ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  7.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X30Y112.B2     net (fanout=5)        0.687   count<1>
    SLICE_X30Y112.CMUX   Topbc                 0.879   count<1>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.C5     net (fanout=1)        0.408   Result<2>
    SLICE_X31Y112.CLK    Tas                   0.093   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (1.490ns logic, 1.095ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  7.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.DQ     Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X33Y112.D3     net (fanout=5)        0.860   count<3>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.104ns logic, 1.406ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  7.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.DQ     Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X33Y112.D3     net (fanout=5)        0.860   count<3>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.104ns logic, 1.406ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  7.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X30Y112.A3     net (fanout=5)        0.555   count<0>
    SLICE_X30Y112.CMUX   Topac                 0.845   count<1>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.C5     net (fanout=1)        0.408   Result<2>
    SLICE_X31Y112.CLK    Tas                   0.093   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.419ns (1.456ns logic, 0.963ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  7.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.CQ     Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X30Y112.C4     net (fanout=5)        0.483   count<2>
    SLICE_X30Y112.DMUX   Topcd                 0.659   count<1>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.D3     net (fanout=1)        0.639   Result<3>
    SLICE_X31Y112.CLK    Tas                   0.092   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (1.207ns logic, 1.122ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  7.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X33Y112.D4     net (fanout=5)        0.608   count<1>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.166ns logic, 1.154ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  7.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X33Y112.D4     net (fanout=5)        0.608   count<1>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.166ns logic, 1.154ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  7.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.CQ     Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X33Y112.D5     net (fanout=5)        0.437   count<2>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (1.104ns logic, 0.983ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  7.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.CQ     Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X33Y112.D5     net (fanout=5)        0.437   count<2>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (1.104ns logic, 0.983ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  7.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.DQ     Tcko                  0.456   count<3>
                                                       count_3
    SLICE_X30Y112.D5     net (fanout=5)        0.320   count<3>
    SLICE_X30Y112.DMUX   Topdd                 0.562   count<1>
                                                       Mcount_count_lut<3>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.D3     net (fanout=1)        0.639   Result<3>
    SLICE_X31Y112.CLK    Tas                   0.092   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (1.110ns logic, 0.959ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  7.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X33Y112.D6     net (fanout=5)        0.331   count<0>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.166ns logic, 0.877ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  7.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X33Y112.D6     net (fanout=5)        0.331   count<0>
    SLICE_X33Y112.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o_0
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X30Y112.SR     net (fanout=1)        0.546   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X30Y112.CLK    Tsrck                 0.524   count<1>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.166ns logic, 0.877ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  7.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.991ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y112.CQ     Tcko                  0.456   count<3>
                                                       count_2
    SLICE_X30Y112.C4     net (fanout=5)        0.483   count<2>
    SLICE_X30Y112.CMUX   Topcc                 0.551   count<1>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_xor<3>
    SLICE_X31Y112.C5     net (fanout=1)        0.408   Result<2>
    SLICE_X31Y112.CLK    Tas                   0.093   count<3>
                                                       Mcount_count_eqn_21
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (1.100ns logic, 0.891ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  8.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X30Y112.A3     net (fanout=5)        0.555   count<0>
    SLICE_X30Y112.CLK    Tas                   0.442   count<1>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.960ns logic, 0.555ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack:                  8.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.166 - 0.191)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X32Y112.D2     net (fanout=5)        0.833   count<1>
    SLICE_X32Y112.CLK    Tas                   0.092   clkout_OBUF
                                                       clkout_rstpot
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.610ns logic, 0.833ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  8.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.518   count<1>
                                                       count_1
    SLICE_X30Y112.B2     net (fanout=5)        0.687   count<1>
    SLICE_X30Y112.CLK    Tas                   0.245   count<1>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_xor<3>
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.763ns logic, 0.687ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X30Y112.A3     net (fanout=5)        0.555   count<0>
    SLICE_X30Y112.CLK    Tas                   0.267   count<1>
                                                       count<0>_rt
                                                       Mcount_count_xor<3>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.785ns logic, 0.555ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  8.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.518   count<1>
                                                       count_0
    SLICE_X31Y112.D1     net (fanout=5)        0.705   count<0>
    SLICE_X31Y112.CLK    Tas                   0.092   count<3>
                                                       Mcount_count_eqn_31
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.610ns logic, 0.705ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: clkout_1/CLK
  Logical resource: clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: clkout_1/SR
  Logical resource: clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<1>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X30Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<1>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X30Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<1>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X30Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<1>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X30Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<1>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X30Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<1>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X30Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X31Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X31Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X31Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X31Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X31Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X31Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X32Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X32Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X32Y112.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.357|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36 paths, 0 nets, and 30 connections

Design statistics:
   Minimum period:   4.357ns{1}   (Maximum frequency: 229.516MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 10:43:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



