Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 29 10:33:31 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/16_6_unop_timing.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.217        0.000                      0               239730        0.025        0.000                      0               239730        2.225        0.000                       0                 30239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.217        0.000                      0               239730        0.025        0.000                      0               239730        2.225        0.000                       0                 30239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 denselayer2/output_data_reg[7][15]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.192ns (4.270%)  route 4.304ns (95.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 8.478 - 5.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.231ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.478ns
    Common Clock Delay      (CCD):    1.939ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.775ns (routing 1.456ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.319ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.834    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=48003, routed)       2.775     3.637    denselayer2/CLK
    SLR Crossing[1->0]   
    SLICE_X78Y162        FDCE                                         r  denselayer2/output_data_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y162        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     3.707 f  denselayer2/output_data_reg[7][15]/Q
                         net (fo=15, routed)          0.211     3.918    relulayer2/DSP_A_B_DATA_INST_5[15]
    SLICE_X78Y165        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.122     4.040 r  relulayer2/buff0_reg_i_8__6/O
                         net (fo=28, routed)          4.093     8.133    denselayer3/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg/A[7]
    SLR Crossing[0->1]   
    DSP48E2_X26Y140      DSP_A_B_DATA                                 r  denselayer3/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AR14                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.317     5.317 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.317    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.317 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.596    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=48003, routed)       2.858     8.478    denselayer3/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg/CLK
    DSP48E2_X26Y140      DSP_A_B_DATA                                 r  denselayer3/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.380     8.857    
                         inter-SLR compensation      -0.231     8.627    
                         clock uncertainty           -0.035     8.591    
    DSP48E2_X26Y140      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.241     8.350    denselayer3/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  0.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[39].column_tree/output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/output_data_reg[39][3]/D
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.095ns (49.223%)  route 0.098ns (50.777%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.846ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      2.689ns (routing 1.319ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.984ns (routing 1.456ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.317     0.317 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.596    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=48003, routed)       2.689     3.309    denselayer1/sum_all/col_trees[39].column_tree/CLK
    SLR Crossing[1->0]   
    SLICE_X155Y59        FDRE                                         r  denselayer1/sum_all/col_trees[39].column_tree/output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y59        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.054     3.363 r  denselayer1/sum_all/col_trees[39].column_tree/output_data_reg[2]/Q
                         net (fo=2, routed)           0.088     3.451    denselayer1/sum_all/col_trees[39].column_tree/accumulator[39]_239[2]
    SLICE_X155Y62        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.041     3.492 r  denselayer1/sum_all/col_trees[39].column_tree/output_data_reg[39][8]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.502    denselayer1/result[39]_423[3]
    SLICE_X155Y62        FDCE                                         r  denselayer1/output_data_reg[39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.834    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=48003, routed)       2.984     3.846    denselayer1/CLK
    SLR Crossing[1->0]   
    SLICE_X155Y62        FDCE                                         r  denselayer1/output_data_reg[39][3]/C
                         clock pessimism             -0.416     3.431    
    SLICE_X155Y62        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.477    denselayer1/output_data_reg[39][3]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y170   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X150Y115  denselayer1/output_data_reg[11][10]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         2.500       2.225      SLICE_X122Y330  denselayer1/FSM_onehot_state_reg[0]/C



