<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register execution_state="AArch64" is_register="True" is_internal="True" is_banked="False" is_stub_entry="False">
      <reg_short_name>SMIDR_EL1</reg_short_name>
        
        <reg_long_name>Streaming Mode Identification Register</reg_long_name>



      
        <reg_condition otherwise="UNDEFINED">when FEAT_SME is implemented</reg_condition>
      



          <reg_reset_value>

      </reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Provides additional identification mechanisms for scheduling purposes, for a PE that supports Streaming SVE mode.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>Identification registers</reg_group>
      </reg_groups>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>SMIDR_EL1 is a 64-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="64">
  <text_before_fields/>
  <field id="fieldset_0-63_32" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>63</field_msb>
    <field_lsb>32</field_lsb>
    <rel_range>63:32</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-31_24" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>Implementer</field_name>
    <field_msb>31</field_msb>
    <field_lsb>24</field_lsb>
    <rel_range>31:24</rel_range>
    <field_description order="before">
      <para>The Implementer code. This field must hold an implementer code that has been assigned by Arm. Assigned codes include the following:</para>
    </field_description>
    <field_description order="after"><para>Arm can assign codes that are not published in this manual. All values not assigned by Arm are reserved and must not be used.</para>
<para>It is not required that this value is the same as the value of <register_link state="AArch64" id="AArch64-midr_el1.xml">MIDR_EL1</register_link>.Implementer.</para>
<para>This field has an <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> value.</para></field_description>
    <field_values>
      <field_value_instance>
        <field_value>0x00</field_value>
        <field_value_description>
          <para>Reserved for software use.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x41</field_value>
        <field_value_description>
          <para>Arm Limited.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x42</field_value>
        <field_value_description>
          <para>Broadcom Corporation.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x43</field_value>
        <field_value_description>
          <para>Cavium Inc.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x44</field_value>
        <field_value_description>
          <para>Digital Equipment Corporation.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x46</field_value>
        <field_value_description>
          <para>Fujitsu Ltd.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x49</field_value>
        <field_value_description>
          <para>Infineon Technologies AG.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x4D</field_value>
        <field_value_description>
          <para>Motorola or Freescale Semiconductor Inc.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x4E</field_value>
        <field_value_description>
          <para>NVIDIA Corporation.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x50</field_value>
        <field_value_description>
          <para>Applied Micro Circuits Corporation.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x51</field_value>
        <field_value_description>
          <para>Qualcomm Inc.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x56</field_value>
        <field_value_description>
          <para>Marvell International Ltd.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x69</field_value>
        <field_value_description>
          <para>Intel Corporation.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0xC0</field_value>
        <field_value_description>
          <para>Ampere Computing.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-23_16" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>Revision</field_name>
    <field_msb>23</field_msb>
    <field_lsb>16</field_lsb>
    <rel_range>23:16</rel_range>
    <field_description order="before">
      <para>Revision number for the Streaming Mode Compute Unit (SMCU).</para>
    </field_description>
    <field_description order="after">
      <para>This field has an <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> value.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-15_15" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>SMPS</field_name>
    <field_msb>15</field_msb>
    <field_lsb>15</field_lsb>
    <rel_range>15</rel_range>
    <field_description order="before">
      <para>Indicates support for Streaming SVE mode execution priority.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Priority control not supported.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Priority control supported.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-14_12" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>14</field_msb>
    <field_lsb>12</field_lsb>
    <rel_range>14:12</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-11_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>Affinity</field_name>
    <field_msb>11</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>11:0</rel_range>
    <field_description order="before">
      <para>The SMCU affinity of the accessing PE.</para>
    </field_description>
    <field_description order="after">
      <list type="unordered">
<listitem><content>
<para>A value of zero indicates that the PE's implementation of Streaming SVE mode is not shared with other PEs.</para>
</content>
</listitem><listitem><content>
<para>Otherwise, the value identifies which SMCU is associated with this PE. The Affinity value associated with each SMCU is unique within the system as a whole.</para>
</content>
</listitem></list>
    </field_description>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="64">
  <fieldat id="fieldset_0-63_32" msb="63" lsb="32"/>
  <fieldat id="fieldset_0-31_24" msb="31" lsb="24"/>
  <fieldat id="fieldset_0-23_16" msb="23" lsb="16"/>
  <fieldat id="fieldset_0-15_15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-14_12" msb="14" lsb="12"/>
  <fieldat id="fieldset_0-11_0" msb="11" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          






        
        <access_mechanism accessor="MRS SMIDR_EL1" type="SystemAccessor">
            <encoding>
            <access_instruction>MRS &lt;Xt&gt;, SMIDR_EL1</access_instruction>
                
                <enc n="op0" v="0b11"/>
                
                <enc n="op1" v="0b001"/>
                
                <enc n="CRn" v="0b0000"/>
                
                <enc n="CRm" v="0b0000"/>
                
                <enc n="op2" v="0b110"/>
            </encoding>
            <access_permission>
                <ps name="MRS" sections="1" secttype="access_permission">
                <pstext>
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.TID1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = SMIDR_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = SMIDR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = SMIDR_EL1;
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>