Analysis & Synthesis report for FPGA_MiniProject
Wed Apr 24 13:27:36 2019
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "Sample:sample2"
 14. Port Connectivity Checks: "Sample:sample"
 15. Port Connectivity Checks: "VGA_IP_Top:VGA"
 16. Port Connectivity Checks: "sine_wave_gen:testWave"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                               ;
+---------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 24 13:27:36 2019                    ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                   ; FPGA_MiniProject                                         ;
; Top-level Entity Name           ; FPGA_MiniProject                                         ;
; Family                          ; Cyclone V                                                ;
; Logic utilization (in ALMs)     ; N/A                                                      ;
; Total registers                 ; 185                                                      ;
; Total pins                      ; 59                                                       ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 0                                                        ;
; Total DSP Blocks                ; 0                                                        ;
; Total HSSI RX PCSs              ; 0                                                        ;
; Total HSSI PMA RX Deserializers ; 0                                                        ;
; Total HSSI TX PCSs              ; 0                                                        ;
; Total HSSI PMA TX Serializers   ; 0                                                        ;
; Total PLLs                      ; 0                                                        ;
; Total DLLs                      ; 0                                                        ;
+---------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FPGA_MiniProject   ; FPGA_MiniProject   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+
; VGA_IP_Top.v                     ; yes             ; User Verilog HDL File  ; C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v       ;         ;
; VGA_IP.v                         ; yes             ; User Verilog HDL File  ; C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v           ;         ;
; FPGA_MiniProject.v               ; yes             ; User Verilog HDL File  ; C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v ;         ;
; sineGen.v                        ; yes             ; User Verilog HDL File  ; C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v          ;         ;
; Sample_IP.v                      ; yes             ; User Verilog HDL File  ; C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v        ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 168         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 296         ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 37          ;
;     -- 5 input functions                    ; 64          ;
;     -- 4 input functions                    ; 28          ;
;     -- <=3 input functions                  ; 166         ;
;                                             ;             ;
; Dedicated logic registers                   ; 185         ;
;                                             ;             ;
; I/O pins                                    ; 59          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 83          ;
; Total fan-out                               ; 1707        ;
; Average fan-out                             ; 2.85        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------+------------------+--------------+
; |FPGA_MiniProject          ; 296 (126)           ; 185 (90)                  ; 0                 ; 0          ; 59   ; 0            ; |FPGA_MiniProject                                ; FPGA_MiniProject ; work         ;
;    |Sample:sample2|        ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|Sample:sample2                 ; Sample           ; work         ;
;    |VGA_IP_Top:VGA|        ; 136 (1)             ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA                 ; VGA_IP_Top       ; work         ;
;       |gridandwave:gaw|    ; 97 (97)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw ; gridandwave      ; work         ;
;       |hsync:hs|           ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs        ; hsync            ; work         ;
;       |vsync:vs|           ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs        ; vsync            ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+----------------------------------------------+-------------------------------------------------------+
; Register name                                ; Reason for Removal                                    ;
+----------------------------------------------+-------------------------------------------------------+
; sine_wave_gen:testWave|i[0..31]              ; Stuck at GND due to stuck port clock                  ;
; sine_wave_gen:testWave|data_out[0..11]       ; Stuck at GND due to stuck port clock                  ;
; Sample:sample2|outputData[0..11]             ; Stuck at GND due to stuck port data_in                ;
; Sample:sample|outputData[0..11]              ; Stuck at GND due to stuck port data_in                ;
; Sample:sample|triggercounter[0..8]           ; Lost fanout                                           ;
; Sample:sample|triggerHighPoint[0]            ; Lost fanout                                           ;
; Sample:sample|triggercounter[9..11]          ; Lost fanout                                           ;
; Sample:sample|samplecounter[0..11]           ; Lost fanout                                           ;
; Sample:sample|triggerHighPoint[1..11]        ; Lost fanout                                           ;
; Sample:sample2|triggerHighPoint[1..11]       ; Merged with Sample:sample2|triggerHighPoint[0]        ;
; VGA_IP_Top:VGA|gridandwave:gaw|pixel_R[1..7] ; Merged with VGA_IP_Top:VGA|gridandwave:gaw|pixel_R[0] ;
; VGA_IP_Top:VGA|gridandwave:gaw|pixel_B[1..7] ; Merged with VGA_IP_Top:VGA|gridandwave:gaw|pixel_B[0] ;
; VGA_IP_Top:VGA|gridandwave:gaw|pixel_G[1..7] ; Merged with VGA_IP_Top:VGA|gridandwave:gaw|pixel_G[0] ;
; Sample:sample2|triggerHighPoint[0]           ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 137      ;                                                       ;
+----------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------+
; Register name                      ; Reason for Removal      ; Registers Removed due to This Register                                   ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------+
; sine_wave_gen:testWave|i[1]        ; Stuck at GND            ; sine_wave_gen:testWave|data_out[4], sine_wave_gen:testWave|data_out[5],  ;
;                                    ; due to stuck port clock ; sine_wave_gen:testWave|data_out[6], sine_wave_gen:testWave|data_out[7],  ;
;                                    ;                         ; sine_wave_gen:testWave|data_out[8], sine_wave_gen:testWave|data_out[9],  ;
;                                    ;                         ; sine_wave_gen:testWave|data_out[10], sine_wave_gen:testWave|data_out[11] ;
; sine_wave_gen:testWave|data_out[0] ; Stuck at GND            ; Sample:sample|outputData[0], Sample:sample|outputData[1],                ;
;                                    ; due to stuck port clock ; Sample:sample|outputData[2], Sample:sample|outputData[3],                ;
;                                    ;                         ; Sample:sample|outputData[4], Sample:sample|outputData[5]                 ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 185   ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; offset1[1]                              ; 2       ;
; offset1[2]                              ; 2       ;
; offset1[3]                              ; 2       ;
; offset1[4]                              ; 2       ;
; offset2[6]                              ; 2       ;
; offset2[7]                              ; 2       ;
; offset2[3]                              ; 2       ;
; cursorX1[5]                             ; 3       ;
; cursorX2[6]                             ; 2       ;
; cursorX2[1]                             ; 2       ;
; cursorX2[3]                             ; 2       ;
; cursorX2[4]                             ; 2       ;
; cursorY1[0]                             ; 2       ;
; cursorY1[3]                             ; 2       ;
; cursorY1[4]                             ; 2       ;
; cursorY2[6]                             ; 2       ;
; cursorY2[2]                             ; 2       ;
; cursorY2[5]                             ; 2       ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FPGA_MiniProject|cursorY1[2]                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FPGA_MiniProject|Sample:sample2|triggercounter[2]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FPGA_MiniProject|Sample:sample2|samplecounter[6]      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw|x[13] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FPGA_MiniProject|cursorX1[3]                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |FPGA_MiniProject|cursorX2[7]                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FPGA_MiniProject|cursorY2[9]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |FPGA_MiniProject|cursorY1[4]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA_MiniProject|cursorX2[4]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_MiniProject|cursorY2[2]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_MiniProject|Add0                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_MiniProject|Add6                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sample:sample2"                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data      ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data[11..1]" will be connected to GND.                                     ;
; screenX   ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "screenX[11..11]" will be connected to GND.                                ;
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sample:sample"                                                                                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; screenX   ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "screenX[11..11]" will be connected to GND.                                ;
; reset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; resample  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_IP_Top:VGA"                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; waveSigIn1[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; waveSigIn2[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sY                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sine_wave_gen:testWave"                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (12 bits) it drives; bit(s) "data_out[13..12]" have no fanouts ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 185                         ;
;     ENA               ; 55                          ;
;     ENA SCLR          ; 30                          ;
;     SCLR              ; 74                          ;
;     plain             ; 26                          ;
; arriav_lcell_comb     ; 297                         ;
;     arith             ; 171                         ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 20                          ;
;         5 data inputs ; 40                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 125                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 28                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 37                          ;
; boundary_port         ; 59                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Wed Apr 24 13:27:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "ADA.qsys"
Info (12250): 2019.04.24.13:27:29 Progress: Loading FPGA_MiniProject/ADA.qsys
Info (12250): 2019.04.24.13:27:29 Progress: Reading input file
Info (12250): 2019.04.24.13:27:29 Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 17.1]
Info (12250): 2019.04.24.13:27:30 Progress: Parameterizing module adc_mega_0
Info (12250): 2019.04.24.13:27:30 Progress: Building connections
Info (12250): 2019.04.24.13:27:30 Progress: Parameterizing connections
Info (12250): 2019.04.24.13:27:30 Progress: Validating
Info (12250): 2019.04.24.13:27:30 Progress: Done reading input file
Info (12250): ADA: Generating ADA "ADA" for QUARTUS_SYNTH
Info (12250): Adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info (12250): Adc_mega_0: C:/intelfpga/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/el18hs/AppData/Local/Temp/alt8010_3449677167036842740.dir/0002_sopcgen/ADA_adc_mega_0.v
Info (12250): Adc_mega_0: "ADA" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info (12250): ADA: Done "ADA" with 2 modules, 3 files
Info (12249): Finished elaborating Platform Designer system entity "ADA.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file vgatb.v
    Info (12023): Found entity 1: VGATest_tb File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_ip_top.v
    Info (12023): Found entity 1: VGA_IP_Top File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file vga_ip.v
    Info (12023): Found entity 1: vsync File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 1
    Info (12023): Found entity 2: hsync File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 38
    Info (12023): Found entity 3: color File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 91
    Info (12023): Found entity 4: gridandwave File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file adda_ip.v
    Info (12023): Found entity 1: ADDA File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/ADDA_IP.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fpga_miniproject.v
    Info (12023): Found entity 1: FPGA_MiniProject File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file sinegen.v
    Info (12023): Found entity 1: sine_wave_gen File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sample_ip.v
    Info (12023): Found entity 1: Sample File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ada/ada.v
    Info (12023): Found entity 1: ADA File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/ada.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/ada_adc_mega_0.v
    Info (12023): Found entity 1: ADA_adc_mega_0 File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/ada_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/altera_up_avalon_adv_adc.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for "R" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at FPGA_MiniProject.v(177): created implicit net for "slClock" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at FPGA_MiniProject.v(215): created implicit net for "CH0" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 215
Info (12127): Elaborating entity "FPGA_MiniProject" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(39): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 39
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(40): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 40
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(41): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 41
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(42): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 42
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(88): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 88
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(92): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 92
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(96): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 96
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(100): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 100
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(105): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 105
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 109
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(113): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 113
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(117): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 117
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(122): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 122
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(123): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 123
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(124): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 124
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(128): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 128
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(129): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 129
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(130): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 130
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(135): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 135
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(136): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 136
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(137): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 137
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(141): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 141
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(142): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 142
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(143): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 143
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(159): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 159
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(163): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 163
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(168): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 168
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(172): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 172
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(235): truncated value with size 32 to match size of target (20) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 235
Warning (10230): Verilog HDL assignment warning at FPGA_MiniProject.v(236): truncated value with size 32 to match size of target (20) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 236
Info (12128): Elaborating entity "sine_wave_gen" for hierarchy "sine_wave_gen:testWave" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 179
Warning (10230): Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 32
Warning (10230): Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 33
Warning (10230): Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 34
Warning (10230): Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 35
Warning (10230): Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 36
Warning (10230): Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 37
Warning (10230): Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 38
Warning (10230): Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 39
Warning (10230): Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 40
Warning (10230): Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 41
Warning (10230): Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 42
Warning (10230): Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 43
Warning (10230): Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 44
Warning (10230): Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 45
Warning (10230): Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 51
Warning (10030): Net "sine.data_a" at sineGen.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 9
Warning (10030): Net "sine.waddr_a" at sineGen.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 9
Warning (10030): Net "sine.we_a" at sineGen.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v Line: 9
Info (12128): Elaborating entity "VGA_IP_Top" for hierarchy "VGA_IP_Top:VGA" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 202
Info (12128): Elaborating entity "hsync" for hierarchy "VGA_IP_Top:VGA|hsync:hs" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v Line: 32
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 53
Info (12128): Elaborating entity "vsync" for hierarchy "VGA_IP_Top:VGA|vsync:vs" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v Line: 38
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 13
Info (12128): Elaborating entity "gridandwave" for hierarchy "VGA_IP_Top:VGA|gridandwave:gaw" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v Line: 62
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(146): truncated value with size 20 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 146
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(147): truncated value with size 20 to match size of target (11) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 147
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(157): truncated value with size 32 to match size of target (20) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 157
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(290): truncated value with size 32 to match size of target (20) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 290
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 293
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(294): truncated value with size 32 to match size of target (8) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 294
Warning (10230): Verilog HDL assignment warning at VGA_IP.v(295): truncated value with size 32 to match size of target (8) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v Line: 295
Info (12128): Elaborating entity "Sample" for hierarchy "Sample:sample" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at Sample_IP.v(16): object "outputcounter" assigned a value but never read File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at Sample_IP.v(18): object "randomreg1" assigned a value but never read File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at Sample_IP.v(19): object "randomreg2" assigned a value but never read File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 19
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(49): truncated value with size 32 to match size of target (12) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 49
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(50): truncated value with size 32 to match size of target (12) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 50
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(54): truncated value with size 32 to match size of target (12) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 54
Warning (10230): Verilog HDL assignment warning at Sample_IP.v(55): truncated value with size 32 to match size of target (12) File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v Line: 55
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADDAClock" is stuck at GND File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "ADA" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch4" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 13
    Warning (15610): No output dependent on input pin "switch5" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 14
    Warning (15610): No output dependent on input pin "switch6" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 15
    Warning (15610): No output dependent on input pin "switch7" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 16
    Warning (15610): No output dependent on input pin "ADCin[0]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[1]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[2]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[3]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[4]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[5]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[6]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[7]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[8]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[9]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[10]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[11]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[12]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "ADCin[13]" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 24
    Warning (15610): No output dependent on input pin "OutOfRange" File: C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v Line: 25
Info (21057): Implemented 359 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 300 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 696 megabytes
    Info: Processing ended: Wed Apr 24 13:27:36 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/el18hs/DE1_SoC_SCOPE/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg.


