
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. my_design, 21, 16, 0, 0, 0, 0, 0, 1, 4
.	. COREFIR_PF_C0, 21, 15, 0, 0, 0, 0, 0, 0, 0
.	.	. COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1, 21, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2, 21, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1, 21, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_g5_latency_adv_11_2_3_2_2_2_6, 15, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitCountS_5_10_1, 5, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_7, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_bit_reg_5, 5, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_pad_g5_3_2_2_0_0_0_12_0_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_2_0, 1, 0, 0, 0, 0, 0, 0, 0, 0