Fitter report for checkmem
Sun Mar 25 15:34:53 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Mar 25 15:34:53 2018       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; checkmem                                    ;
; Top-level Entity Name              ; checkmem                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 215 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 212 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 6 / 114,480 ( < 1 % )                       ;
; Total registers                    ; 6                                           ;
; Total pins                         ; 29 / 529 ( 5 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,097,152 / 3,981,312 ( 53 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; dout[0]  ; Missing drive strength and slew rate ;
; dout[1]  ; Missing drive strength and slew rate ;
; dout[2]  ; Missing drive strength and slew rate ;
; dout[3]  ; Missing drive strength and slew rate ;
; dout[4]  ; Missing drive strength and slew rate ;
; dout[5]  ; Missing drive strength and slew rate ;
; dout[6]  ; Missing drive strength and slew rate ;
; dout[7]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 544 ) ; 0.00 % ( 0 / 544 )         ; 0.00 % ( 0 / 544 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 544 ) ; 0.00 % ( 0 / 544 )         ; 0.00 % ( 0 / 544 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 532 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/acer/Desktop/Check uart 512/output_files/checkmem.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 215 / 114,480 ( < 1 % )        ;
;     -- Combinational with no register       ; 209                            ;
;     -- Register only                        ; 3                              ;
;     -- Combinational with a register        ; 3                              ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 192                            ;
;     -- 3 input functions                    ; 18                             ;
;     -- <=2 input functions                  ; 2                              ;
;     -- Register only                        ; 3                              ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 212                            ;
;     -- arithmetic mode                      ; 0                              ;
;                                             ;                                ;
; Total registers*                            ; 6 / 117,053 ( < 1 % )          ;
;     -- Dedicated logic registers            ; 6 / 114,480 ( < 1 % )          ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )              ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 22 / 7,155 ( < 1 % )           ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 29 / 529 ( 5 % )               ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )                 ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                  ;
;                                             ;                                ;
; Global signals                              ; 1                              ;
; M9Ks                                        ; 256 / 432 ( 59 % )             ;
; Total block memory bits                     ; 2,097,152 / 3,981,312 ( 53 % ) ;
; Total block memory implementation bits      ; 2,359,296 / 3,981,312 ( 59 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )                ;
; PLLs                                        ; 1 / 4 ( 25 % )                 ;
; Global clocks                               ; 1 / 20 ( 5 % )                 ;
; JTAGs                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 1.4% / 1.3% / 1.6%             ;
; Peak interconnect usage (total/H/V)         ; 5.7% / 5.0% / 6.9%             ;
; Maximum fan-out                             ; 262                            ;
; Highest non-global fan-out                  ; 256                            ;
; Total fan-out                               ; 5136                           ;
; Average fan-out                             ; 9.44                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 215 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 209                    ; 0                              ;
;     -- Register only                        ; 3                      ; 0                              ;
;     -- Combinational with a register        ; 3                      ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 192                    ; 0                              ;
;     -- 3 input functions                    ; 18                     ; 0                              ;
;     -- <=2 input functions                  ; 2                      ; 0                              ;
;     -- Register only                        ; 3                      ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 212                    ; 0                              ;
;     -- arithmetic mode                      ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 6                      ; 0                              ;
;     -- Dedicated logic registers            ; 6 / 114480 ( < 1 % )   ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 22 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 29                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 2097152                ; 0                              ;
; Total RAM block bits                        ; 2359296                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 256 / 432 ( 59 % )     ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 262                    ; 1                              ;
;     -- Registered Input Connections         ; 262                    ; 0                              ;
;     -- Output Connections                   ; 1                      ; 262                            ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 5129                   ; 270                            ;
;     -- Registered Connections               ; 702                    ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 0                      ; 263                            ;
;     -- hard_block:auto_generated_inst       ; 263                    ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 21                     ; 1                              ;
;     -- Output Ports                         ; 8                      ; 1                              ;
;     -- Bidir Ports                          ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; addr[0]  ; AB28  ; 5        ; 115          ; 17           ; 0            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[10] ; AC24  ; 5        ; 115          ; 4            ; 14           ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[11] ; AB24  ; 5        ; 115          ; 5            ; 14           ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[12] ; AB23  ; 5        ; 115          ; 7            ; 14           ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[13] ; AA24  ; 5        ; 115          ; 9            ; 21           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[14] ; AA23  ; 5        ; 115          ; 10           ; 7            ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[15] ; AA22  ; 5        ; 115          ; 6            ; 14           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[16] ; Y24   ; 5        ; 115          ; 13           ; 0            ; 26                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[17] ; Y23   ; 5        ; 115          ; 14           ; 7            ; 77                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[1]  ; AC28  ; 5        ; 115          ; 14           ; 0            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[2]  ; AC27  ; 5        ; 115          ; 15           ; 7            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[3]  ; AD27  ; 5        ; 115          ; 13           ; 7            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[4]  ; AB27  ; 5        ; 115          ; 18           ; 7            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[5]  ; AC26  ; 5        ; 115          ; 11           ; 7            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[6]  ; AD26  ; 5        ; 115          ; 10           ; 0            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[7]  ; AB26  ; 5        ; 115          ; 15           ; 0            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[8]  ; AC25  ; 5        ; 115          ; 4            ; 21           ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; addr[9]  ; AB25  ; 5        ; 115          ; 16           ; 7            ; 256                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; clk      ; AG15  ; 4        ; 58           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; d        ; R24   ; 5        ; 115          ; 35           ; 21           ; 65                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; wen      ; M23   ; 6        ; 115          ; 40           ; 7            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dout[0] ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[1] ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[2] ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[3] ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[4] ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[5] ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[6] ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dout[7] ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 63 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 73 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 1 / 71 ( 1 % )   ; 2.5V          ; --           ;
; 5        ; 19 / 65 ( 29 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 58 ( 3 % )   ; 2.5V          ; --           ;
; 7        ; 8 / 72 ( 11 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; addr[15]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; addr[14]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; addr[13]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; addr[12]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; addr[11]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; addr[9]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; addr[7]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; addr[4]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; addr[0]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; addr[10]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; addr[8]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; addr[5]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; addr[2]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; addr[1]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; addr[6]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; addr[3]                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; dout[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; dout[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; dout[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; dout[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; dout[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; dout[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; dout[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; dout[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; wen                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; d                                                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; addr[17]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; addr[16]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; mypll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_4                                                            ;
; Inclk0 signal                 ; clk                                                              ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; mypll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                             ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |checkmem                                    ; 215 (2)     ; 6 (0)                     ; 0 (0)         ; 2097152     ; 256  ; 0            ; 0       ; 0         ; 29   ; 0            ; 209 (2)      ; 3 (0)             ; 3 (0)            ; |checkmem                                                                                                       ; work         ;
;    |dram_512:dd|                             ; 213 (2)     ; 6 (0)                     ; 0 (0)         ; 2097152     ; 256  ; 0            ; 0       ; 0         ; 0    ; 0            ; 207 (2)      ; 3 (0)             ; 3 (0)            ; |checkmem|dram_512:dd                                                                                           ; work         ;
;       |dram:d1|                              ; 14 (0)      ; 6 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 3 (0)             ; 3 (0)            ; |checkmem|dram_512:dd|dram:d1                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 14 (0)      ; 6 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 3 (0)             ; 3 (0)            ; |checkmem|dram_512:dd|dram:d1|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_djf1:auto_generated| ; 14 (6)      ; 6 (6)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 3 (3)             ; 3 (3)            ; |checkmem|dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                    ; work         ;
;                |decode_rsa:decode3|          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3 ; work         ;
;       |dram:d2|                              ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d2                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d2|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_djf1:auto_generated| ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                    ; work         ;
;                |decode_rsa:decode3|          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3 ; work         ;
;       |dram:d3|                              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d3                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d3|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_djf1:auto_generated| ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                    ; work         ;
;                |decode_rsa:decode3|          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3 ; work         ;
;       |dram:d4|                              ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d4                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d4|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_djf1:auto_generated| ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated                    ; work         ;
;                |decode_rsa:decode3|          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |checkmem|dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3 ; work         ;
;       |multiplexer:mux|                      ; 168 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (0)      ; 0 (0)             ; 3 (0)            ; |checkmem|dram_512:dd|multiplexer:mux                                                                           ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 168 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (0)      ; 0 (0)             ; 3 (0)            ; |checkmem|dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component                                                 ; work         ;
;             |mux_hrc:auto_generated|         ; 168 (168)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (165)    ; 0 (0)             ; 3 (3)            ; |checkmem|dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated                          ; work         ;
;    |pll:mypll|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |checkmem|pll:mypll                                                                                             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |checkmem|pll:mypll|altpll:altpll_component                                                                     ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |checkmem|pll:mypll|altpll:altpll_component|pll_altpll:auto_generated                                           ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; dout[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dout[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr[17] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[16] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[14] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wen      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[4]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[9]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; addr[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; addr[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; d        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; addr[17]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[0]~6                          ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[0]~9                          ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[0]~16                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~21                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~22                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~23                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~24                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~25                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~26                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~28                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~29                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~37                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~40                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~42                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~44                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~45                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~46                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~47                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~49                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~50                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~58                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~61                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~63                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~64                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~65                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~67                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~68                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~70                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~79                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~84                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~86                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~87                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~88                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~91                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~92                         ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~100                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~103                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~105                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~106                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~107                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~109                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~110                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~112                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~121                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~126                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~128                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~129                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~130                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~133                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~134                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~142                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~145                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~147                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~148                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~149                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~151                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~152                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~154                        ; 1                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~163                        ; 1                 ; 6       ;
;      - dram_512:dd|wren4~0                                                                                                    ; 1                 ; 6       ;
;      - dram_512:dd|wren2~0                                                                                                    ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 1                 ; 6       ;
; addr[16]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[0]~20                         ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[1]~41                         ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[2]~62                         ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[3]~83                         ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[4]~104                        ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[5]~125                        ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[6]~146                        ; 0                 ; 6       ;
;      - dram_512:dd|multiplexer:mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated|result_node[7]~167                        ; 0                 ; 6       ;
;      - dram_512:dd|wren4~0                                                                                                    ; 0                 ; 6       ;
;      - dram_512:dd|wren2~0                                                                                                    ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
; addr[15]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[2]                    ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]~0 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]~0 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
; addr[13]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]~0 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[0]                    ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]~0 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]~4 ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
; addr[14]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]~4 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]~0 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]~4 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]~0 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]~4 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]~4 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]~4 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]~4 ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|address_reg_a[1]                    ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 1                 ; 6       ;
; wen                                                                                                                           ;                   ;         ;
;      - dram_512:dd|wren4~0                                                                                                    ; 0                 ; 6       ;
;      - dram_512:dd|wren2~0                                                                                                    ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; 0                 ; 6       ;
; addr[0]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
; addr[1]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
; addr[2]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
; addr[3]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
; addr[4]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
; addr[5]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; addr[6]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; addr[7]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; addr[8]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; addr[9]                                                                                                                       ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 1                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 1                 ; 6       ;
; addr[10]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; addr[11]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; addr[12]                                                                                                                      ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a48                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a50                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a52                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a53                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a54                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a55                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a56                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a58                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a60                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a61                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a62                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a63                       ; 0                 ; 6       ;
; d                                                                                                                             ;                   ;         ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a51                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a59                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a49                       ; 0                 ; 6       ;
;      - dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ram_block1a57                       ; 0                 ; 6       ;
;      - d~_wirecell                                                                                                            ; 0                 ; 6       ;
; clk                                                                                                                           ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                   ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                    ; PIN_AG15           ; 1       ; Clock        ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; LCCOMB_X62_Y21_N10 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; LCCOMB_X62_Y21_N8  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; LCCOMB_X63_Y33_N8  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; LCCOMB_X63_Y33_N2  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; LCCOMB_X63_Y33_N0  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; LCCOMB_X62_Y21_N18 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; LCCOMB_X62_Y21_N24 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; LCCOMB_X63_Y33_N10 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; LCCOMB_X63_Y44_N14 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; LCCOMB_X63_Y44_N4  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; LCCOMB_X63_Y44_N24 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; LCCOMB_X63_Y44_N22 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; LCCOMB_X63_Y44_N28 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; LCCOMB_X63_Y44_N6  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; LCCOMB_X63_Y44_N20 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; LCCOMB_X63_Y44_N10 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; LCCOMB_X62_Y21_N30 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; LCCOMB_X62_Y21_N28 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]~0 ; LCCOMB_X62_Y21_N26 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; LCCOMB_X63_Y33_N4  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; LCCOMB_X63_Y33_N22 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; LCCOMB_X63_Y33_N28 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; LCCOMB_X62_Y21_N4  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]~0 ; LCCOMB_X62_Y21_N14 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; LCCOMB_X62_Y21_N6  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; LCCOMB_X63_Y33_N30 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]   ; LCCOMB_X63_Y44_N26 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode431w[3]~4 ; LCCOMB_X62_Y21_N12 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode448w[3]   ; LCCOMB_X63_Y44_N8  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]   ; LCCOMB_X63_Y44_N12 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode458w[3]~4 ; LCCOMB_X62_Y21_N20 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]   ; LCCOMB_X63_Y44_N18 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode468w[3]~4 ; LCCOMB_X62_Y21_N2  ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]   ; LCCOMB_X63_Y44_N16 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode478w[3]~4 ; LCCOMB_X62_Y21_N0  ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode488w[3]   ; LCCOMB_X63_Y44_N2  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]   ; LCCOMB_X63_Y44_N0  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode498w[3]~4 ; LCCOMB_X62_Y21_N16 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]   ; LCCOMB_X63_Y44_N30 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3|w_anode508w[3]~4 ; LCCOMB_X62_Y21_N22 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                           ; PLL_4              ; 262     ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                    ;
+------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                         ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4    ; 262     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                          ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 524288 ; 65536                       ; 8                           ; --                          ; --                          ; 524288              ; 64   ; None ; M9K_X51_Y38_N0, M9K_X64_Y9_N0, M9K_X64_Y40_N0, M9K_X37_Y31_N0, M9K_X51_Y37_N0, M9K_X64_Y8_N0, M9K_X37_Y37_N0, M9K_X64_Y30_N0, M9K_X51_Y19_N0, M9K_X37_Y30_N0, M9K_X78_Y11_N0, M9K_X51_Y31_N0, M9K_X37_Y38_N0, M9K_X37_Y58_N0, M9K_X15_Y36_N0, M9K_X37_Y39_N0, M9K_X37_Y33_N0, M9K_X51_Y14_N0, M9K_X51_Y8_N0, M9K_X37_Y13_N0, M9K_X64_Y60_N0, M9K_X37_Y35_N0, M9K_X15_Y38_N0, M9K_X37_Y25_N0, M9K_X51_Y12_N0, M9K_X37_Y22_N0, M9K_X64_Y11_N0, M9K_X51_Y21_N0, M9K_X51_Y58_N0, M9K_X51_Y33_N0, M9K_X15_Y39_N0, M9K_X37_Y40_N0, M9K_X37_Y21_N0, M9K_X64_Y12_N0, M9K_X51_Y10_N0, M9K_X51_Y13_N0, M9K_X51_Y24_N0, M9K_X37_Y17_N0, M9K_X51_Y20_N0, M9K_X37_Y23_N0, M9K_X78_Y21_N0, M9K_X64_Y21_N0, M9K_X78_Y18_N0, M9K_X64_Y33_N0, M9K_X64_Y41_N0, M9K_X37_Y18_N0, M9K_X37_Y20_N0, M9K_X78_Y30_N0, M9K_X64_Y26_N0, M9K_X78_Y14_N0, M9K_X78_Y13_N0, M9K_X78_Y29_N0, M9K_X37_Y27_N0, M9K_X51_Y28_N0, M9K_X51_Y32_N0, M9K_X51_Y27_N0, M9K_X78_Y9_N0, M9K_X64_Y22_N0, M9K_X78_Y8_N0, M9K_X64_Y13_N0, M9K_X37_Y26_N0, M9K_X37_Y19_N0, M9K_X15_Y20_N0, M9K_X104_Y21_N0            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 524288 ; 65536                       ; 8                           ; --                          ; --                          ; 524288              ; 64   ; None ; M9K_X37_Y53_N0, M9K_X64_Y58_N0, M9K_X51_Y46_N0, M9K_X37_Y46_N0, M9K_X64_Y62_N0, M9K_X37_Y42_N0, M9K_X78_Y50_N0, M9K_X64_Y53_N0, M9K_X64_Y63_N0, M9K_X37_Y47_N0, M9K_X51_Y51_N0, M9K_X64_Y59_N0, M9K_X37_Y45_N0, M9K_X64_Y49_N0, M9K_X78_Y46_N0, M9K_X104_Y46_N0, M9K_X51_Y66_N0, M9K_X37_Y44_N0, M9K_X51_Y60_N0, M9K_X51_Y62_N0, M9K_X51_Y44_N0, M9K_X104_Y48_N0, M9K_X37_Y28_N0, M9K_X37_Y51_N0, M9K_X78_Y59_N0, M9K_X78_Y47_N0, M9K_X78_Y52_N0, M9K_X78_Y60_N0, M9K_X37_Y14_N0, M9K_X51_Y42_N0, M9K_X78_Y45_N0, M9K_X78_Y48_N0, M9K_X51_Y64_N0, M9K_X51_Y35_N0, M9K_X51_Y43_N0, M9K_X51_Y59_N0, M9K_X37_Y36_N0, M9K_X51_Y39_N0, M9K_X37_Y34_N0, M9K_X37_Y55_N0, M9K_X78_Y53_N0, M9K_X64_Y35_N0, M9K_X104_Y47_N0, M9K_X78_Y56_N0, M9K_X64_Y45_N0, M9K_X78_Y49_N0, M9K_X78_Y41_N0, M9K_X104_Y45_N0, M9K_X78_Y64_N0, M9K_X37_Y32_N0, M9K_X78_Y61_N0, M9K_X78_Y54_N0, M9K_X37_Y15_N0, M9K_X104_Y43_N0, M9K_X37_Y29_N0, M9K_X104_Y49_N0, M9K_X78_Y66_N0, M9K_X64_Y44_N0, M9K_X51_Y54_N0, M9K_X51_Y61_N0, M9K_X51_Y11_N0, M9K_X104_Y40_N0, M9K_X78_Y40_N0, M9K_X64_Y52_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 524288 ; 65536                       ; 8                           ; --                          ; --                          ; 524288              ; 64   ; None ; M9K_X51_Y29_N0, M9K_X64_Y7_N0, M9K_X104_Y33_N0, M9K_X37_Y57_N0, M9K_X78_Y26_N0, M9K_X64_Y15_N0, M9K_X64_Y34_N0, M9K_X64_Y37_N0, M9K_X64_Y31_N0, M9K_X51_Y34_N0, M9K_X104_Y31_N0, M9K_X51_Y26_N0, M9K_X51_Y30_N0, M9K_X78_Y27_N0, M9K_X37_Y16_N0, M9K_X104_Y38_N0, M9K_X64_Y29_N0, M9K_X64_Y17_N0, M9K_X78_Y33_N0, M9K_X64_Y25_N0, M9K_X64_Y14_N0, M9K_X64_Y24_N0, M9K_X51_Y9_N0, M9K_X78_Y15_N0, M9K_X51_Y17_N0, M9K_X51_Y23_N0, M9K_X64_Y20_N0, M9K_X51_Y15_N0, M9K_X37_Y60_N0, M9K_X78_Y28_N0, M9K_X37_Y11_N0, M9K_X104_Y39_N0, M9K_X51_Y22_N0, M9K_X51_Y18_N0, M9K_X104_Y23_N0, M9K_X51_Y16_N0, M9K_X78_Y12_N0, M9K_X37_Y24_N0, M9K_X37_Y10_N0, M9K_X64_Y16_N0, M9K_X78_Y31_N0, M9K_X64_Y28_N0, M9K_X104_Y29_N0, M9K_X64_Y19_N0, M9K_X64_Y56_N0, M9K_X78_Y24_N0, M9K_X78_Y19_N0, M9K_X104_Y37_N0, M9K_X64_Y32_N0, M9K_X78_Y20_N0, M9K_X78_Y23_N0, M9K_X51_Y25_N0, M9K_X78_Y25_N0, M9K_X37_Y56_N0, M9K_X37_Y12_N0, M9K_X104_Y32_N0, M9K_X78_Y17_N0, M9K_X64_Y23_N0, M9K_X78_Y22_N0, M9K_X64_Y18_N0, M9K_X64_Y27_N0, M9K_X64_Y10_N0, M9K_X78_Y10_N0, M9K_X78_Y16_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 524288 ; 65536                       ; 8                           ; --                          ; --                          ; 524288              ; 64   ; None ; M9K_X78_Y57_N0, M9K_X51_Y47_N0, M9K_X64_Y50_N0, M9K_X64_Y36_N0, M9K_X64_Y38_N0, M9K_X64_Y66_N0, M9K_X64_Y42_N0, M9K_X64_Y39_N0, M9K_X78_Y43_N0, M9K_X64_Y61_N0, M9K_X37_Y62_N0, M9K_X64_Y57_N0, M9K_X37_Y50_N0, M9K_X37_Y49_N0, M9K_X64_Y51_N0, M9K_X64_Y46_N0, M9K_X78_Y44_N0, M9K_X51_Y65_N0, M9K_X51_Y63_N0, M9K_X51_Y55_N0, M9K_X15_Y44_N0, M9K_X51_Y50_N0, M9K_X37_Y54_N0, M9K_X104_Y44_N0, M9K_X78_Y36_N0, M9K_X78_Y63_N0, M9K_X78_Y62_N0, M9K_X64_Y55_N0, M9K_X37_Y52_N0, M9K_X51_Y48_N0, M9K_X64_Y48_N0, M9K_X104_Y41_N0, M9K_X51_Y36_N0, M9K_X51_Y56_N0, M9K_X51_Y57_N0, M9K_X51_Y40_N0, M9K_X51_Y41_N0, M9K_X51_Y45_N0, M9K_X51_Y52_N0, M9K_X104_Y36_N0, M9K_X78_Y37_N0, M9K_X78_Y51_N0, M9K_X78_Y55_N0, M9K_X78_Y35_N0, M9K_X64_Y47_N0, M9K_X51_Y49_N0, M9K_X51_Y53_N0, M9K_X78_Y42_N0, M9K_X78_Y34_N0, M9K_X64_Y64_N0, M9K_X37_Y59_N0, M9K_X78_Y32_N0, M9K_X64_Y43_N0, M9K_X37_Y43_N0, M9K_X37_Y41_N0, M9K_X104_Y35_N0, M9K_X78_Y39_N0, M9K_X78_Y58_N0, M9K_X37_Y61_N0, M9K_X78_Y38_N0, M9K_X15_Y41_N0, M9K_X37_Y48_N0, M9K_X64_Y54_N0, M9K_X104_Y42_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 4,381 / 342,891 ( 1 % )   ;
; C16 interconnects     ; 298 / 10,120 ( 3 % )      ;
; C4 interconnects      ; 2,655 / 209,544 ( 1 % )   ;
; Direct links          ; 10 / 342,891 ( < 1 % )    ;
; Global clocks         ; 1 / 20 ( 5 % )            ;
; Local interconnects   ; 131 / 119,088 ( < 1 % )   ;
; R24 interconnects     ; 369 / 9,963 ( 4 % )       ;
; R4 interconnects      ; 2,076 / 289,782 ( < 1 % ) ;
+-----------------------+---------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.77) ; Number of LABs  (Total = 22) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 7                            ;
; 2                                          ; 1                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 1                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 2                            ;
; 14                                         ; 0                            ;
; 15                                         ; 1                            ;
; 16                                         ; 10                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.05) ; Number of LABs  (Total = 22) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 1                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 9.91) ; Number of LABs  (Total = 22) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 7                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 2                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 9                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 3.82) ; Number of LABs  (Total = 22) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 10                           ;
; 2                                               ; 3                            ;
; 3                                               ; 3                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 0                            ;
; 7                                               ; 1                            ;
; 8                                               ; 0                            ;
; 9                                               ; 0                            ;
; 10                                              ; 0                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 16.50) ; Number of LABs  (Total = 22) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 2                            ;
; 4                                            ; 3                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 3                            ;
; 31                                           ; 1                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 29        ; 0            ; 29        ; 0            ; 0            ; 29        ; 29        ; 0            ; 29        ; 29        ; 0            ; 8            ; 0            ; 0            ; 21           ; 0            ; 8            ; 21           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 29        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 29           ; 0         ; 29           ; 29           ; 0         ; 0         ; 29           ; 0         ; 0         ; 29           ; 21           ; 29           ; 29           ; 8            ; 29           ; 21           ; 8            ; 29           ; 29           ; 29           ; 21           ; 29           ; 29           ; 29           ; 29           ; 29           ; 0         ; 29           ; 29           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; dout[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dout[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wen                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE115F29C7 for design "checkmem"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (176353): Automatically promoted node pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Critical Warning (332012): Synopsys Design Constraints File file not found: 'checkmem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.27 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/acer/Desktop/Check uart 512/output_files/checkmem.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1551 megabytes
    Info: Processing ended: Sun Mar 25 15:34:54 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/acer/Desktop/Check uart 512/output_files/checkmem.fit.smsg.


