# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen/src/StrobeGen-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:40:12 on Dec 01,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen/src/StrobeGen-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity StrobeGen
# End time: 19:40:12 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen/src/StrobeGen-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:40:12 on Dec 01,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen/src/StrobeGen-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of StrobeGen
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity StrobeGen
# End time: 19:40:13 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen_TB/src/Counter_TB-ea.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:40:17 on Dec 01,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung09/prj_Strobe/uintStrobeGen_TB/src/Counter_TB-ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StrobeGen_TB
# -- Compiling architecture Testbench of StrobeGen_TB
# -- Loading package Global
# -- Loading entity StrobeGen
# End time: 19:40:17 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.strobegen_tb(testbench) -voptargs=+acc
# vsim -gui work.strobegen_tb(testbench) -voptargs="+acc" 
# Start time: 19:40:33 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.strobegen_tb(testbench)#1
# Loading work.strobegen(rtl)#1
add wave -position end  sim:/strobegen_tb/Clk
add wave -position end  sim:/strobegen_tb/nResetAsync
add wave -position end  sim:/strobegen_tb/Strobe
add wave -position end  sim:/strobegen_tb/cNumClkCycles
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 19:44:02 on Dec 01,2025, Elapsed time: 0:03:29
# Errors: 0, Warnings: 2
set PrefWaveDelta 1
# 1

set PrefWaveDelta 1
# 1
vsim -gui -voptargs=+acc work.strobegen_tb(testbench)
# vsim -gui -voptargs="+acc" work.strobegen_tb(testbench) 
# Start time: 19:44:40 on Dec 01,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.strobegen_tb(testbench)#1
# Loading work.strobegen(rtl)#1
add wave -position end  sim:/strobegen_tb/Clk
add wave -position end  sim:/strobegen_tb/nResetAsync
add wave -position end  sim:/strobegen_tb/Strobe
add wave -position end  sim:/strobegen_tb/cNumClkCycles
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
# End time: 19:46:28 on Dec 01,2025, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
